{"meta":{"query_hash":"18510ed790cd","filters":{"topic":"Advancements in PLL and VCO Technologies"},"cohort_total":746,"direct_labels_cover":0,"predictions_cover":746,"exported":746,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/18510ed790cd","api":"https://metacan.xera.ac/api/v1/cohort?topic=Advancements+in+PLL+and+VCO+Technologies"},"results":[{"id":"W1128307238","doi":"10.1007/s10470-015-0606-z","title":"Phase-locked loop stability based on stochastic bounds","year":2015,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Control theory (sociology); Stability (learning theory); Phase margin; Noise (video); Loop (graph theory); Stochastic differential equation; Mathematics; Nonlinear system; Brownian motion; Stability theory; Phase noise; Computer science; Applied mathematics; Physics; Engineering; Electronic engineering; Telecommunications","score_opus":0.04102496780954315,"score_gpt":0.2698265910729566,"score_spread":0.22880162326341344,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1128307238","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012309253,0.00041053077,0.98078156,0.00032624038,0.0000867869,0.000022482434,0.000059360907,0.00014595465,0.0058577727],"genre_scores_gemma":[0.9399779,0.0010098679,0.05253468,0.0002122264,0.0002262547,0.00020609547,0.00020096832,0.00016777606,0.00546418],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9979626,0.00069915137,0.00008405705,0.00031200767,0.00073754136,0.00020452462],"domain_scores_gemma":[0.9850507,0.011920681,0.0009842926,0.0004748772,0.0013057984,0.0002636896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0031977862,0.0012846746,0.0015917675,0.0015741985,0.0009124202,0.0028277833,0.0011346071,0.0014200697,0.0027071596],"category_scores_gemma":[0.019406108,0.00072026945,0.0010777443,0.0011666012,0.002428258,0.0031594364,0.0031863055,0.0024695636,0.00042657775],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011706102,0.000020872312,0.00036359372,0.0001059063,0.000072913674,0.000071838585,0.00007122055,0.6489111,0.0025215806,0.3382549,0.00080703426,0.00868194],"study_design_scores_gemma":[0.0000043806244,0.000008639615,0.000045888348,0.000009069717,0.0000050525755,0.000008842094,0.0000019515878,0.96787596,0.00026852,0.031608403,0.00015477529,0.000008632903],"about_ca_topic_score_codex":0.0019251562,"about_ca_topic_score_gemma":0.0014710935,"teacher_disagreement_score":0.0031977862,"about_ca_system_score_codex":0.0017728894,"about_ca_system_score_gemma":0.0014616193,"threshold_uncertainty_score":0.016911745},"labels":[],"label_agreement":null},{"id":"W125545146","doi":"10.1023/a:1011202021642","title":"Synthesis of Time Delay Networks Approximating the Pulse Response Described by an Integer Power of a Sinusoid Over Its Semi-Period","year":2001,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Transfer function; Laplace transform; Mathematics; Reactance; Sine; Transcendental function; Pulse (music); Function (biology); Control theory (sociology); Applied mathematics; Mathematical analysis; Computer science; Telecommunications; Engineering; Electrical engineering","score_opus":0.00995885249630439,"score_gpt":0.22229517283509734,"score_spread":0.21233632033879296,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W125545146","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09514391,0.00018343497,0.8995859,0.000071151415,0.000058961963,0.000040151965,0.00009575163,0.00028867676,0.0045320825],"genre_scores_gemma":[0.7033125,0.00025588484,0.2931468,0.000036147252,0.000023515053,0.00007927056,0.00016993422,0.00005961164,0.0029163486],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99992085,0.000020910102,0.000005401258,0.000019738485,0.000022442571,0.000010711731],"domain_scores_gemma":[0.99965894,0.000178748,0.00006197677,0.000027820954,0.000058599348,0.000013889711],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028336202,0.00035651747,0.000201227,0.00019843796,0.00017148208,0.000391691,0.0003404639,0.000335876,0.0014589743],"category_scores_gemma":[0.0010569204,0.00016668314,0.00020188038,0.00023955732,0.00021216353,0.00031110455,0.00013876522,0.0003259022,0.00020958394],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020828062,0.000049973667,0.0006741486,0.00016875847,0.000044004555,0.00014248872,0.00018823873,0.7459717,0.07969287,0.053892303,0.0008432172,0.11812405],"study_design_scores_gemma":[0.00001644289,0.00005723686,0.00011756949,0.000012830002,0.000012735754,0.0000487394,0.000013681621,0.97786224,0.015855113,0.003922511,0.0020748181,0.0000062287563],"about_ca_topic_score_codex":0.0015694227,"about_ca_topic_score_gemma":0.0028616919,"teacher_disagreement_score":0.0015694227,"about_ca_system_score_codex":0.00052498153,"about_ca_system_score_gemma":0.00036299505,"threshold_uncertainty_score":0.0048807263},"labels":[],"label_agreement":null},{"id":"W1480799597","doi":"10.1109/iscas.2002.1009923","title":"HomSSPICE: a homotopy-based circuit simulator for periodic steady-state analysis of oscillators","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Steady state (chemistry); Electronic circuit simulation; Homotopy; Computer science; Homotopy analysis method; Simulation; Homotopy perturbation method; State (computer science); Control theory (sociology); Electronic circuit; Topology (electrical circuits); Algorithm; Mathematics; Engineering; Artificial intelligence; Electrical engineering","score_opus":0.016740088722372815,"score_gpt":0.2486660977978951,"score_spread":0.2319260090755223,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1480799597","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022889651,0.00011357178,0.9658802,0.000063718515,0.00006993159,0.00008066874,0.00026949425,0.00513276,0.0054998854],"genre_scores_gemma":[0.47258732,0.000362835,0.5145664,0.00013830682,0.00003914648,0.0005874223,0.0010180556,0.0013627332,0.009337683],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99989784,0.000024393912,0.0000058629253,0.000011082703,0.00005042365,0.000010369252],"domain_scores_gemma":[0.9997099,0.00016100195,0.000014643027,0.00005127263,0.000045407796,0.000017692028],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028899993,0.00031039116,0.0003941044,0.00031254042,0.0002525149,0.00035589503,0.0011050839,0.0006051571,0.0062369187],"category_scores_gemma":[0.0009129155,0.00023315432,0.00030551403,0.00020432116,0.00025927788,0.00087300077,0.000541125,0.00061958114,0.0008584605],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002114646,0.00013251162,0.0019013255,0.00032437238,0.00013355972,0.00027602472,0.00019967637,0.7698373,0.046449702,0.04784954,0.007957643,0.124726884],"study_design_scores_gemma":[0.000023120467,0.000034022472,0.00007426706,0.000006239952,0.000007632163,0.00004764751,0.0000068899576,0.9774175,0.011286456,0.003542526,0.007544092,0.00000962827],"about_ca_topic_score_codex":0.0006908114,"about_ca_topic_score_gemma":0.0010943735,"teacher_disagreement_score":0.0062369187,"about_ca_system_score_codex":0.00026160304,"about_ca_system_score_gemma":0.000538269,"threshold_uncertainty_score":0.020864546},"labels":[],"label_agreement":null},{"id":"W1481103838","doi":"10.1109/ccece.2015.7129168","title":"A DLL-based period synthesis","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Frequency synthesizer; Direct digital synthesizer; Computer science; Phase-locked loop; Loop (graph theory); Electronic engineering; CMOS; Phase frequency detector; Multiplier (economics); Delta-sigma modulation; Phase noise; Voltage; Engineering; Mathematics; Electrical engineering; Capacitor; Charge pump","score_opus":0.02760628381990389,"score_gpt":0.23133400946329932,"score_spread":0.20372772564339542,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1481103838","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030254362,0.0012849567,0.9347908,0.00029886633,0.00035334454,0.000333734,0.0005693571,0.004548621,0.027565999],"genre_scores_gemma":[0.40417445,0.0007314991,0.5826281,0.00029575423,0.00016835649,0.00025379602,0.00053830707,0.00022603945,0.010983763],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996859,0.000043510652,0.000023637162,0.00007644205,0.00013812288,0.000032473337],"domain_scores_gemma":[0.99982846,0.000033223725,0.000025898215,0.00003325089,0.00006529689,0.000013803268],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019649285,0.00033451832,0.00026896605,0.0005736052,0.0003613132,0.0006612587,0.00050783454,0.00030195576,0.0042248396],"category_scores_gemma":[0.00039431843,0.00020840287,0.00022051236,0.0003481549,0.00020033737,0.00048218903,0.00035993903,0.00037684134,0.0013869077],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022629616,0.00006727502,0.0004925371,0.0005141248,0.00003385728,0.00027792173,0.00011453267,0.013172291,0.645221,0.023120025,0.0038145878,0.31294551],"study_design_scores_gemma":[0.00018431993,0.0008134741,0.0011249896,0.000113448186,0.000093971255,0.001541152,0.000051754003,0.21074043,0.6130318,0.006820629,0.16539332,0.0000908001],"about_ca_topic_score_codex":0.00043122418,"about_ca_topic_score_gemma":0.00059391384,"teacher_disagreement_score":0.0042248396,"about_ca_system_score_codex":0.00047236204,"about_ca_system_score_gemma":0.00057857874,"threshold_uncertainty_score":0.014133513},"labels":[],"label_agreement":null},{"id":"W1482423096","doi":"10.1109/iscas.1995.521436","title":"A Σ-Δ frequency discriminator based synthesizer","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Discriminator; Frequency synthesizer; Direct digital synthesizer; Computer science; Electronic engineering; Delta-sigma modulation; Noise (video); Digital radio; Architecture; Phase noise; Phase-locked loop; Telecommunications; Engineering; Bandwidth (computing); Detector","score_opus":0.019177649171106023,"score_gpt":0.19157108288297864,"score_spread":0.1723934337118726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1482423096","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0610618,0.0017426014,0.9045799,0.00056376646,0.0008285993,0.00026274443,0.00022121209,0.0056553683,0.025084065],"genre_scores_gemma":[0.46087137,0.0008743649,0.5033594,0.00064670376,0.00042640464,0.00015369763,0.0003743716,0.00016550033,0.03312818],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968755,0.000026649443,0.000019927767,0.000082725375,0.00015608799,0.000027123584],"domain_scores_gemma":[0.99975294,0.000034005985,0.000037091988,0.000036896254,0.00010145982,0.000037644142],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020337208,0.00027884913,0.00039261606,0.00039730914,0.0003294767,0.0006350073,0.0010092913,0.00053466664,0.0039583314],"category_scores_gemma":[0.000353492,0.0002167868,0.00022725931,0.0002727882,0.00031835565,0.00066582125,0.0003852439,0.00068466936,0.002226587],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002504045,0.00006928929,0.0007205184,0.0001902321,0.00003529638,0.00049039564,0.00010055434,0.0031945514,0.64374065,0.015118285,0.0036785936,0.33241123],"study_design_scores_gemma":[0.00020157786,0.0014021023,0.002085923,0.00008366783,0.00013566895,0.0067917756,0.000059030084,0.09759003,0.6923342,0.0056514745,0.19354331,0.00012129919],"about_ca_topic_score_codex":0.00026585083,"about_ca_topic_score_gemma":0.00047940508,"teacher_disagreement_score":0.0039583314,"about_ca_system_score_codex":0.00036016884,"about_ca_system_score_gemma":0.00032777578,"threshold_uncertainty_score":0.013242006},"labels":[],"label_agreement":null},{"id":"W1495354894","doi":"10.1109/mwsym.2002.1011782","title":"Six-port direct digital receiver (SPDR) and standard direct receiver (SDR) results for QPSK modulation at high speeds","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-shift keying; Electronic engineering; Computer science; Local oscillator; Radio receiver design; Modulation (music); Wireless; Direct-conversion receiver; RF front end; Broadband; Phase noise; Electrical engineering; Channel (broadcasting); Telecommunications; Engineering; Bit error rate; Radio frequency; Physics; Transmitter; Acoustics","score_opus":0.016051814535282736,"score_gpt":0.22157047567326965,"score_spread":0.20551866113798692,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1495354894","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.76638526,0.00062836806,0.21536312,0.0003474915,0.0001931103,0.0001956322,0.0004972061,0.0022571252,0.014132633],"genre_scores_gemma":[0.94063824,0.00034229364,0.046581328,0.00010937899,0.000053967382,0.0000994272,0.00045839473,0.00020098833,0.011516078],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981699,0.0003716436,0.000119043325,0.0002307812,0.0009676032,0.00014097473],"domain_scores_gemma":[0.99619764,0.0018394019,0.00031530522,0.0005262426,0.0010311892,0.00009022305],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013402872,0.0005266688,0.0004980545,0.0005274513,0.00027917817,0.0005870843,0.0005604754,0.00079682027,0.008351879],"category_scores_gemma":[0.0046812627,0.0002310469,0.00028518168,0.00041003255,0.0004125448,0.0010720188,0.0002973716,0.0006676106,0.0026221357],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010205046,0.00023022432,0.0045491112,0.00035263292,0.00005635055,0.00044628233,0.0005930724,0.0029043788,0.92518836,0.0027109366,0.0010841538,0.06086395],"study_design_scores_gemma":[0.00009257559,0.0018530193,0.0045427894,0.000023597355,0.000063866886,0.0018433661,0.00009859762,0.01269477,0.9702664,0.00036472687,0.008109685,0.000046659752],"about_ca_topic_score_codex":0.00020423118,"about_ca_topic_score_gemma":0.00017738095,"teacher_disagreement_score":0.008351879,"about_ca_system_score_codex":0.00027195073,"about_ca_system_score_gemma":0.00015558278,"threshold_uncertainty_score":0.027939856},"labels":[],"label_agreement":null},{"id":"W1500201982","doi":"10.1109/iscas.1999.780808","title":"A low power monolithic subsampled phase-locked loop architecture for wireless transceivers","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Transceiver; Voltage-controlled oscillator; Phase noise; Frequency divider; Electronic engineering; Bandwidth (computing); Computer science; Low-power electronics; Architecture; Power consumption; Frequency synthesizer; Chip; Electronic circuit; CMOS; Power (physics); Electrical engineering; Engineering; Voltage; Telecommunications","score_opus":0.012212010684489901,"score_gpt":0.24696889693662935,"score_spread":0.23475688625213945,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1500201982","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09478209,0.0017280454,0.8817753,0.00048720263,0.0003066257,0.00013407308,0.00019818383,0.004212218,0.016376326],"genre_scores_gemma":[0.6604983,0.0007902189,0.3158088,0.00042945123,0.0003439196,0.000093401184,0.00033512426,0.000117183954,0.021583563],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99990475,0.000014166738,0.0000044059616,0.000019586918,0.000048000977,0.000008981298],"domain_scores_gemma":[0.99993503,0.000014865539,0.000009414769,0.000010929658,0.000024064806,0.000005647178],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010998119,0.00017590317,0.00015785836,0.00018899306,0.00018659155,0.00033319936,0.0005821111,0.0002994781,0.003164613],"category_scores_gemma":[0.00022140649,0.00014130272,0.00012784424,0.00023794,0.00012839412,0.0004840961,0.00014209028,0.00027309137,0.0010658898],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019766559,0.000088534405,0.00058391603,0.00017695445,0.000036575413,0.0001746855,0.00007023199,0.008174772,0.6916294,0.018691609,0.004754412,0.27542123],"study_design_scores_gemma":[0.00029211253,0.0026993775,0.004394095,0.000059084137,0.00018674288,0.0029985951,0.000050253686,0.43020436,0.41340393,0.0144155305,0.13121845,0.00007747761],"about_ca_topic_score_codex":0.00025023543,"about_ca_topic_score_gemma":0.0009528143,"teacher_disagreement_score":0.003164613,"about_ca_system_score_codex":0.00018878358,"about_ca_system_score_gemma":0.00026107804,"threshold_uncertainty_score":0.010586679},"labels":[],"label_agreement":null},{"id":"W1509053108","doi":"10.1109/asic.2001.954683","title":"MCSoC: a platform for clock managed systems on a chip","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Digital clock manager; Jitter; CPU multiplier; Phase-locked loop; Computer science; Clock domain crossing; Voltage-controlled oscillator; Chip; Bandwidth (computing); System on a chip; Electronic engineering; Clock gating; Embedded system; Synchronous circuit; Engineering; Clock signal; Electrical engineering; Telecommunications; Voltage","score_opus":0.036822342769193585,"score_gpt":0.22860090558789425,"score_spread":0.19177856281870068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1509053108","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014649384,0.0034716118,0.8617878,0.0007339236,0.0010152664,0.0010829752,0.0009995162,0.05336749,0.062892124],"genre_scores_gemma":[0.25079292,0.003691845,0.66389596,0.0010211628,0.00083090767,0.0013241498,0.0042501693,0.004330714,0.06986217],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99895716,0.00010812018,0.000050577044,0.00008875659,0.0006561556,0.00013915327],"domain_scores_gemma":[0.99921453,0.00014560281,0.000082060134,0.00020181951,0.00019056132,0.00016533786],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085690396,0.0010190061,0.000440296,0.0010248082,0.000627609,0.00201777,0.001804061,0.00077400275,0.014321096],"category_scores_gemma":[0.0017538513,0.0005134284,0.0003322658,0.00063926174,0.0006334987,0.0016554041,0.0012536156,0.0015780719,0.004395889],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00058664737,0.00023124165,0.0014956512,0.0008933842,0.0001058109,0.0008621986,0.0004722587,0.026286334,0.12126613,0.20092861,0.12099604,0.5258757],"study_design_scores_gemma":[0.0001831119,0.0005249019,0.0006311896,0.000118806776,0.00005866215,0.00077991514,0.000061823936,0.0982161,0.06595227,0.01708144,0.81630504,0.00008675907],"about_ca_topic_score_codex":0.001432141,"about_ca_topic_score_gemma":0.0029162907,"teacher_disagreement_score":0.014321096,"about_ca_system_score_codex":0.00083842705,"about_ca_system_score_gemma":0.0014204294,"threshold_uncertainty_score":0.047908843},"labels":[],"label_agreement":null},{"id":"W1510488691","doi":"10.1109/iscas.2004.1329067","title":"An ADPLL circuit using a DDPS for genlock applications","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Jitter; Phase-locked loop; CMOS; Digital control; Digitally controlled oscillator; Electronic engineering; Electrical engineering; Computer science; Engineering; Delay line oscillator","score_opus":0.0378851195548457,"score_gpt":0.2900282704344785,"score_spread":0.2521431508796328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1510488691","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10896755,0.0036519705,0.8362037,0.00064992346,0.0011522124,0.00025078535,0.0009657247,0.014151521,0.034006707],"genre_scores_gemma":[0.72531503,0.001117413,0.2395159,0.0011487185,0.00030643994,0.0001905549,0.00073784613,0.00042990927,0.031238142],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997547,0.00004079278,0.00002222358,0.00007506856,0.00008078065,0.000026420063],"domain_scores_gemma":[0.9996449,0.00012212865,0.00004312518,0.00007148221,0.00009166635,0.000026704403],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017048644,0.0004201975,0.00023207995,0.00034243707,0.0003336577,0.00072417397,0.0007203732,0.0004691549,0.009621963],"category_scores_gemma":[0.0006292789,0.00020850879,0.0001416844,0.00042646186,0.00024622158,0.0007932025,0.00035776902,0.0005018347,0.0023891474],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00063758827,0.000067163324,0.0011102831,0.0005341509,0.00003824129,0.00038198647,0.0001225909,0.0023080504,0.6288093,0.011560109,0.0062238723,0.34820673],"study_design_scores_gemma":[0.00020178489,0.0016768702,0.003160881,0.00011908919,0.0001534352,0.003946364,0.0000635635,0.036992416,0.71074337,0.0056049353,0.23724979,0.000087542125],"about_ca_topic_score_codex":0.00028588594,"about_ca_topic_score_gemma":0.00058005494,"teacher_disagreement_score":0.009621963,"about_ca_system_score_codex":0.0002906085,"about_ca_system_score_gemma":0.00029115568,"threshold_uncertainty_score":0.032188594},"labels":[],"label_agreement":null},{"id":"W1518040729","doi":"10.1109/4.938372","title":"A GMSK modulator using a /spl Delta//spl Sigma/ frequency discriminator-based synthesizer","year":2001,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":43,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; ON Semiconductor (Canada)","funders":"","keywords":"Delta-sigma modulation; Minimum-shift keying; Direct digital synthesizer; Frequency synthesizer; Electronic engineering; Modulation (music); dBc; Phase noise; Delta modulation; Voltage-controlled oscillator; Electrical engineering; Phase-locked loop; Engineering; Physics; Quadrature amplitude modulation; Pulse-amplitude modulation; Bit error rate; Acoustics; CMOS","score_opus":0.032693872815178125,"score_gpt":0.2758057032428001,"score_spread":0.243111830427622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1518040729","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2641184,0.00321942,0.7062834,0.00047900097,0.00036782815,0.00024687705,0.00021408995,0.0026836472,0.022387337],"genre_scores_gemma":[0.6428997,0.0009860459,0.34479713,0.00024634707,0.00021005893,0.00007091075,0.00020995918,0.00005567606,0.010524169],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99988294,0.0000116749225,0.000007997251,0.000035537043,0.000050049734,0.000011767882],"domain_scores_gemma":[0.9999263,0.000017957427,0.000013477752,0.0000126340865,0.000019235289,0.0000103622715],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000099442375,0.00019718183,0.00018511257,0.0001823607,0.00018301583,0.00030701194,0.00036958893,0.0003330393,0.0010193615],"category_scores_gemma":[0.00016406855,0.0001540747,0.00015106527,0.00016186266,0.00017755643,0.0003398826,0.00021054193,0.00038753357,0.0006781843],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012689433,0.000028786639,0.00076276175,0.00011227804,0.000015698952,0.00017828569,0.00007023051,0.0014060779,0.8896524,0.0033016372,0.00044437242,0.103900716],"study_design_scores_gemma":[0.00016276761,0.0012368597,0.0030653942,0.00006552741,0.00012027822,0.003250474,0.000034877867,0.046258625,0.86489445,0.0015292469,0.079343766,0.000037642723],"about_ca_topic_score_codex":0.00019304965,"about_ca_topic_score_gemma":0.00045995697,"teacher_disagreement_score":0.0010193615,"about_ca_system_score_codex":0.00021576256,"about_ca_system_score_gemma":0.00022250735,"threshold_uncertainty_score":0.003410101},"labels":[],"label_agreement":null},{"id":"W1523547124","doi":"10.1109/iscas.2015.7169285","title":"Minimum jitter adaptive decision feedback equalizer for 4PAM serial links","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; Adaptive equalizer; Computer science; Equalizer; CMOS; Cadence; Serial communication; IBM; Least mean squares filter; Electronic engineering; Channel (broadcasting); Intersymbol interference; Noise (video); Computer hardware; Adaptive filter; Algorithm; Engineering; Telecommunications; Artificial intelligence","score_opus":0.05608660645972777,"score_gpt":0.291536254193275,"score_spread":0.23544964773354723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1523547124","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12711547,0.00095100194,0.8656641,0.00029822413,0.00019614371,0.000057159676,0.00008794991,0.0010403497,0.004589641],"genre_scores_gemma":[0.8412083,0.00040413623,0.15042244,0.00016580198,0.00009666414,0.000057345173,0.00010193131,0.00004206528,0.0075013796],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979395,0.000037604204,0.000013133088,0.00003928399,0.00009503114,0.000021116246],"domain_scores_gemma":[0.9998217,0.00007371083,0.000030097055,0.000015310316,0.000052693224,0.0000064726396],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030204214,0.00031029913,0.00020703174,0.00032099953,0.00030570576,0.0004066989,0.00046496943,0.0004577946,0.002136466],"category_scores_gemma":[0.0006981146,0.00014734505,0.00016561108,0.00020484744,0.00014716883,0.00048028442,0.00024405008,0.00044951658,0.0002983052],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000990551,0.0001321093,0.0022147587,0.00023271036,0.00008467848,0.00039872024,0.00018693059,0.06525239,0.4927548,0.012329551,0.0027557597,0.42266694],"study_design_scores_gemma":[0.00012062699,0.0007050172,0.0022259871,0.00005706423,0.00009781779,0.0005505067,0.00005553958,0.68350905,0.29061073,0.002430203,0.01958392,0.000053592466],"about_ca_topic_score_codex":0.0006664752,"about_ca_topic_score_gemma":0.0016308988,"teacher_disagreement_score":0.002136466,"about_ca_system_score_codex":0.00030630236,"about_ca_system_score_gemma":0.00026956855,"threshold_uncertainty_score":0.007147193},"labels":[],"label_agreement":null},{"id":"W1526396015","doi":"10.1109/iscas.2004.1328765","title":"Spurs modeling in direct digital period synthesizers related to phase accumulator truncation","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Spurious relationship; Direct digital synthesizer; Accumulator (cryptography); Truncation (statistics); Jitter; Electronic engineering; Control theory (sociology); Computer science; Engineering; Phase-locked loop; Algorithm; Frequency synthesizer","score_opus":0.020516476023928813,"score_gpt":0.27493714949909254,"score_spread":0.25442067347516373,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1526396015","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0415512,0.0009933729,0.94130754,0.00020652424,0.0001006205,0.000044486733,0.0000458502,0.0003509918,0.015399437],"genre_scores_gemma":[0.89064854,0.0021661744,0.09412735,0.00013546603,0.00014931819,0.00008091909,0.0000998903,0.00026665878,0.012325674],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99973434,0.000062690524,0.0000096820095,0.000033840166,0.00014101806,0.00001848756],"domain_scores_gemma":[0.9995592,0.00023965647,0.00007623283,0.000046505003,0.000065024185,0.000013261626],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038438514,0.0005512071,0.0003378847,0.00065447146,0.00032267667,0.0005364418,0.00068918517,0.0005822612,0.0012411826],"category_scores_gemma":[0.0018707098,0.00031288774,0.00048574465,0.00030845214,0.00065013923,0.0009381701,0.00043924543,0.0006245402,0.00042820701],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019251996,0.000052429783,0.0017016534,0.00027693776,0.000033458622,0.0009921023,0.0004832226,0.6989956,0.05009365,0.20468532,0.0009782435,0.04151485],"study_design_scores_gemma":[0.00000496003,0.000031036074,0.00016086899,0.000012279987,0.000007778348,0.000209933,0.000015158178,0.98347294,0.0027668006,0.011885209,0.00142576,0.0000072533016],"about_ca_topic_score_codex":0.0008134821,"about_ca_topic_score_gemma":0.0006772336,"teacher_disagreement_score":0.0012411826,"about_ca_system_score_codex":0.00063191645,"about_ca_system_score_gemma":0.0003283713,"threshold_uncertainty_score":0.004584849},"labels":[],"label_agreement":null},{"id":"W1526755338","doi":"10.1109/isscs.2005.1511289","title":"On &amp;#x0394;&amp;#x03A3; fractional-n frequency synthesizers","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Phase noise; Frequency synthesizer; Electronic engineering; Delta-sigma modulation; Computer science; Noise (video); Control theory (sociology); Engineering; Telecommunications; Bandwidth (computing)","score_opus":0.013786527581176792,"score_gpt":0.2361047312685371,"score_spread":0.2223182036873603,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1526755338","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.085046254,0.02627743,0.39175838,0.002129758,0.0031165767,0.00037421734,0.00067351543,0.0049822945,0.4856416],"genre_scores_gemma":[0.48903015,0.016059954,0.15175724,0.0018092501,0.0017532032,0.00018155607,0.00051959045,0.00030659346,0.33858246],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994722,0.000091045236,0.000024456982,0.00008187966,0.00027439112,0.000056084977],"domain_scores_gemma":[0.99971145,0.000078307734,0.0000394851,0.00003511432,0.00012384265,0.000011889534],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019057571,0.00047030274,0.00029142562,0.00052740175,0.0004482521,0.00087148603,0.0008071324,0.000747553,0.022935256],"category_scores_gemma":[0.00060803676,0.00017078433,0.00024813853,0.0007643142,0.0003042424,0.001038,0.0004382632,0.0005389618,0.009366711],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006752217,0.00006763857,0.0005741374,0.0005905986,0.000034501754,0.00080975273,0.0002867915,0.0041546673,0.2788563,0.061742987,0.02992717,0.62228024],"study_design_scores_gemma":[0.000082180384,0.0005421433,0.00128689,0.0003085505,0.000059647457,0.002132206,0.00011770292,0.024430279,0.19900161,0.009741536,0.76223224,0.00006498821],"about_ca_topic_score_codex":0.0009321096,"about_ca_topic_score_gemma":0.0017118272,"teacher_disagreement_score":0.022935256,"about_ca_system_score_codex":0.0004955801,"about_ca_system_score_gemma":0.00021908102,"threshold_uncertainty_score":0.07672602},"labels":[],"label_agreement":null},{"id":"W1527227073","doi":"10.1109/esscirc.2003.1257227","title":"A 9-16Gb/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Detector; Dual loop; Phase detector; CMOS; Phase frequency detector; Computer science; Electronic engineering; Data recovery; Phase-locked loop; Synchronous circuit; Clock rate; Clock signal; Electrical engineering; Loop (graph theory); Computer hardware; Engineering; Telecommunications; Charge pump; Voltage; Capacitor; Mathematics","score_opus":0.02211960252203573,"score_gpt":0.24684191410840467,"score_spread":0.22472231158636893,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1527227073","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.390664,0.0017522451,0.5862918,0.0007311846,0.00036100653,0.00046478095,0.00058043323,0.008162631,0.010991858],"genre_scores_gemma":[0.75459,0.00036244083,0.237083,0.00038647582,0.00009183843,0.0001314173,0.00038153635,0.000109760134,0.006863543],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996623,0.000033596953,0.00002407564,0.00008954633,0.0001345477,0.000055935543],"domain_scores_gemma":[0.99963725,0.00007402075,0.000061117775,0.000058672784,0.00014150304,0.00002747605],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002820642,0.00018938794,0.00025329375,0.00045216476,0.0003129167,0.0005472484,0.0009487465,0.00050737633,0.0026082266],"category_scores_gemma":[0.00056748494,0.00020838437,0.00021789629,0.00040945096,0.00024682895,0.00065184914,0.00032088388,0.00040191298,0.00064371654],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006634924,0.00015444287,0.0020365424,0.00036449736,0.000064305954,0.00032599116,0.0001957576,0.003428547,0.73814464,0.007352924,0.003437936,0.24383086],"study_design_scores_gemma":[0.00025371954,0.0016349246,0.0033073898,0.00005103135,0.00019226018,0.0029586356,0.000043844302,0.058240853,0.8785566,0.0012790158,0.053411886,0.00006971382],"about_ca_topic_score_codex":0.000638459,"about_ca_topic_score_gemma":0.0010963279,"teacher_disagreement_score":0.0026082266,"about_ca_system_score_codex":0.00039763725,"about_ca_system_score_gemma":0.0008046435,"threshold_uncertainty_score":0.008725405},"labels":[],"label_agreement":null},{"id":"W1529213596","doi":"10.1109/iscas.1995.521460","title":"Bit-error rate measurements for a high frequency interpolated frequency-hopping spread-spectrum system","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Frequency-hopping spread spectrum; Phase-locked loop; Interpolation (computer graphics); Computer science; Frequency synthesizer; Spread spectrum; Transmission (telecommunications); Frequency deviation; Electronic engineering; Bit error rate; Phase (matter); Direct digital synthesizer; Phase distortion; Automatic frequency control; Physics; Phase noise; Algorithm; Telecommunications; Engineering; Decoding methods; Frame (networking)","score_opus":0.046158247551899144,"score_gpt":0.23729403023327975,"score_spread":0.1911357826813806,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1529213596","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97245985,0.00041408063,0.024276964,0.000088577995,0.000060772618,0.000053148597,0.000460806,0.0004954148,0.0016904586],"genre_scores_gemma":[0.99271387,0.00015506642,0.005759952,0.000045586658,0.000011316832,0.00002868886,0.00028516044,0.000038067217,0.0009621904],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99873847,0.00026861904,0.00015935002,0.00016291357,0.0005582534,0.00011245512],"domain_scores_gemma":[0.99549615,0.002425106,0.0003960899,0.00029896497,0.0012977037,0.00008592554],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009117537,0.00042604902,0.00038181568,0.0009109752,0.00033113023,0.000355072,0.0005014985,0.00092681963,0.0023003817],"category_scores_gemma":[0.004208814,0.00013114404,0.00014064391,0.0007577311,0.00025274348,0.0007462043,0.0002319532,0.00055521476,0.0007650527],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00305381,0.00044391883,0.015220374,0.000287329,0.00010570627,0.0003977303,0.00056861155,0.011684026,0.91587406,0.0006710925,0.00059967,0.051093653],"study_design_scores_gemma":[0.000084614396,0.0023069545,0.015963051,0.000037022724,0.00008638314,0.0005929551,0.00012475513,0.05238047,0.9269159,0.00018686838,0.0012633053,0.000057708938],"about_ca_topic_score_codex":0.00054819725,"about_ca_topic_score_gemma":0.00044351385,"teacher_disagreement_score":0.0023003817,"about_ca_system_score_codex":0.0002621176,"about_ca_system_score_gemma":0.000108054504,"threshold_uncertainty_score":0.0076955557},"labels":[],"label_agreement":null},{"id":"W1530570089","doi":"","title":"Single Quadrant Digital Waveform Frequency Synthesis","year":2012,"lang":"en","type":"article","venue":"RePEc: Research Papers in Economics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Waveform; Quadrant (abdomen); Quarter (Canadian coin); Direct digital synthesizer; Computer science; Frequency synthesizer; Telecommunications; Geography; Phase-locked loop; Medicine","score_opus":0.02760206782979835,"score_gpt":0.2676637327533466,"score_spread":0.24006166492354825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1530570089","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034615513,0.0020377778,0.9314946,0.00040272213,0.000619604,0.00010440732,0.00020402366,0.0017197065,0.028801696],"genre_scores_gemma":[0.45380065,0.0020384432,0.5160773,0.00035557846,0.00038636528,0.0001299378,0.00032788582,0.00026838834,0.026615495],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994943,0.00007035982,0.000035960005,0.00011453793,0.00024557335,0.000039202016],"domain_scores_gemma":[0.9995598,0.00012771168,0.00004497023,0.000104249855,0.00013662802,0.000026611273],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030228673,0.000356026,0.00040857325,0.0007311274,0.00028766118,0.0008248617,0.0006837591,0.0005564216,0.0095778145],"category_scores_gemma":[0.0010074035,0.00018618617,0.00029226035,0.0006940002,0.00031202743,0.0008605455,0.00045694076,0.00042605333,0.00252744],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002209455,0.000046404653,0.00024169231,0.0003547375,0.000020119245,0.00021067161,0.00010393183,0.0038996153,0.36963648,0.026111003,0.0023205914,0.5968338],"study_design_scores_gemma":[0.00018203794,0.0014567481,0.0011330487,0.0001721426,0.000076193995,0.004385755,0.00010343426,0.10735945,0.68789417,0.026305676,0.17083855,0.00009273671],"about_ca_topic_score_codex":0.00010664648,"about_ca_topic_score_gemma":0.00018720976,"teacher_disagreement_score":0.0095778145,"about_ca_system_score_codex":0.00023056453,"about_ca_system_score_gemma":0.00026154018,"threshold_uncertainty_score":0.032040954},"labels":[],"label_agreement":null},{"id":"W1533609545","doi":"10.1109/iscas.1998.698950","title":"A GSM modulator using a ΔΣ frequency discriminator based synthesizer","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Instituto de Telecomunicações","keywords":"Discriminator; GSM; Frequency synthesizer; Electronic engineering; Transmitter; Delta-sigma modulation; Computer science; Frequency modulation; Direct digital synthesizer; Radio transmitter design; Modulation (music); Quadrature amplitude modulation; Radio frequency; Signal generator; Converters; Phase-locked loop; Electrical engineering; Engineering; Phase noise; CMOS; Telecommunications; Bit error rate; Physics; Chip; Voltage; Acoustics; Detector; Decoding methods","score_opus":0.038824329674730984,"score_gpt":0.21762183888277037,"score_spread":0.17879750920803938,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1533609545","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27118593,0.0025066764,0.67789996,0.00077447435,0.0006118468,0.00028453194,0.0002314124,0.00342153,0.04308355],"genre_scores_gemma":[0.6638043,0.001208868,0.31041297,0.00043242847,0.00034584035,0.00010284367,0.00023869789,0.00008657011,0.023367586],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99986637,0.000016140699,0.0000074730237,0.000027101052,0.00006603148,0.000016792475],"domain_scores_gemma":[0.99991155,0.00002107674,0.000013250798,0.000012307209,0.000026273086,0.000015636591],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001290166,0.00018192391,0.0001963155,0.00022554748,0.00021020835,0.0003562606,0.00040754824,0.000427683,0.0015709029],"category_scores_gemma":[0.00017709585,0.00017110154,0.00014530051,0.00019948189,0.00018976445,0.000423536,0.0002573139,0.00047526724,0.0010359851],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017544476,0.000043320186,0.0013719491,0.00013072684,0.000018663915,0.00033553407,0.00011239692,0.0012940797,0.85528284,0.0071956115,0.0010808719,0.13295856],"study_design_scores_gemma":[0.00016926545,0.0011743626,0.0040427567,0.00007321464,0.00013041656,0.004517397,0.00005836785,0.042156003,0.80530363,0.0022135521,0.14011699,0.00004396988],"about_ca_topic_score_codex":0.00017789773,"about_ca_topic_score_gemma":0.0004333061,"teacher_disagreement_score":0.0015709029,"about_ca_system_score_codex":0.00018982345,"about_ca_system_score_gemma":0.00019551412,"threshold_uncertainty_score":0.0052552223},"labels":[],"label_agreement":null},{"id":"W1536270838","doi":"10.1109/iscas.1996.539981","title":"RF to digital direct conversion receiver using PLL-Σ/Δ architecture: possibilities and problems","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Electronic engineering; Computer science; Noise (video); Delta-sigma modulation; Domain (mathematical analysis); Architecture; Phase noise; Engineering; CMOS; Mathematics; Artificial intelligence","score_opus":0.019634898955337793,"score_gpt":0.20368870798207847,"score_spread":0.18405380902674068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1536270838","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16520278,0.002179466,0.8101933,0.0014075475,0.0001537711,0.00010916322,0.00004578294,0.0021562327,0.018551884],"genre_scores_gemma":[0.7746547,0.0015937373,0.20941237,0.00034556838,0.00016052256,0.00006194216,0.000071683535,0.00010754151,0.0135919545],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99956924,0.00011928403,0.000020159092,0.000054731136,0.00019255736,0.000044053344],"domain_scores_gemma":[0.99917835,0.0003620772,0.00004323573,0.000094291696,0.00029364592,0.000028453718],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008552782,0.00034918502,0.0003311656,0.0002735933,0.00035131667,0.0007990626,0.00070399186,0.0009769738,0.0018048511],"category_scores_gemma":[0.0013624046,0.00026915973,0.00028847493,0.00026460315,0.0004762112,0.0011690358,0.0003155241,0.00049244467,0.0010672295],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010792104,0.00019846839,0.008336689,0.0007653135,0.00018580206,0.0011718697,0.0005446585,0.059001442,0.493115,0.10045128,0.0018218434,0.3333285],"study_design_scores_gemma":[0.00024399461,0.002296612,0.0034954033,0.00021267489,0.0003166901,0.0048487284,0.00032483833,0.42352137,0.4865177,0.03210099,0.045999385,0.00012171626],"about_ca_topic_score_codex":0.00052037317,"about_ca_topic_score_gemma":0.0004950197,"teacher_disagreement_score":0.0018048511,"about_ca_system_score_codex":0.00031610913,"about_ca_system_score_gemma":0.0003489258,"threshold_uncertainty_score":0.0060378313},"labels":[],"label_agreement":null},{"id":"W1537863894","doi":"10.1109/iccd.2004.1347912","title":"A signal integrity test bed for PCB buses","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Signal integrity; Physical design; Graphics; Interconnection; Electronic engineering; Crosstalk; Embedded system; Printed circuit board; Circuit design; Implementation; Computer hardware; Engineering; Telecommunications","score_opus":0.023652944565640356,"score_gpt":0.25755004962744926,"score_spread":0.2338971050618089,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1537863894","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1153846,0.00047629236,0.8159033,0.00048403005,0.00024942766,0.0019473785,0.0033884607,0.050825723,0.011340801],"genre_scores_gemma":[0.64831585,0.0004121708,0.31972754,0.00039232473,0.00009435232,0.0015823403,0.00877052,0.0018904797,0.018814383],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985312,0.0003974866,0.00008370023,0.0001363005,0.0007190822,0.00013225197],"domain_scores_gemma":[0.9967931,0.0010698081,0.00018067533,0.0009091518,0.0008964675,0.00015088028],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010854815,0.0012085123,0.0006946262,0.0011114606,0.0005827511,0.00077951944,0.0022298882,0.0008181846,0.018975418],"category_scores_gemma":[0.004021481,0.00047230822,0.00041139039,0.00061763934,0.00043802845,0.0013340964,0.0006901566,0.00100309,0.004953313],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020452903,0.0017231138,0.007422094,0.00094298896,0.00022013133,0.0012611283,0.00027151787,0.13577949,0.37301466,0.0144545445,0.051273722,0.41159132],"study_design_scores_gemma":[0.00032108944,0.004231311,0.0044861785,0.000063919375,0.00011072637,0.00073118514,0.000097485485,0.47449696,0.46404207,0.0028832327,0.048434757,0.000101067795],"about_ca_topic_score_codex":0.0024845009,"about_ca_topic_score_gemma":0.0019266916,"teacher_disagreement_score":0.018975418,"about_ca_system_score_codex":0.00073934643,"about_ca_system_score_gemma":0.001013598,"threshold_uncertainty_score":0.063479066},"labels":[],"label_agreement":null},{"id":"W1540520144","doi":"10.1109/iscas.2003.1205660","title":"Phase noise in a back-gate biased low-voltage VCO","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; Phase noise; Noise (video); Electrical engineering; Physics; Voltage; CMOS; Flicker noise; Low voltage; Noise generator; Noise temperature; Optoelectronics; Materials science; Noise figure; Engineering; Computer science","score_opus":0.016495751544303026,"score_gpt":0.25786106871676784,"score_spread":0.24136531717246482,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1540520144","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.960482,0.00040484598,0.03587817,0.00011574711,0.000033892684,0.000013802811,0.00009083656,0.00030571068,0.0026750397],"genre_scores_gemma":[0.9964218,0.00006545146,0.0028128424,0.000028055338,0.000005635914,0.0000060746643,0.00003012276,0.00001612958,0.0006140102],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99976856,0.00004841046,0.0000070433343,0.00004321566,0.00010793426,0.000024767156],"domain_scores_gemma":[0.9997056,0.00016487119,0.00004745678,0.000018955476,0.000051835006,0.0000112147145],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016105625,0.00020489121,0.00026396362,0.00014863779,0.00015832402,0.000378672,0.00027105073,0.0004366273,0.00063518854],"category_scores_gemma":[0.0008114158,0.000114982045,0.0001535498,0.00013937827,0.00033210902,0.00028402332,0.000112122856,0.00020577988,0.00016263263],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038505276,0.0000438745,0.0032228963,0.000115192015,0.000040633273,0.00034137853,0.00014316369,0.0636964,0.91793835,0.002100429,0.000119714176,0.011852936],"study_design_scores_gemma":[0.00011813941,0.0011391648,0.008995659,0.00005155968,0.000118198455,0.0005511392,0.00005207614,0.41316083,0.5697387,0.002274602,0.0037472511,0.000052737145],"about_ca_topic_score_codex":0.00082046434,"about_ca_topic_score_gemma":0.00071775,"teacher_disagreement_score":0.00082046434,"about_ca_system_score_codex":0.00045244544,"about_ca_system_score_gemma":0.00017908978,"threshold_uncertainty_score":0.0032827258},"labels":[],"label_agreement":null},{"id":"W1542223774","doi":"10.1109/iscas.1994.409271","title":"A fast CMOS voltage-controlled ring oscillator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"CMC Microsystems","keywords":"Ring oscillator; CMOS; Ring (chemistry); Voltage; Electrical engineering; Capacitive sensing; Voltage-controlled oscillator; Computer science; Electronic engineering; Physics; Engineering; Chemistry","score_opus":0.01226605909546024,"score_gpt":0.20087159036157756,"score_spread":0.18860553126611732,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1542223774","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30574504,0.0039426605,0.645963,0.0006307745,0.0007046024,0.0002673487,0.0007089452,0.007296608,0.03474091],"genre_scores_gemma":[0.8024747,0.0007737407,0.18548079,0.00018172454,0.000116576986,0.00008281847,0.00022615856,0.00009786808,0.0105656255],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998547,0.000016122052,0.000005341013,0.00003886257,0.000064062115,0.0000209155],"domain_scores_gemma":[0.99989235,0.00003316867,0.000017931865,0.000014662916,0.00002984331,0.000012088679],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011551416,0.0002427549,0.00020041628,0.0001275492,0.00018178468,0.00027414632,0.00053250353,0.0003376369,0.003142748],"category_scores_gemma":[0.00024768492,0.00012553751,0.00016206542,0.00015295272,0.00014790248,0.00036385658,0.00019778061,0.00022359431,0.0007471456],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018080995,0.00004581617,0.0006031386,0.00020398904,0.000030931726,0.0003406326,0.000054328608,0.010414525,0.87481457,0.00852136,0.0024984337,0.10229141],"study_design_scores_gemma":[0.00031760393,0.0019710793,0.0035845188,0.00006562389,0.00013953577,0.0031206491,0.000041754596,0.14719811,0.7201186,0.003986023,0.119367704,0.0000888102],"about_ca_topic_score_codex":0.00038089463,"about_ca_topic_score_gemma":0.0005102032,"teacher_disagreement_score":0.003142748,"about_ca_system_score_codex":0.00021445117,"about_ca_system_score_gemma":0.00019015514,"threshold_uncertainty_score":0.010513544},"labels":[],"label_agreement":null},{"id":"W1543524198","doi":"10.1109/iccad.2004.1382559","title":"The care and feeding of your statistical static timer","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Timer; Computer science; Embedded system; Microcontroller","score_opus":0.010281591224250791,"score_gpt":0.2568939381375958,"score_spread":0.24661234691334502,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1543524198","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0086392565,0.0027585456,0.77958846,0.04644634,0.019746678,0.0003759282,0.000846715,0.061051995,0.0805461],"genre_scores_gemma":[0.24473892,0.0037840942,0.40877777,0.031341635,0.017417945,0.00064583163,0.0012683539,0.023882031,0.26814356],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9961777,0.00083708786,0.000205691,0.00065389666,0.0018686434,0.00025704634],"domain_scores_gemma":[0.97064453,0.009013718,0.0012635224,0.009037466,0.008686391,0.0013543955],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004736468,0.0012394388,0.0010486116,0.0012979971,0.0015981437,0.004485352,0.0020654593,0.0021406056,0.03618096],"category_scores_gemma":[0.06301364,0.00082866487,0.0005957244,0.00075905444,0.0016430685,0.0054808753,0.0022175943,0.0051793223,0.043267187],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00096352835,0.00011639446,0.0037053407,0.00024021932,0.000081743216,0.0009341225,0.0011099126,0.0027222403,0.014444779,0.07947998,0.45428544,0.44191617],"study_design_scores_gemma":[0.00012682556,0.00020019706,0.0013587653,0.00026869666,0.00006475553,0.0021480785,0.00036322587,0.020238768,0.019929433,0.057202302,0.8978695,0.0002294146],"about_ca_topic_score_codex":0.0013302421,"about_ca_topic_score_gemma":0.0011068154,"teacher_disagreement_score":0.03618096,"about_ca_system_score_codex":0.001012546,"about_ca_system_score_gemma":0.001502342,"threshold_uncertainty_score":0.121037304},"labels":[],"label_agreement":null},{"id":"W1544485292","doi":"10.1109/iscas.2006.1693525","title":"Quantization noise reduction using multiphase PLLs","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Voltage-controlled oscillator; dBc; Phase noise; Delta-sigma modulation; CMOS; Clock generator; Noise shaping; Electronic engineering; Quantization (signal processing); Frequency synthesizer; Phase-locked loop; Electrical engineering; Engineering; Physics; Voltage; Computer science; Jitter","score_opus":0.015322368033034,"score_gpt":0.24489178826205216,"score_spread":0.22956942022901816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1544485292","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24975808,0.0017817528,0.7356608,0.00044881023,0.00028209607,0.00010529856,0.00010774692,0.0031125748,0.008742837],"genre_scores_gemma":[0.8178869,0.00037946986,0.17520514,0.00014835587,0.000076006676,0.000052226173,0.00009946805,0.000100998615,0.0060514216],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994473,0.00007367746,0.000040873292,0.00011289202,0.00028169373,0.00004357417],"domain_scores_gemma":[0.9996227,0.00013083272,0.00006956801,0.000045978926,0.00011406884,0.000016800494],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027660822,0.00033476015,0.0003008704,0.00046389695,0.00020930376,0.0005926365,0.0005159887,0.00034542044,0.00284225],"category_scores_gemma":[0.0011329402,0.00017988335,0.00013861524,0.0003814508,0.00021116494,0.00059153634,0.00038359556,0.00033921722,0.00048869115],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033812545,0.000075700504,0.00065478316,0.00015007853,0.000018883824,0.00011733382,0.00012630361,0.0071046604,0.7791173,0.0053812354,0.0007027,0.20621288],"study_design_scores_gemma":[0.00012130076,0.00066440046,0.0012927159,0.00003344132,0.000046494162,0.0004884802,0.00003914574,0.08893134,0.8911617,0.0023710474,0.014815973,0.000033991306],"about_ca_topic_score_codex":0.0002899399,"about_ca_topic_score_gemma":0.00056483917,"teacher_disagreement_score":0.00284225,"about_ca_system_score_codex":0.00033660766,"about_ca_system_score_gemma":0.00023304517,"threshold_uncertainty_score":0.009508252},"labels":[],"label_agreement":null},{"id":"W1546301006","doi":"10.1109/mwscas.2002.1187094","title":"A ROM based fractional-N frequency synthesizer for wireless communications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Wireless; Frequency synthesizer; Transceiver; Phase-locked loop; Computer science; Phase noise; Fixed wireless; Electronic engineering; Wireless network; Engineering; Wi-Fi array; Electrical engineering; Telecommunications","score_opus":0.028775487135836726,"score_gpt":0.2703317792017072,"score_spread":0.24155629206587048,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1546301006","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06684826,0.0034904955,0.8943334,0.00078837335,0.00062725315,0.00020410318,0.00016236964,0.0042585745,0.02928719],"genre_scores_gemma":[0.4665524,0.001661509,0.5105115,0.00051113573,0.00041001756,0.00009219709,0.00019721867,0.00009956778,0.019964527],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975234,0.000046603414,0.000018251727,0.00004387507,0.00012513432,0.0000137599245],"domain_scores_gemma":[0.99976665,0.000068545975,0.000042034433,0.000038963015,0.000068415095,0.000015332575],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003173242,0.00027733494,0.00025972174,0.00029763905,0.00026575706,0.00042728754,0.000531996,0.00063040265,0.0028948793],"category_scores_gemma":[0.0006469668,0.0001158621,0.00024279377,0.00020829619,0.00021372364,0.00055357005,0.00015506486,0.00041104227,0.0014263836],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032545291,0.00009614472,0.00042078234,0.0002960849,0.00003247626,0.0007386161,0.00014674364,0.0039396957,0.611118,0.016183099,0.00373961,0.36296332],"study_design_scores_gemma":[0.00027867273,0.0028679045,0.0017346165,0.00014365994,0.00019722128,0.01250934,0.0000708472,0.16279139,0.6161509,0.006794434,0.19635744,0.0001035975],"about_ca_topic_score_codex":0.0001728896,"about_ca_topic_score_gemma":0.00047281772,"teacher_disagreement_score":0.0028948793,"about_ca_system_score_codex":0.00019277263,"about_ca_system_score_gemma":0.00026438475,"threshold_uncertainty_score":0.009684324},"labels":[],"label_agreement":null},{"id":"W1551491875","doi":"10.1109/ccece.2015.7129170","title":"A DLL fractional M/N frequency synthesizer","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Direct digital synthesizer; Frequency synthesizer; Phase-locked loop; Frequency multiplier; Computer science; Electronic engineering; Delta-sigma modulation; Delay-locked loop; Loop (graph theory); Frequency modulation; Bandwidth (computing); Mathematics; Engineering; Telecommunications","score_opus":0.029924637413289993,"score_gpt":0.24160536878667474,"score_spread":0.21168073137338475,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1551491875","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06527181,0.0014844761,0.8969831,0.00052693585,0.00019334703,0.000115432085,0.00020252317,0.004008076,0.031214293],"genre_scores_gemma":[0.7778304,0.00043325714,0.21387236,0.00029884648,0.00006872017,0.00005741797,0.00012636538,0.00006327721,0.00724928],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996753,0.00004866529,0.000016597496,0.000077778335,0.00015642223,0.000025225776],"domain_scores_gemma":[0.9998185,0.00004540632,0.00004406294,0.000038200822,0.00004350505,0.000010326381],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024401981,0.0002475513,0.00022997965,0.00028243824,0.00037859785,0.00061953184,0.0006039828,0.00040828882,0.0020318571],"category_scores_gemma":[0.0005178815,0.00013464902,0.00015457578,0.00019181371,0.00024007841,0.0006297898,0.0002991699,0.00034452346,0.00060154777],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045386204,0.00009025724,0.0018512724,0.00063929317,0.00003879991,0.0005073016,0.00021012581,0.057282336,0.48752123,0.071293786,0.0044370685,0.37567472],"study_design_scores_gemma":[0.00010617643,0.0005563292,0.0011106436,0.00008408079,0.00006625217,0.0014535049,0.00004514538,0.5633216,0.28027734,0.009135148,0.1437807,0.00006314625],"about_ca_topic_score_codex":0.0012279524,"about_ca_topic_score_gemma":0.0015267862,"teacher_disagreement_score":0.0020318571,"about_ca_system_score_codex":0.0007858381,"about_ca_system_score_gemma":0.000598594,"threshold_uncertainty_score":0.006797254},"labels":[],"label_agreement":null},{"id":"W1561432596","doi":"10.1109/amicd.1996.569375","title":"A single-loop second-order ΔΣ frequency discriminator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Discriminator; Delta-sigma modulation; Bandwidth (computing); Electronic engineering; Computer science; Radio frequency; BiCMOS; Loop (graph theory); Noise shaping; Electrical engineering; Engineering; Telecommunications; Transistor; Mathematics; Detector","score_opus":0.02737821490884332,"score_gpt":0.2156795168016224,"score_spread":0.18830130189277908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1561432596","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18456762,0.0016585062,0.79409456,0.00041799666,0.00054928253,0.00019077677,0.00047615095,0.0059933932,0.012051601],"genre_scores_gemma":[0.7569416,0.00028512644,0.22861128,0.00033747914,0.00016253097,0.00009252093,0.00034966852,0.00010556996,0.013114229],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995646,0.000028847255,0.00002012001,0.00012742763,0.00020598604,0.00005298283],"domain_scores_gemma":[0.99960035,0.000072994975,0.000061572304,0.000059773385,0.0001572154,0.000048168436],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002833007,0.00030389655,0.00041640794,0.00047544218,0.00035119278,0.0006171948,0.0011789179,0.00055958505,0.0034709463],"category_scores_gemma":[0.0005076811,0.0002460573,0.00019202013,0.000302338,0.00025111614,0.0005594885,0.0003843892,0.0005928594,0.0014025164],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037217294,0.00009031864,0.0017325698,0.00019750654,0.00003039747,0.0001925815,0.00009854259,0.0032297822,0.7242057,0.003958354,0.0018452294,0.2640469],"study_design_scores_gemma":[0.0001271266,0.0012725645,0.0035277957,0.000048796108,0.0000750575,0.0033090299,0.000036917423,0.10665044,0.8366495,0.0018141845,0.046413522,0.000075089585],"about_ca_topic_score_codex":0.00036938585,"about_ca_topic_score_gemma":0.0007557991,"teacher_disagreement_score":0.0034709463,"about_ca_system_score_codex":0.000351962,"about_ca_system_score_gemma":0.0004288224,"threshold_uncertainty_score":0.011611521},"labels":[],"label_agreement":null},{"id":"W1562709409","doi":"10.1109/cicc.1999.777365","title":"Fully integrated low phase-noise PLLs using closed-loop voltage-to-frequency converter architectures","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Voltage-controlled oscillator; Phase noise; Phase-locked loop; PLL multibit; Bandwidth (computing); Electronic engineering; Frequency synthesizer; Voltage; Electrical engineering; Noise shaping; Phase frequency detector; Noise (video); Computer science; Engineering; Charge pump; Telecommunications; Capacitor","score_opus":0.015191148057334201,"score_gpt":0.2607762713132971,"score_spread":0.2455851232559629,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1562709409","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31894395,0.001623509,0.65920204,0.00021520832,0.0002532883,0.00012963773,0.00020019316,0.0050275377,0.014404525],"genre_scores_gemma":[0.87620366,0.00023640535,0.11858714,0.00012391875,0.00006865421,0.0000686402,0.00017210061,0.00006390359,0.0044756876],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99967337,0.000055867975,0.00002310139,0.00006467043,0.00013813854,0.000044928012],"domain_scores_gemma":[0.99975926,0.00006035022,0.000035064502,0.000032438456,0.00009329396,0.000019636173],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001639053,0.00032172105,0.00029451738,0.00021995128,0.00021165215,0.0007858853,0.0006862074,0.0005348572,0.0021081686],"category_scores_gemma":[0.00050503976,0.00024992283,0.00018916019,0.00023700848,0.00022814595,0.0008444332,0.00033053977,0.00035286607,0.00057180575],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006690617,0.00019868981,0.0017412844,0.00020583005,0.00009197804,0.00024087504,0.00017346353,0.018963339,0.77292067,0.01700402,0.0021168743,0.1856739],"study_design_scores_gemma":[0.00045240927,0.0024982947,0.0049615656,0.00008403536,0.00020356478,0.001323399,0.00007148883,0.35677427,0.5895651,0.013391744,0.030568982,0.00010526292],"about_ca_topic_score_codex":0.000518179,"about_ca_topic_score_gemma":0.0012513167,"teacher_disagreement_score":0.0021081686,"about_ca_system_score_codex":0.00028577913,"about_ca_system_score_gemma":0.00027158565,"threshold_uncertainty_score":0.007052481},"labels":[],"label_agreement":null},{"id":"W1565767837","doi":"10.1109/iscas.2002.1010572","title":"A linear phase detector for arbitrary clock signals","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Detector; Phase detector; Waveform; Electronic engineering; Phase noise; Topology (electrical circuits); Transistor; CMOS; Linear phase; Phase detector characteristic; Noise (video); Computer science; Phase (matter); Physics; Electrical engineering; Phase-locked loop; Engineering; Telecommunications; Voltage","score_opus":0.024470938084412787,"score_gpt":0.2897292807640231,"score_spread":0.2652583426796103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1565767837","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011424186,0.00065761834,0.98570037,0.00010563911,0.00008119477,0.00004665323,0.00003058485,0.0005744178,0.0013793879],"genre_scores_gemma":[0.5115509,0.0009799387,0.48052034,0.00029295962,0.00019555345,0.00014680705,0.00013207716,0.00010888798,0.006072488],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993667,0.00011416259,0.000020995622,0.000110746245,0.0003361847,0.000051291267],"domain_scores_gemma":[0.9993729,0.00029767092,0.000089748566,0.00004087828,0.00017460098,0.000024256007],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052761444,0.00045337217,0.00041276013,0.0007183473,0.00024729111,0.00094949163,0.0007150505,0.0007564361,0.0024191686],"category_scores_gemma":[0.0012818029,0.0002992829,0.00030264028,0.00052569853,0.0005456741,0.0012564546,0.00041059972,0.0006465452,0.00072786794],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005478203,0.000102605045,0.0025900644,0.0005020815,0.000103135,0.00045033943,0.00017696431,0.03541044,0.5797601,0.06837872,0.0029677511,0.30901012],"study_design_scores_gemma":[0.0000823065,0.00067816756,0.001377743,0.00006555815,0.00010994726,0.0015549904,0.0000444905,0.65996027,0.29576632,0.009431197,0.030828977,0.000100070036],"about_ca_topic_score_codex":0.00027851222,"about_ca_topic_score_gemma":0.0003481192,"teacher_disagreement_score":0.0024191686,"about_ca_system_score_codex":0.0005775787,"about_ca_system_score_gemma":0.0005471071,"threshold_uncertainty_score":0.00809294},"labels":[],"label_agreement":null},{"id":"W1568756610","doi":"10.1109/iscas.2006.1693513","title":"A new area-efficient 4-PAM 10 Gb/s CMOS serial link transmitter","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Transmitter; CMOS; Electrical engineering; Emphasis (telecommunications); Amplifier; Multiplexing; Electronic engineering; Serial communication; Inverter; Channel (broadcasting); Computer science; Engineering; Physics; Telecommunications; Voltage","score_opus":0.0077867167122726635,"score_gpt":0.1968996059069296,"score_spread":0.18911288919465694,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1568756610","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23979044,0.0034487264,0.7181289,0.00080120045,0.000716639,0.00019578224,0.00023937672,0.003529625,0.03314935],"genre_scores_gemma":[0.5396672,0.0016422055,0.40406746,0.0005678212,0.00044403257,0.00013897591,0.00031162737,0.00009210362,0.053068582],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978346,0.000027999786,0.000009793874,0.000039044837,0.00011320032,0.000026493084],"domain_scores_gemma":[0.9998661,0.000023073739,0.000034267196,0.000012524341,0.000045849814,0.000018139046],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020214061,0.00029484552,0.00028963736,0.00035907587,0.00024141224,0.000557857,0.0006114696,0.00040422092,0.003736437],"category_scores_gemma":[0.00020908096,0.00020368588,0.00019253125,0.00036650235,0.00019513606,0.0006629912,0.00036343953,0.00047550266,0.0012442145],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001755289,0.00006922954,0.0011612184,0.00024212779,0.00003263981,0.00035225827,0.000108567925,0.0022415756,0.84158444,0.00923323,0.0028315573,0.14196762],"study_design_scores_gemma":[0.00012626886,0.0015661115,0.002903594,0.00008698839,0.00014956007,0.0042536906,0.000063646985,0.06284483,0.8102012,0.0017708464,0.115942806,0.000090372734],"about_ca_topic_score_codex":0.00015319356,"about_ca_topic_score_gemma":0.0004955813,"teacher_disagreement_score":0.003736437,"about_ca_system_score_codex":0.00033873183,"about_ca_system_score_gemma":0.00036127874,"threshold_uncertainty_score":0.01249963},"labels":[],"label_agreement":null},{"id":"W1569010608","doi":"10.1109/ims3tw.2015.7177879","title":"A jitter injection signal generation and extraction system for embedded test of high-speed data I/O","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Transceiver; Jitter; CMOS; SIGNAL (programming language); Electronic engineering; Computer science; Chip; Voltage; Transmission (telecommunications); Electronic circuit; Sampling (signal processing); Computer hardware; Electrical engineering; Engineering; Telecommunications","score_opus":0.07594882220387626,"score_gpt":0.2906275341277734,"score_spread":0.21467871192389715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1569010608","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0740277,0.00068518287,0.90617347,0.00014348775,0.0002170029,0.00073232787,0.00054355885,0.014255055,0.0032222567],"genre_scores_gemma":[0.59896344,0.00038481815,0.3895995,0.00056302425,0.00019267917,0.0008488956,0.00066365337,0.0008026439,0.007981335],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991627,0.00012529375,0.00004952557,0.0001642449,0.000418235,0.000080009566],"domain_scores_gemma":[0.9987225,0.00038038444,0.0002724745,0.00020217636,0.00031211335,0.00011020827],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008707146,0.0006762829,0.000728847,0.001263507,0.0005764521,0.0006472406,0.0015902383,0.00067219586,0.003964853],"category_scores_gemma":[0.0012564409,0.00032998534,0.00022443905,0.0005445996,0.00033273493,0.0007957921,0.00064082677,0.0006400091,0.001280743],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00076141796,0.00028336296,0.004466176,0.0003702103,0.00006203484,0.00044043965,0.0002511805,0.0017716918,0.7882805,0.0044729216,0.0029580325,0.19588207],"study_design_scores_gemma":[0.00017802564,0.0021428852,0.006585461,0.00006706963,0.00012049012,0.0019534512,0.000050084258,0.052227907,0.9132865,0.0008792329,0.022404863,0.0001040137],"about_ca_topic_score_codex":0.00038665032,"about_ca_topic_score_gemma":0.00062398624,"teacher_disagreement_score":0.003964853,"about_ca_system_score_codex":0.00062398956,"about_ca_system_score_gemma":0.00084761705,"threshold_uncertainty_score":0.013263702},"labels":[],"label_agreement":null},{"id":"W1572972604","doi":"10.1109/iscas.2006.1693364","title":"A phase-domain 2nd-order continuous time ΔΣ-modulator for frequency digitization","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Demodulation; Delta-sigma modulation; Frequency domain; Computer science; Electronic engineering; SIGNAL (programming language); Digitization; Phase-locked loop; Time domain; Property (philosophy); Wireless; Continuous phase modulation; Frequency modulation; Phase (matter); Noise (video); Radio frequency; Phase noise; Bandwidth (computing); Telecommunications; Engineering; Physics; Channel (broadcasting)","score_opus":0.004988625386353359,"score_gpt":0.2254349245220687,"score_spread":0.22044629913571534,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1572972604","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03854178,0.001752509,0.94399655,0.00033428278,0.00030451512,0.00018881357,0.000111228466,0.0013333594,0.013437049],"genre_scores_gemma":[0.4775338,0.0016773283,0.5004873,0.00039755346,0.00026958622,0.00025904254,0.00015544871,0.000073791,0.019146072],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982435,0.0000195635,0.000008402963,0.00003315598,0.00009910316,0.00001544719],"domain_scores_gemma":[0.9998895,0.000032648306,0.000013643548,0.000018526243,0.00003609567,0.000009565778],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018787515,0.00030855244,0.00038003142,0.00031678675,0.00028844993,0.00060285494,0.0007044208,0.000592741,0.002071499],"category_scores_gemma":[0.00030008118,0.00021107719,0.00016753114,0.00040014982,0.00021887827,0.00049263105,0.00025079242,0.000622216,0.00077385525],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000148337,0.000085070984,0.00048028154,0.0002808581,0.000018037277,0.00021438365,0.00014920389,0.0054877633,0.7804537,0.032151707,0.0013881035,0.17914253],"study_design_scores_gemma":[0.00013808801,0.0012099771,0.0018217652,0.00014042642,0.00007877433,0.0029419484,0.00005002352,0.21026787,0.64663804,0.0071244775,0.1295175,0.00007104333],"about_ca_topic_score_codex":0.00025490264,"about_ca_topic_score_gemma":0.00055981684,"teacher_disagreement_score":0.002071499,"about_ca_system_score_codex":0.0002819217,"about_ca_system_score_gemma":0.0005358048,"threshold_uncertainty_score":0.0069298744},"labels":[],"label_agreement":null},{"id":"W1573242351","doi":"10.1109/iscas.2001.921898","title":"A three-stage coupled ring oscillator with quadrature outputs","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Ring oscillator; Quadrature (astronomy); Vackář oscillator; Ring (chemistry); Delay line oscillator; Control theory (sociology); Physics; Variable-frequency oscillator; Local oscillator; Mathematics; Phase (matter); Topology (electrical circuits); Phase-locked loop; Computer science; Phase noise; Quantum mechanics; Voltage; Optics","score_opus":0.016486362203423376,"score_gpt":0.20635467558187856,"score_spread":0.1898683133784552,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1573242351","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053171277,0.0002776132,0.9404481,0.00010450044,0.00006295632,0.00008078873,0.00009725429,0.0004895708,0.0052679717],"genre_scores_gemma":[0.87934524,0.00036369922,0.11324126,0.00006167154,0.000031376447,0.00013618081,0.00009301989,0.00005637069,0.006671089],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998005,0.000036251902,0.0000082767665,0.00004798879,0.00008927672,0.000017781966],"domain_scores_gemma":[0.99991953,0.000019948307,0.000015237987,0.0000133401545,0.000024909907,0.000006981011],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020260584,0.00041163852,0.00040477177,0.00017415365,0.00024986186,0.00039269243,0.00086621835,0.00068237155,0.0018187177],"category_scores_gemma":[0.0002802954,0.00023678827,0.0006934134,0.0001685579,0.00029279693,0.0006390334,0.00031045123,0.00040309306,0.00043530285],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025176984,0.00010628842,0.0011860039,0.00019029994,0.00013301431,0.0006805148,0.0002218153,0.5993048,0.32273868,0.041256923,0.0007765352,0.033153288],"study_design_scores_gemma":[0.00001677131,0.0001244202,0.00024513595,0.0000073548035,0.000028353035,0.00014144432,0.000007954676,0.98156136,0.013702484,0.0016283798,0.0025201763,0.00001610434],"about_ca_topic_score_codex":0.0012528527,"about_ca_topic_score_gemma":0.0009627503,"teacher_disagreement_score":0.0018187177,"about_ca_system_score_codex":0.00031075743,"about_ca_system_score_gemma":0.00038161082,"threshold_uncertainty_score":0.0060842037},"labels":[],"label_agreement":null},{"id":"W1577000851","doi":"10.1109/mwscas.2002.1187056","title":"Jitter analysis of a PLL-based CDR with a bang-bang phase detector","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Detector; Phase-locked loop; Phase detector; Clock recovery; Computer science; Electronic engineering; Data recovery; Emphasis (telecommunications); Transceiver; Spice; Broadband; Telecommunications; Electrical engineering; Engineering; CMOS; Voltage; Computer hardware; Clock signal","score_opus":0.009052088737223669,"score_gpt":0.2391809598127275,"score_spread":0.23012887107550384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1577000851","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26708922,0.0014247918,0.71768665,0.00016239434,0.0001070995,0.00009737171,0.00013638246,0.0013433575,0.011952782],"genre_scores_gemma":[0.9850677,0.00029466292,0.012035404,0.000037386377,0.000016975722,0.00001972231,0.000033473643,0.000055483764,0.0024390947],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999683,0.0000417915,0.000012165662,0.000034575864,0.00019318408,0.000035323104],"domain_scores_gemma":[0.9996706,0.00015664604,0.00005285506,0.000034398166,0.00007213023,0.000013278532],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041200063,0.00029216564,0.00041776177,0.000364297,0.00025681,0.0004609375,0.0005913422,0.0005285093,0.0009528951],"category_scores_gemma":[0.0010344845,0.00025148128,0.00039019447,0.00023448991,0.0002684309,0.00045512477,0.00019378641,0.00041434437,0.0002681347],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005798307,0.000066918634,0.0018311642,0.0001758933,0.0000854837,0.00044442606,0.00013963011,0.7947089,0.15280813,0.02647257,0.00045731326,0.022229709],"study_design_scores_gemma":[0.000007157738,0.00004825743,0.00016846339,0.0000048041493,0.000014708141,0.00005258435,0.0000033541821,0.989042,0.009787365,0.0004565563,0.00040782124,0.000006855516],"about_ca_topic_score_codex":0.0035201334,"about_ca_topic_score_gemma":0.0016729007,"teacher_disagreement_score":0.0035201334,"about_ca_system_score_codex":0.0007833111,"about_ca_system_score_gemma":0.0006468974,"threshold_uncertainty_score":0.006999254},"labels":[],"label_agreement":null},{"id":"W1578366754","doi":"10.1109/tencon.2003.1273121","title":"Phase-locked loop design for flexible mode tracking","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institutes of Health Research","keywords":"Phase-locked loop; Control theory (sociology); Filter (signal processing); Low-pass filter; Tracking (education); Detector; PLL multibit; Computer science; Phase detector; Filter design; Loop (graph theory); Electronic engineering; All-pass filter; Tracking error; High-pass filter; Engineering; Phase noise; Telecommunications; Mathematics; Control (management); Electrical engineering; Artificial intelligence","score_opus":0.0631679832919647,"score_gpt":0.3246477148417806,"score_spread":0.2614797315498159,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1578366754","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0040804185,0.00039238346,0.9904702,0.000059991624,0.00006111105,0.000036254718,0.000020999478,0.00036470153,0.0045139934],"genre_scores_gemma":[0.550673,0.0010201737,0.43790263,0.00028669028,0.00017527807,0.00031953145,0.00014268963,0.00010994741,0.009370112],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99969625,0.000052984404,0.000016259904,0.000060884024,0.00015210682,0.000021674403],"domain_scores_gemma":[0.99980503,0.00005291805,0.000032022977,0.000021386168,0.0000813494,0.000007203312],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025920643,0.00035116146,0.00028016663,0.000176027,0.00025108884,0.0005550851,0.00046870657,0.00055402477,0.002842192],"category_scores_gemma":[0.00075544085,0.00015261545,0.00020931353,0.00020782027,0.00024927434,0.0004329698,0.00026195747,0.00042949108,0.0011884567],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025739893,0.00008304582,0.0008571529,0.0005475946,0.0000878458,0.00034443967,0.00030609296,0.14340366,0.26838943,0.07868141,0.004149861,0.50289214],"study_design_scores_gemma":[0.00016872554,0.0009696057,0.0006682599,0.000106185966,0.00008622959,0.00074719783,0.000047406946,0.77320427,0.101946235,0.024255961,0.09774701,0.000052973803],"about_ca_topic_score_codex":0.00032867922,"about_ca_topic_score_gemma":0.0004041828,"teacher_disagreement_score":0.002842192,"about_ca_system_score_codex":0.00028076855,"about_ca_system_score_gemma":0.0002948756,"threshold_uncertainty_score":0.009508073},"labels":[],"label_agreement":null},{"id":"W1579490680","doi":"10.1109/iscas.2004.1328179","title":"A calibration technique for a high-resolution flash time-to-digital converter","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Arbiter; Computer science; Offset (computer science); Flash (photography); Converters; Quantization (signal processing); Electronic engineering; Calibration; Computer hardware; Algorithm; Engineering; Electrical engineering; Voltage; Mathematics","score_opus":0.00685465085759943,"score_gpt":0.2080257905686465,"score_spread":0.20117113971104708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1579490680","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017068855,0.0007049957,0.975019,0.00033519277,0.0002636425,0.00014214161,0.00007187651,0.0018501979,0.0045442157],"genre_scores_gemma":[0.32339057,0.00089361425,0.66652346,0.0005345182,0.00016176442,0.00020689826,0.00012619713,0.00015400599,0.008009097],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99905115,0.000098627286,0.0000419732,0.00017930874,0.00059751543,0.000031454885],"domain_scores_gemma":[0.9990759,0.00024444217,0.000109566376,0.00018253863,0.000359179,0.000028309678],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00059549813,0.00047769267,0.0003248289,0.0006453244,0.00046877516,0.0007212026,0.0009152727,0.0008252556,0.0023086614],"category_scores_gemma":[0.0026365146,0.00035623377,0.00023336691,0.00074112654,0.00040907794,0.0009707392,0.00049076404,0.0012289545,0.0012108744],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014676702,0.00009597635,0.00090997067,0.00028912988,0.00003360362,0.0002538577,0.00024926788,0.006807885,0.6484667,0.015585165,0.0025206767,0.3246409],"study_design_scores_gemma":[0.00008060151,0.00066669215,0.002134695,0.00011497352,0.000067724875,0.0036117218,0.000072350565,0.08897483,0.84880376,0.0034125408,0.051952254,0.000107791326],"about_ca_topic_score_codex":0.00046664875,"about_ca_topic_score_gemma":0.0005704894,"teacher_disagreement_score":0.0023086614,"about_ca_system_score_codex":0.00064413116,"about_ca_system_score_gemma":0.0007264609,"threshold_uncertainty_score":0.007723272},"labels":[],"label_agreement":null},{"id":"W1583170243","doi":"10.1109/iccad.2004.1382658","title":"Dynamic range estimation for nonlinear systems","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer science; Nonlinear system; Polynomial; Dynamic range; Range (aeronautics); Noise (video); Algorithm; Mathematics; Parallel computing; Artificial intelligence","score_opus":0.009859771334648633,"score_gpt":0.2564008649316756,"score_spread":0.24654109359702694,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1583170243","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01039154,0.00068192155,0.98660904,0.000099450524,0.000017441505,0.00001239674,0.000023221512,0.00027089097,0.0018941977],"genre_scores_gemma":[0.611489,0.0024227712,0.38108385,0.00012920503,0.0001590756,0.000099865705,0.00020532898,0.00017072509,0.004240172],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99957675,0.000099609744,0.000018177343,0.000098712866,0.00018036342,0.000026296297],"domain_scores_gemma":[0.99906534,0.00063408556,0.00011414459,0.00008051559,0.000090700494,0.000015227409],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037064444,0.0004423441,0.0004560648,0.0008374051,0.00029643124,0.00055777957,0.00035502156,0.00044164763,0.001167915],"category_scores_gemma":[0.0036356258,0.00023230753,0.00022967572,0.0005892818,0.00045398105,0.000979167,0.00071602355,0.0006353792,0.00051157334],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021777545,0.000044129945,0.0013447956,0.00034016222,0.00005730091,0.00019664355,0.00023162496,0.3099645,0.13011913,0.09455581,0.0018061287,0.46112195],"study_design_scores_gemma":[0.000009667121,0.00004389727,0.0005295855,0.000021900745,0.000013191392,0.00022743318,0.000021807144,0.9421295,0.027562933,0.024254885,0.005153957,0.000031300988],"about_ca_topic_score_codex":0.00070352445,"about_ca_topic_score_gemma":0.0004968989,"teacher_disagreement_score":0.001167915,"about_ca_system_score_codex":0.00036775903,"about_ca_system_score_gemma":0.00026892681,"threshold_uncertainty_score":0.0039070845},"labels":[],"label_agreement":null},{"id":"W1583880723","doi":"10.1109/icecs.1998.814824","title":"High-speed ECL-compatible serial I/O in 0.35 μm CMOS","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"CMOS; Electronic circuit; Chip; Computer science; Interface (matter); Electronic engineering; SIGNAL (programming language); Serial communication; Process (computing); Integrated injection logic; Computer hardware; Mixed-signal integrated circuit; Electrical engineering; Engineering; Digital electronics; Telecommunications; Pass transistor logic","score_opus":0.018355632732407343,"score_gpt":0.20939902990102113,"score_spread":0.1910433971686138,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1583880723","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3326088,0.0038067608,0.60059404,0.00055983406,0.00032588287,0.0003309059,0.0004741527,0.009298642,0.052000977],"genre_scores_gemma":[0.71577036,0.00092278875,0.26680386,0.0003530064,0.00009908489,0.00010848567,0.0003233574,0.00021498464,0.015404042],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998111,0.000017788801,0.000014932378,0.000046643905,0.00008361344,0.000025920126],"domain_scores_gemma":[0.99981886,0.000044844437,0.00003797353,0.000019167066,0.000062886975,0.000016186854],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019454304,0.0002818846,0.0001531766,0.00017365803,0.00014288483,0.0005221502,0.000552197,0.00023967291,0.0022745663],"category_scores_gemma":[0.0004991638,0.00015624569,0.000103198414,0.00020474709,0.00016126785,0.00048042362,0.00025382705,0.00027463085,0.00093976874],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001411381,0.000030995823,0.00049924216,0.00021963063,0.0000106680845,0.00029709106,0.00024452686,0.0006821967,0.91218925,0.0046033724,0.0019392365,0.07914271],"study_design_scores_gemma":[0.000061672334,0.0006978352,0.0015630937,0.000059537753,0.00005715155,0.0015210554,0.00008099204,0.014378318,0.9277172,0.0014404559,0.05239169,0.00003086028],"about_ca_topic_score_codex":0.00027723183,"about_ca_topic_score_gemma":0.0004326486,"teacher_disagreement_score":0.0022745663,"about_ca_system_score_codex":0.00019883645,"about_ca_system_score_gemma":0.00018737602,"threshold_uncertainty_score":0.0076091886},"labels":[],"label_agreement":null},{"id":"W1584463995","doi":"10.1109/iscas.2003.1205717","title":"A sigma-delta based open-loop frequency modulator","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Delta-sigma modulation; Delta modulation; Voltage-controlled oscillator; Noise shaping; Frequency modulation; Quantization (signal processing); Modulation (music); Phase noise; Phase modulation; Electronic engineering; Physics; Computer science; Electrical engineering; Engineering; Bandwidth (computing); Telecommunications; Acoustics; Pulse-amplitude modulation; Optics; CMOS","score_opus":0.020755184080440095,"score_gpt":0.249352878306027,"score_spread":0.2285976942255869,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1584463995","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09223416,0.0020257006,0.87535816,0.0004128714,0.00053636136,0.00021123397,0.00022202966,0.004132675,0.024866745],"genre_scores_gemma":[0.6652292,0.00082170015,0.31030884,0.000481877,0.00025472374,0.00013064759,0.00021037157,0.000060629958,0.02250203],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998497,0.000016280896,0.0000066781245,0.000030484438,0.00008439956,0.000012465972],"domain_scores_gemma":[0.9998666,0.000025295534,0.0000121364665,0.000014341402,0.00006431694,0.000017229208],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010759933,0.00018305283,0.00022156592,0.0002568193,0.00027103236,0.000492252,0.00063994783,0.00047781947,0.0028272832],"category_scores_gemma":[0.00023212223,0.00013177456,0.000114960334,0.00030958198,0.00019197784,0.00039045996,0.0002408258,0.0004682203,0.001108018],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027017144,0.00012469872,0.0005985578,0.00015050994,0.000023048142,0.00020272534,0.000080803075,0.0029547052,0.7019384,0.0128353285,0.0026061437,0.27821496],"study_design_scores_gemma":[0.0002556379,0.0023932,0.00264748,0.00009373966,0.0001367487,0.0027376397,0.000048465463,0.17971301,0.67512685,0.0073419465,0.12942158,0.00008366882],"about_ca_topic_score_codex":0.00023539648,"about_ca_topic_score_gemma":0.00042330005,"teacher_disagreement_score":0.0028272832,"about_ca_system_score_codex":0.00017946704,"about_ca_system_score_gemma":0.0002913445,"threshold_uncertainty_score":0.009458244},"labels":[],"label_agreement":null},{"id":"W158522594","doi":"10.1109/mnrc15848.2009.5338942","title":"Jitter tolerance estimation of a 3X oversampling CDR using event-driven simulation","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Oversampling; Computer science; Bit error rate; Data recovery; MATLAB; Real-time computing; Algorithm; Electronic engineering; Computer hardware; Engineering; Telecommunications; Bandwidth (computing)","score_opus":0.024332865995843937,"score_gpt":0.3036627615702689,"score_spread":0.27932989557442495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W158522594","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5294403,0.00016349077,0.4637971,0.000088787245,0.000030476142,0.00010154162,0.00022601729,0.00096002856,0.005192299],"genre_scores_gemma":[0.9822787,0.000054957927,0.016943198,0.000011819203,0.0000031335096,0.00003131716,0.000058342113,0.000020650401,0.0005979539],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99976164,0.00005733312,0.000011630058,0.000024919325,0.00011341115,0.00003100379],"domain_scores_gemma":[0.9994203,0.00034363012,0.00007048166,0.0000452716,0.00010606819,0.000014249281],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042357837,0.00029663622,0.00035839615,0.0003366948,0.00019895991,0.00036279563,0.0004618356,0.00043827028,0.0009202947],"category_scores_gemma":[0.0014535071,0.00013916871,0.00033439588,0.00020160225,0.00016830896,0.00027299687,0.00017347482,0.00029199352,0.00008788717],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006292092,0.000023036871,0.00080740225,0.000021431624,0.000011426276,0.000041522166,0.000029519142,0.98827225,0.005718341,0.0012147147,0.000050248145,0.003747107],"study_design_scores_gemma":[0.0000043991417,0.000017868626,0.0001276618,0.0000016938914,0.0000032140208,0.0000067308374,0.0000025909355,0.99694496,0.0026848353,0.000104886734,0.00009914786,0.0000020147731],"about_ca_topic_score_codex":0.0064654252,"about_ca_topic_score_gemma":0.002399568,"teacher_disagreement_score":0.0064654252,"about_ca_system_score_codex":0.00055994035,"about_ca_system_score_gemma":0.0006262828,"threshold_uncertainty_score":0.012855589},"labels":[],"label_agreement":null},{"id":"W1587685964","doi":"10.1109/iscas.2015.7168691","title":"Multi-phase bang-bang digital phase lock loop with accelerated frequency acquisition","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Lock (firearm); Phase detector; Phase-locked loop; Delay-locked loop; Loop (graph theory); Computer science; Feedback loop; Phase (matter); Power (physics); Detector; Control theory (sociology); Electronic engineering; Physics; Electrical engineering; Engineering; Jitter; Voltage; Telecommunications; Control (management); Mathematics","score_opus":0.04920497731714526,"score_gpt":0.30500078406236797,"score_spread":0.25579580674522273,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1587685964","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08937463,0.0011824353,0.90105516,0.00019821252,0.00023406607,0.00025161917,0.00010866642,0.002897155,0.0046979813],"genre_scores_gemma":[0.56225216,0.00034464637,0.43000484,0.0002480252,0.00013554933,0.00017735588,0.00012667332,0.0000701314,0.0066406485],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994702,0.00006542032,0.00003841749,0.00011455461,0.0002683965,0.000043045824],"domain_scores_gemma":[0.9994685,0.00014346107,0.000083028106,0.00008861565,0.0001724127,0.000043973017],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004659329,0.0003525907,0.00045805107,0.00046757664,0.00028291607,0.0005030485,0.0010658584,0.00056731194,0.0020780475],"category_scores_gemma":[0.0007346569,0.00030507887,0.00019932239,0.000538524,0.00022194395,0.0007295569,0.0005676143,0.000567499,0.0006149655],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00061854714,0.0001369857,0.0009556894,0.00026918537,0.000034625402,0.00018713497,0.00007479458,0.002776676,0.80755246,0.0051715416,0.0009371908,0.18128514],"study_design_scores_gemma":[0.0003367251,0.0019778283,0.0029051616,0.000042652046,0.00010288367,0.002287583,0.000025892306,0.23641078,0.72598094,0.0016454041,0.028164282,0.000119857345],"about_ca_topic_score_codex":0.00028218093,"about_ca_topic_score_gemma":0.0005814351,"teacher_disagreement_score":0.0020780475,"about_ca_system_score_codex":0.00018284142,"about_ca_system_score_gemma":0.0004828732,"threshold_uncertainty_score":0.006951809},"labels":[],"label_agreement":null},{"id":"W1590099611","doi":"10.1109/iscas.2003.1205927","title":"A 10Gb/s CDR with a half-rate bang-bang phase detector","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Detector; Physics; Phase (matter); Computer science; Optics","score_opus":0.010247453318060162,"score_gpt":0.23039499612812037,"score_spread":0.22014754281006021,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1590099611","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6243845,0.002659589,0.33857015,0.0006148769,0.000467244,0.0005034941,0.00062885915,0.009551164,0.022620108],"genre_scores_gemma":[0.8564786,0.00044781773,0.12747632,0.0004799433,0.000084492975,0.00012133444,0.00031979667,0.00010126798,0.014490477],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995865,0.000054859065,0.000022165868,0.0000826295,0.00016658127,0.00008720201],"domain_scores_gemma":[0.9996082,0.00009678623,0.000053155905,0.000053814147,0.00014875039,0.00003934417],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003881688,0.00030067138,0.00027772682,0.0004359093,0.0002449639,0.00054569985,0.00069460855,0.00065061625,0.0037194092],"category_scores_gemma":[0.0006757649,0.00026997857,0.00021155753,0.0003345515,0.00022250906,0.0005161527,0.00025161175,0.00040256447,0.0012650465],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011522572,0.0001543701,0.002417001,0.0002800129,0.000063221305,0.00027188304,0.00013043001,0.0025872968,0.887104,0.0038933847,0.0021869452,0.09975915],"study_design_scores_gemma":[0.00042115798,0.0019124376,0.004935184,0.000083936146,0.00023738931,0.0024099355,0.000060066428,0.054933842,0.88844603,0.0011209078,0.045321796,0.00011728302],"about_ca_topic_score_codex":0.0016684462,"about_ca_topic_score_gemma":0.002421681,"teacher_disagreement_score":0.0037194092,"about_ca_system_score_codex":0.00041976693,"about_ca_system_score_gemma":0.00082354544,"threshold_uncertainty_score":0.012442708},"labels":[],"label_agreement":null},{"id":"W1596794782","doi":"10.1109/iscas.1998.704460","title":"A two-loop third-order multistage ΔΣ frequency to digital converter","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Delta-sigma modulation; Quantization (signal processing); PLL multibit; Noise shaping; Electronic engineering; Converters; Frequency synthesizer; Demodulation; Control theory (sociology); Phase noise; Noise (video); Computer science; Engineering; Electrical engineering; CMOS; Algorithm","score_opus":0.014854819529254413,"score_gpt":0.22730501381432858,"score_spread":0.21245019428507417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1596794782","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10228949,0.00074862747,0.8716779,0.0003960388,0.00033131175,0.00023302624,0.00019838601,0.004399647,0.019725667],"genre_scores_gemma":[0.6502425,0.00033476495,0.33034903,0.00048527116,0.00010782647,0.000086149936,0.0002002962,0.00009553752,0.01809868],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971634,0.000025772226,0.00001482274,0.00006308499,0.00015338844,0.000026622422],"domain_scores_gemma":[0.99975425,0.000055666562,0.00001918245,0.000048937683,0.00010104079,0.000020906],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017594041,0.00021119413,0.00024519736,0.00032326908,0.00024809144,0.0007511274,0.00079982285,0.0004561654,0.0037806865],"category_scores_gemma":[0.000384219,0.00017127879,0.00020462472,0.0002673125,0.00017254047,0.000413676,0.0002356316,0.00043137875,0.0013258808],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029830146,0.00013632227,0.001059436,0.00021630297,0.000027257769,0.00035543597,0.0001398891,0.002690411,0.6558892,0.00952011,0.0018594629,0.32780784],"study_design_scores_gemma":[0.00014211993,0.001325169,0.003311113,0.000056452744,0.000090182155,0.003596413,0.000057294244,0.1130622,0.7999823,0.0031989005,0.07511517,0.00006269295],"about_ca_topic_score_codex":0.00034156552,"about_ca_topic_score_gemma":0.0005338142,"teacher_disagreement_score":0.0037806865,"about_ca_system_score_codex":0.000244556,"about_ca_system_score_gemma":0.00028750353,"threshold_uncertainty_score":0.012647688},"labels":[],"label_agreement":null},{"id":"W1612592539","doi":"10.1109/iscas.2003.1205683","title":"A CMOS current-controlled oscillator and its applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"CMOS; Electrical engineering; Current (fluid); Dissipation; Voltage; Electronic engineering; Sensitivity (control systems); Power (physics); Digital control; Biasing; Computer science; Physics; Engineering","score_opus":0.010655817881364585,"score_gpt":0.24038345145064413,"score_spread":0.22972763356927955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1612592539","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05972008,0.07383847,0.71499926,0.004199417,0.0021019874,0.00016331504,0.0002315124,0.0028965657,0.14184943],"genre_scores_gemma":[0.68072325,0.027362205,0.24830694,0.001224317,0.0019450786,0.000118182965,0.0001747599,0.000116076066,0.040029187],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99987257,0.000012765355,0.000007744093,0.00003637028,0.000060222173,0.000010289798],"domain_scores_gemma":[0.9998541,0.000040700226,0.000015400581,0.000013074429,0.000057488007,0.000019318462],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015516336,0.00023570147,0.00016405557,0.00026174224,0.00020604808,0.00043318883,0.0003541091,0.0005523002,0.004281478],"category_scores_gemma":[0.00049698725,0.000121195495,0.00014432259,0.0003922098,0.0002753484,0.00071507297,0.00023214414,0.0002998824,0.0012137705],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022609904,0.000057949095,0.0011677879,0.00054199767,0.000025696467,0.00049373694,0.00021576004,0.0054644356,0.2980162,0.08292764,0.009849477,0.6010132],"study_design_scores_gemma":[0.00010162785,0.00075507956,0.0015105458,0.00019118986,0.00009133479,0.004076868,0.00009907955,0.05130287,0.18786743,0.026948351,0.72699666,0.00005901321],"about_ca_topic_score_codex":0.00021322315,"about_ca_topic_score_gemma":0.00019705383,"teacher_disagreement_score":0.004281478,"about_ca_system_score_codex":0.00023373748,"about_ca_system_score_gemma":0.00019940849,"threshold_uncertainty_score":0.014322996},"labels":[],"label_agreement":null},{"id":"W1639935035","doi":"10.1109/iwsoc.2004.41","title":"High-speed I/Os and PLLs for data communication applications","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; University of Alberta","funders":"","keywords":"Computer science; Phase-locked loop; Jitter; Telecommunications","score_opus":0.039410980854734004,"score_gpt":0.3178918653841159,"score_spread":0.2784808845293819,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1639935035","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12681402,0.0319508,0.68849003,0.0041340706,0.0033070024,0.00033163128,0.00038209464,0.00491401,0.13967638],"genre_scores_gemma":[0.7600719,0.006859663,0.14610195,0.0015430306,0.0017306124,0.00017157629,0.00037475818,0.00040991826,0.08273653],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997466,0.000035831006,0.000011844998,0.000044543016,0.00012588335,0.000035401776],"domain_scores_gemma":[0.99947244,0.00021125075,0.000052565316,0.00006612632,0.00016468394,0.000033007473],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003556006,0.00052642863,0.000270241,0.00062885234,0.00044106072,0.0011515153,0.0005829761,0.00062182115,0.012445884],"category_scores_gemma":[0.0011442302,0.00025788296,0.00014547254,0.00073499756,0.0003582494,0.0014069182,0.00037614096,0.0007461819,0.0020316618],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008368971,0.0001531011,0.0016672871,0.0005960486,0.00006858044,0.00025671514,0.0003182349,0.0037873436,0.4189993,0.10278779,0.0268853,0.4436434],"study_design_scores_gemma":[0.0002827164,0.0011898561,0.0024691192,0.0002107116,0.00019900921,0.0012357705,0.00025349332,0.07614255,0.50331575,0.037445523,0.37716284,0.000092641116],"about_ca_topic_score_codex":0.00024768233,"about_ca_topic_score_gemma":0.0006247536,"teacher_disagreement_score":0.012445884,"about_ca_system_score_codex":0.00036029075,"about_ca_system_score_gemma":0.00026713085,"threshold_uncertainty_score":0.041635692},"labels":[],"label_agreement":null},{"id":"W1648691657","doi":"10.1109/iscas.1999.777795","title":"An exact BIBO stability condition for Bode-type variable-amplitude digital equalizers","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"BIBO stability; Amplitude; Control theory (sociology); Transfer function; Mathematics; Multiplier (economics); Variable (mathematics); Bode plot; Amplitude distortion; Computer science; Mathematical analysis; Bandwidth (computing); Engineering; Nonlinear system; Physics; Telecommunications; Nonlinear distortion","score_opus":0.030343644131128167,"score_gpt":0.2919378162601929,"score_spread":0.2615941721290647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1648691657","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011452172,0.000293497,0.97610044,0.00014129278,0.000095228206,0.000060361137,0.00005099494,0.00019730069,0.011608797],"genre_scores_gemma":[0.7507621,0.00078470155,0.23960185,0.00033518806,0.00016879165,0.00025059644,0.00015218284,0.00013832218,0.007806269],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99844486,0.00024071225,0.00012337226,0.00024488632,0.0008221214,0.00012410116],"domain_scores_gemma":[0.99810743,0.00095296075,0.00015550514,0.00013037774,0.0006210515,0.000032619653],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001467799,0.00043969558,0.0005732053,0.00066338526,0.0006630275,0.0012609769,0.0005040971,0.0008684736,0.005027367],"category_scores_gemma":[0.0056038043,0.0003132519,0.00024497186,0.00036752262,0.0013573064,0.0015057292,0.00088323565,0.00091496273,0.0015206228],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033269438,0.00003845528,0.00052512734,0.00052235404,0.000028127914,0.00046650707,0.0007310002,0.06817107,0.21411175,0.59167254,0.0025384568,0.12086188],"study_design_scores_gemma":[0.000099181976,0.00029628613,0.0005112196,0.00012869408,0.000023636749,0.00068029057,0.00013987672,0.6136892,0.19603902,0.16216198,0.026103422,0.00012728611],"about_ca_topic_score_codex":0.0004352966,"about_ca_topic_score_gemma":0.0005364717,"teacher_disagreement_score":0.005027367,"about_ca_system_score_codex":0.000557492,"about_ca_system_score_gemma":0.000636938,"threshold_uncertainty_score":0.016818166},"labels":[],"label_agreement":null},{"id":"W166162649","doi":"10.1109/mnrc15848.2009.5338943","title":"Edge equalizer for high-speed electrical backplane transmission","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Equalizer; Computer science; Electronic engineering; Enhanced Data Rates for GSM Evolution; Nyquist frequency; Transmission (telecommunications); Nyquist–Shannon sampling theorem; Engineering; Bandwidth (computing); Telecommunications; Computer hardware","score_opus":0.015287105194752303,"score_gpt":0.25851470268238724,"score_spread":0.24322759748763495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W166162649","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04646563,0.0011768499,0.93515754,0.00021857406,0.00014284054,0.000053804404,0.00009928777,0.0008658865,0.015819589],"genre_scores_gemma":[0.6212038,0.0016733219,0.35344407,0.00029132006,0.00023301826,0.00007623729,0.0003016185,0.00012937616,0.022647161],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998223,0.000029254075,0.0000063123543,0.000025903615,0.00009341612,0.000022744498],"domain_scores_gemma":[0.99987984,0.000045219993,0.000015218531,0.000016105645,0.000039553826,0.0000040077043],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000179841,0.00033089574,0.00019814717,0.00027919817,0.00026092623,0.0005183628,0.00033264834,0.0003582636,0.005514282],"category_scores_gemma":[0.0003524418,0.00016207408,0.00019782549,0.00028642884,0.00016745448,0.0007203577,0.00024668756,0.000521145,0.001081692],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00072112726,0.00010705207,0.0012680172,0.00026041432,0.00007048797,0.0002550345,0.00008847515,0.044388555,0.54965246,0.06266013,0.0051404405,0.33538777],"study_design_scores_gemma":[0.000071213006,0.0005142581,0.0023038352,0.000077212724,0.00010668371,0.0006176078,0.000043860764,0.49723616,0.44702116,0.009529609,0.042419966,0.000058400172],"about_ca_topic_score_codex":0.00033816783,"about_ca_topic_score_gemma":0.0010236196,"teacher_disagreement_score":0.005514282,"about_ca_system_score_codex":0.00028538212,"about_ca_system_score_gemma":0.00019950017,"threshold_uncertainty_score":0.01844716},"labels":[],"label_agreement":null},{"id":"W1668923173","doi":"10.1109/iscas.2003.1205649","title":"A new CMOS charge pump for low-voltage (1V) high-speed PLL applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; CMOS; Charge pump; Voltage; Electronic engineering; Low-power electronics; Power (physics); Electrical engineering; Phase frequency detector; PLL multibit; Power consumption; Computer science; Engineering; Capacitor; Physics; Phase noise","score_opus":0.011429521945515385,"score_gpt":0.23373875724418475,"score_spread":0.22230923529866936,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1668923173","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15105443,0.006921552,0.81109524,0.001554049,0.0011952785,0.00023649019,0.00030356733,0.0038943724,0.023744997],"genre_scores_gemma":[0.722362,0.0018097314,0.25525707,0.0010633763,0.0006312409,0.00013854427,0.000248723,0.00012716558,0.018362133],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998468,0.000013355401,0.000007812755,0.00003458562,0.00007934361,0.000017912966],"domain_scores_gemma":[0.99986124,0.000022145587,0.00002950728,0.000013135852,0.00005252737,0.000021393816],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011424706,0.00028682675,0.00028098037,0.00024823743,0.00034527163,0.00057704194,0.00080223,0.0005201698,0.0027134623],"category_scores_gemma":[0.00022105778,0.00018377932,0.0002105112,0.0002826079,0.00020983387,0.0007900018,0.00029624478,0.00041901052,0.00070355897],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018202688,0.00006914781,0.000816363,0.00028173657,0.000037513928,0.00031525764,0.00009425174,0.0012627852,0.7941595,0.011948657,0.005201766,0.18563104],"study_design_scores_gemma":[0.0002777599,0.0021261738,0.003687047,0.00007183231,0.00023163242,0.005277813,0.00006209617,0.054343108,0.75408536,0.0041228496,0.17563136,0.000082951825],"about_ca_topic_score_codex":0.00021178639,"about_ca_topic_score_gemma":0.0005510177,"teacher_disagreement_score":0.0027134623,"about_ca_system_score_codex":0.00025746555,"about_ca_system_score_gemma":0.00028593827,"threshold_uncertainty_score":0.009077489},"labels":[],"label_agreement":null},{"id":"W1674321717","doi":"10.1109/mwscas.2015.7282114","title":"A 12.88 MS/s 0.28 pJ/conv.step 8-bit stage-interleaved pulse-shrinking time-to-digital converter in 130 nm CMOS","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Kingston Health Sciences Centre; Toronto Metropolitan University","funders":"","keywords":"CMOS; Linearity; Time-to-digital converter; Electronic engineering; Least significant bit; Dynamic range; Integral nonlinearity; Computer science; Materials science; Voltage; Converters; Engineering; Electrical engineering","score_opus":0.019666708664304172,"score_gpt":0.2304676751434097,"score_spread":0.21080096647910554,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1674321717","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2668656,0.0014576594,0.69589084,0.00037354266,0.00035950355,0.0005135932,0.0007142514,0.0074403607,0.02638461],"genre_scores_gemma":[0.81736314,0.0003470751,0.17523706,0.00012954637,0.000026775582,0.00008436242,0.00022414965,0.00006186914,0.006525918],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998677,0.000011584221,0.000008025044,0.000027164691,0.000072338655,0.000013203267],"domain_scores_gemma":[0.9998963,0.000026996822,0.000013106642,0.000016342792,0.000036804406,0.000010366062],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015484262,0.00022243884,0.0002556859,0.0002968869,0.0002334664,0.0004634152,0.00071295677,0.00030168038,0.002824632],"category_scores_gemma":[0.0002734783,0.0001319058,0.00016364841,0.0003663129,0.00013676731,0.00036091282,0.00012766833,0.000351093,0.00047918234],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000578512,0.00022753763,0.0023779338,0.00046733397,0.000084707106,0.0005057004,0.00018220622,0.04492094,0.6316879,0.011315293,0.005791935,0.30186003],"study_design_scores_gemma":[0.00019227665,0.001430605,0.002789703,0.00005658274,0.00012655399,0.0022768916,0.00006488462,0.49764147,0.45810688,0.0015804953,0.035653148,0.00008051659],"about_ca_topic_score_codex":0.0018550334,"about_ca_topic_score_gemma":0.0039658626,"teacher_disagreement_score":0.002824632,"about_ca_system_score_codex":0.00041341007,"about_ca_system_score_gemma":0.000730519,"threshold_uncertainty_score":0.009449363},"labels":[],"label_agreement":null},{"id":"W1675565185","doi":"10.1109/iscas.2004.1329017","title":"Shunt-peaking in MCML gates and its application in the design of a 20 Gb/s half-rate phase detector","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Detector; CMOS; Shunt (medical); Electronic engineering; Logic gate; Current-mode logic; Computer science; Fabrication; Electrical engineering; Engineering; Medicine","score_opus":0.022543940568083433,"score_gpt":0.26593959646983134,"score_spread":0.24339565590174791,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1675565185","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1541115,0.0017205633,0.8259091,0.00041627605,0.0001216989,0.00015968682,0.000077104334,0.0020836752,0.015400428],"genre_scores_gemma":[0.8089044,0.0007610734,0.1868845,0.00015663456,0.0000502676,0.000048290596,0.000042744472,0.000104632476,0.0030474334],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985623,0.000030026848,0.0000080986365,0.000027263677,0.000057011497,0.000021326912],"domain_scores_gemma":[0.9996613,0.0001682254,0.00006574797,0.00004080788,0.00004836203,0.00001547162],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032505198,0.00027650408,0.00017095833,0.00037819165,0.00026125036,0.0005539955,0.00054119516,0.0003582653,0.0010276772],"category_scores_gemma":[0.00055942876,0.00019195185,0.00017716747,0.00032181432,0.0005597109,0.0005973698,0.00027579162,0.00029955522,0.00027383288],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031618561,0.000050170973,0.0009192584,0.00022533778,0.000020959458,0.00029845544,0.00031867155,0.011758544,0.76890147,0.03850743,0.00058360305,0.17809983],"study_design_scores_gemma":[0.000034745877,0.00043622905,0.00042762316,0.000022611988,0.000026736543,0.0006923589,0.000043852167,0.04112101,0.9243698,0.006675851,0.026124243,0.000024847062],"about_ca_topic_score_codex":0.0003339451,"about_ca_topic_score_gemma":0.00059275294,"teacher_disagreement_score":0.0010276772,"about_ca_system_score_codex":0.00048900966,"about_ca_system_score_gemma":0.0003114078,"threshold_uncertainty_score":0.003548026},"labels":[],"label_agreement":null},{"id":"W1677344072","doi":"10.1109/icecs.1999.812212","title":"New circuit techniques based on a high performance frequency-to-voltage converter","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Electronic engineering; Computer science; Voltage; Waveform; Phase-locked loop; CMOS; Electrical engineering; Phase noise; Engineering","score_opus":0.011168739107725032,"score_gpt":0.20966051163240323,"score_spread":0.1984917725246782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1677344072","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0161301,0.006105066,0.9538308,0.00038130596,0.0007589969,0.00017206043,0.00005595523,0.0014603882,0.021105336],"genre_scores_gemma":[0.31622225,0.006029967,0.6555951,0.0008807683,0.0008888906,0.00024135606,0.00011650188,0.0001356797,0.019889435],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99956506,0.000036461322,0.000019679763,0.00008656636,0.0002615786,0.000030724863],"domain_scores_gemma":[0.99973935,0.00009313636,0.000029262585,0.000044203094,0.000078543795,0.000015459671],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031007736,0.00036010172,0.0003193232,0.0008123139,0.00031592447,0.00081558473,0.0011151088,0.00072619645,0.0038808063],"category_scores_gemma":[0.00059941877,0.000267084,0.00029396528,0.00060635014,0.0004885987,0.0015664614,0.0004824403,0.0009485982,0.0012600115],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014396275,0.00011594107,0.00036055155,0.000758361,0.000065491586,0.0002644138,0.0001369775,0.0038628893,0.46285835,0.08892888,0.0034279749,0.43907622],"study_design_scores_gemma":[0.00023996182,0.0012653985,0.0016147707,0.00023187802,0.00024272398,0.0052282703,0.00009700652,0.091792926,0.5568312,0.03749516,0.30482194,0.00013871431],"about_ca_topic_score_codex":0.00021964697,"about_ca_topic_score_gemma":0.00037969518,"teacher_disagreement_score":0.0038808063,"about_ca_system_score_codex":0.0003611021,"about_ca_system_score_gemma":0.00028808412,"threshold_uncertainty_score":0.012982547},"labels":[],"label_agreement":null},{"id":"W1678954651","doi":"10.1109/mwscas.2015.7282113","title":"0.25&amp;#x2013;4 ns 185 MS/s 4-bit pulse-shrinking time-to-digital converter in 130 nm CMOS using a 2-step conversion scheme","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Linearity; Figure of merit; Materials science; Time-to-digital converter; Electronic engineering; Pulse (music); Pulse-width modulation; Voltage; Optoelectronics; Electrical engineering; Engineering; Jitter","score_opus":0.03491197145130761,"score_gpt":0.2508706109621616,"score_spread":0.215958639510854,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1678954651","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31459212,0.0017220686,0.5884209,0.00067835517,0.0004901877,0.00067434704,0.0012343748,0.013641643,0.0785461],"genre_scores_gemma":[0.7346954,0.00046804518,0.24010219,0.00026244266,0.00008414554,0.000150997,0.00045494948,0.00016653923,0.023615327],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998186,0.000016091331,0.000011520549,0.000034734512,0.00009838353,0.000020657897],"domain_scores_gemma":[0.99987805,0.000033427445,0.00001914284,0.0000143442885,0.00004398462,0.000011047281],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018110234,0.00025777626,0.00020719228,0.0003179574,0.00016827944,0.0004667744,0.0005632111,0.00030488582,0.0074825776],"category_scores_gemma":[0.0003543416,0.00015774221,0.00011102542,0.0003245494,0.00014225242,0.00049486355,0.00015794733,0.00030406954,0.0016186852],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003139193,0.000081993036,0.0009574039,0.0002911017,0.000025431065,0.00018834144,0.00012261503,0.0035731688,0.83634543,0.005452005,0.0050917775,0.14755672],"study_design_scores_gemma":[0.00024252674,0.001482788,0.004305232,0.0000759866,0.000093106595,0.0019543145,0.00009673359,0.10364637,0.79836327,0.0015708202,0.08808265,0.00008619317],"about_ca_topic_score_codex":0.0011659585,"about_ca_topic_score_gemma":0.0026592049,"teacher_disagreement_score":0.0074825776,"about_ca_system_score_codex":0.00032880832,"about_ca_system_score_gemma":0.00052002433,"threshold_uncertainty_score":0.025031745},"labels":[],"label_agreement":null},{"id":"W1686925915","doi":"10.1109/iwsoc.2004.1","title":"10 GHz PLL using active shunt-peaked MCML gates and improved frequency acquisition XOR phase detector in 0.18 /spl mu/m CMOS","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; CMOS; Detector; Electronic engineering; Electronic circuit; Phase detector; XOR gate; Phase frequency detector; Logic gate; Electrical engineering; Engineering; Computer science; Physics; Optoelectronics; Voltage; Charge pump; Phase noise","score_opus":0.02516838873262775,"score_gpt":0.31064195702394887,"score_spread":0.2854735682913211,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1686925915","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53568625,0.0018867621,0.44031265,0.00056592736,0.00022508472,0.00014905566,0.0002441052,0.004032365,0.0168978],"genre_scores_gemma":[0.88572633,0.00026272147,0.11033766,0.0000933492,0.00002964656,0.000031111045,0.00006937732,0.000046506135,0.0034032715],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983656,0.00003144337,0.00001148644,0.00003484542,0.000051919724,0.000033754663],"domain_scores_gemma":[0.9998883,0.000037218273,0.000031700452,0.000013482986,0.000018715667,0.000010583987],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002156963,0.00021917588,0.00016915846,0.00018382419,0.00013509333,0.00040041353,0.00061185914,0.0003326325,0.0014188213],"category_scores_gemma":[0.00033035205,0.00017190084,0.00018311533,0.0002485586,0.00024434787,0.00061768905,0.0002542817,0.00023789915,0.0002635613],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008559052,0.00012498719,0.003393269,0.00030110078,0.00005015698,0.00057407486,0.00026302444,0.014846044,0.81338567,0.033777453,0.0021230837,0.1303053],"study_design_scores_gemma":[0.0002776083,0.0011394408,0.0024999145,0.000050564668,0.00014172748,0.0012720682,0.000052691328,0.12621139,0.82146305,0.0056419675,0.041190572,0.000059050555],"about_ca_topic_score_codex":0.001096081,"about_ca_topic_score_gemma":0.0022988424,"teacher_disagreement_score":0.0014188213,"about_ca_system_score_codex":0.00055275543,"about_ca_system_score_gemma":0.00033564484,"threshold_uncertainty_score":0.004746437},"labels":[],"label_agreement":null},{"id":"W1719451509","doi":"10.1109/iscas.2006.1693367","title":"A CMOS circuit for embedded GHz measurement of digital signal rise time degradation","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Fonds Québécois de la Recherche sur la Nature et les Technologies","keywords":"Jitter; Undersampling; Electronic engineering; Computer science; CMOS; Time domain; Asynchronous communication; Sampling (signal processing); Static timing analysis; Asynchronous circuit; Detector; Chip; SIGNAL (programming language); Clock signal; Synchronous circuit; Engineering; Telecommunications","score_opus":0.021427451678271207,"score_gpt":0.2114843919487897,"score_spread":0.1900569402705185,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1719451509","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04716834,0.0010491693,0.9306991,0.00041893838,0.00053607847,0.0006232414,0.0006749539,0.011833927,0.0069961473],"genre_scores_gemma":[0.4895932,0.00047029174,0.49825132,0.0008728197,0.00020223235,0.0005446689,0.0004114483,0.00029381912,0.009360219],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99945813,0.00004994581,0.00003563378,0.00014574431,0.00025675975,0.000053773954],"domain_scores_gemma":[0.99927515,0.00020802203,0.000115251256,0.000115631185,0.00024570312,0.000040231986],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040579346,0.0005018289,0.00055323535,0.00072999083,0.00037944966,0.00057574216,0.0015703763,0.00074957364,0.006144355],"category_scores_gemma":[0.0012194273,0.00029472436,0.00020530855,0.0004975857,0.00024568013,0.0006312958,0.00040409836,0.0006596143,0.0016319053],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032347735,0.00017999373,0.0016088142,0.00057602173,0.000059212598,0.00038208038,0.00018844879,0.0021984032,0.7151524,0.0061550434,0.005620563,0.26755556],"study_design_scores_gemma":[0.00021520776,0.0020235565,0.0058198306,0.0001702083,0.00024040193,0.0051442543,0.0000630839,0.0933417,0.83451223,0.0025081988,0.05583336,0.00012786733],"about_ca_topic_score_codex":0.00045677918,"about_ca_topic_score_gemma":0.0007310626,"teacher_disagreement_score":0.006144355,"about_ca_system_score_codex":0.00060054444,"about_ca_system_score_gemma":0.00060004176,"threshold_uncertainty_score":0.0205549},"labels":[],"label_agreement":null},{"id":"W1731155812","doi":"10.1109/pacrim.2001.953691","title":"A Hammerstein type equalizer for the Wiener type fiber-wireless channel","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Nonlinear distortion; Computer science; Channel (broadcasting); Nonlinear system; Distortion (music); Multipath propagation; Wireless; Electronic engineering; Compensation (psychology); Radio over fiber; Control theory (sociology); Polynomial; Telecommunications; Mathematics; Engineering; Physics; Amplifier; Bandwidth (computing)","score_opus":0.0560671629303226,"score_gpt":0.257135251457973,"score_spread":0.2010680885276504,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1731155812","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014471413,0.0002510809,0.98346555,0.0001002631,0.00007485792,0.000023093282,0.000020225261,0.00027729428,0.0013162305],"genre_scores_gemma":[0.5975416,0.00054838427,0.39136097,0.00019774564,0.00012905725,0.000059132042,0.000072045164,0.000029478335,0.010061635],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997546,0.00004008198,0.000014715556,0.00006952247,0.00009272116,0.000028464101],"domain_scores_gemma":[0.9998273,0.000077041834,0.00002217897,0.000023311935,0.00004266966,0.0000074695326],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047513994,0.00034875734,0.00034822646,0.00020552301,0.00029593622,0.00047973645,0.0004176899,0.0007110473,0.0012015067],"category_scores_gemma":[0.0008484344,0.00015861294,0.00025057778,0.00017840666,0.00036186818,0.00066963566,0.00028262057,0.0007049439,0.00045282664],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00055628695,0.00012301994,0.0013848082,0.00025364227,0.00014428333,0.00046642573,0.0002081073,0.15621775,0.3507838,0.10740224,0.0024891165,0.37997055],"study_design_scores_gemma":[0.00006210377,0.00032738637,0.0007512038,0.00002941017,0.000070105576,0.00068600615,0.000021445076,0.8521145,0.12899019,0.007719627,0.009175576,0.000052424897],"about_ca_topic_score_codex":0.00054901093,"about_ca_topic_score_gemma":0.0012894013,"teacher_disagreement_score":0.0012015067,"about_ca_system_score_codex":0.0003764503,"about_ca_system_score_gemma":0.0004105285,"threshold_uncertainty_score":0.004019439},"labels":[],"label_agreement":null},{"id":"W1754664634","doi":"10.1109/test.2004.1387335","title":"A high-throughput 5 Gbps timing and jitter test module featuring localized processing","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"CMC Microsystems (Canada)","funders":"","keywords":"Jitter; Vernier scale; Computer science; Device under test; Computer hardware; Electronic engineering; Static timing analysis; Throughput; Printed circuit board; Digital signal processing; Embedded system; Engineering; Scattering parameters","score_opus":0.011475235056724995,"score_gpt":0.23032669380309267,"score_spread":0.2188514587463677,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1754664634","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35235438,0.0006186033,0.61929816,0.00015287758,0.00010825757,0.0004852628,0.0008388629,0.021164421,0.0049792454],"genre_scores_gemma":[0.83494073,0.000118251206,0.15793073,0.00023650861,0.00007315357,0.00032381492,0.00081485714,0.00027261593,0.005289253],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995553,0.00005455965,0.000022034634,0.00010423985,0.00021275475,0.000051077845],"domain_scores_gemma":[0.99938095,0.00016904461,0.0001286633,0.00011753817,0.0001436214,0.000060079354],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043213583,0.00042246538,0.00058399886,0.00049772393,0.00022900965,0.00040962835,0.0010472025,0.00043274675,0.0049944445],"category_scores_gemma":[0.0005566494,0.00021765292,0.00016815256,0.00029469008,0.00022692823,0.0005660739,0.00044908933,0.00036862638,0.0015185723],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046789873,0.00018043027,0.0048915246,0.0002162361,0.000048107377,0.00035353057,0.00009343966,0.0029784758,0.8350157,0.0018080508,0.003042883,0.15090376],"study_design_scores_gemma":[0.00012655888,0.0019473874,0.013880507,0.00003528229,0.00010061077,0.001662647,0.00004166335,0.058240857,0.9044171,0.0005027781,0.0189825,0.00006208282],"about_ca_topic_score_codex":0.00048002787,"about_ca_topic_score_gemma":0.0006832523,"teacher_disagreement_score":0.0049944445,"about_ca_system_score_codex":0.00036456643,"about_ca_system_score_gemma":0.0004351311,"threshold_uncertainty_score":0.016708136},"labels":[],"label_agreement":null},{"id":"W1756751914","doi":"10.1109/icm.1998.825619","title":"A low-voltage current-controlled oscillator with low supply dependency","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Low voltage; Electrical engineering; Current (fluid); Dependency (UML); Voltage; Power (physics); Low-power electronics; BiCMOS; Optoelectronics; Electronic engineering; Materials science; Physics; Computer science; Engineering; Transistor","score_opus":0.007560185021642341,"score_gpt":0.20360140673681562,"score_spread":0.19604122171517327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1756751914","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27765065,0.0029921813,0.6921478,0.0005285926,0.0005797686,0.00017741942,0.0002143136,0.0046381843,0.021071194],"genre_scores_gemma":[0.88278407,0.00045787462,0.10920348,0.00016557692,0.00022223641,0.00008787537,0.00013505685,0.00009240156,0.0068513523],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998771,0.000011875751,0.0000056698386,0.000028518672,0.00006163742,0.000015161558],"domain_scores_gemma":[0.9997718,0.000069768685,0.00003875816,0.000020210093,0.000073266114,0.000026270316],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011800547,0.00021532233,0.0002148099,0.00018919265,0.0001907395,0.0003803973,0.0006170442,0.00029322016,0.0020915482],"category_scores_gemma":[0.00041365647,0.00011974305,0.00011515684,0.00018407604,0.00027748226,0.00054406805,0.00022099057,0.0003931908,0.0005030955],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015894385,0.00004631922,0.0010613814,0.00020485351,0.000018389368,0.00024386095,0.000111080226,0.002376339,0.88381183,0.010753998,0.0016101439,0.09960271],"study_design_scores_gemma":[0.00023307148,0.001938408,0.003481687,0.00006869242,0.00017779216,0.0035801707,0.000060151557,0.11964297,0.77903706,0.00626799,0.08542378,0.000088231],"about_ca_topic_score_codex":0.00022816051,"about_ca_topic_score_gemma":0.00047791627,"teacher_disagreement_score":0.0020915482,"about_ca_system_score_codex":0.00015574739,"about_ca_system_score_gemma":0.00017521283,"threshold_uncertainty_score":0.0069969296},"labels":[],"label_agreement":null},{"id":"W1765862379","doi":"10.1007/s00034-015-0147-9","title":"Adaptive Decision Feedback Equalizer with Hexagon EOM and Jitter Detection","year":2015,"lang":"en","type":"article","venue":"Circuits Systems and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Jitter; Equalizer; Adaptive equalizer; Computer science; Control theory (sociology); Psychology; Artificial intelligence; Telecommunications","score_opus":0.03299566150370319,"score_gpt":0.23486519598538613,"score_spread":0.20186953448168293,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1765862379","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.077096336,0.00075850624,0.9113494,0.00036164036,0.0005953345,0.00010010664,0.00018072495,0.0010662605,0.008491664],"genre_scores_gemma":[0.72463304,0.00048566595,0.25991055,0.0006389514,0.0002510369,0.00009624338,0.00027020634,0.000055081546,0.013659227],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99954814,0.00007351826,0.00002920508,0.00014389373,0.00011971011,0.0000854318],"domain_scores_gemma":[0.9996736,0.00009201706,0.00003944322,0.000051283776,0.000122017016,0.000021625123],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035990472,0.00062522985,0.00049740047,0.00054461515,0.00088234653,0.0008489859,0.0006920535,0.0008052349,0.0036815144],"category_scores_gemma":[0.0007696735,0.00026774025,0.00031493476,0.0005849958,0.00024873827,0.00079791783,0.0006888788,0.0006482268,0.0007315114],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0024983364,0.00030729172,0.0032893538,0.00026180406,0.00019663593,0.0005706995,0.00021050335,0.02439723,0.40370443,0.027222702,0.004109185,0.53323174],"study_design_scores_gemma":[0.00029514197,0.0008315861,0.004895979,0.00008722567,0.00026372046,0.0012761685,0.000104857936,0.5719664,0.3918358,0.008169625,0.020147933,0.00012545736],"about_ca_topic_score_codex":0.0009968005,"about_ca_topic_score_gemma":0.0031286387,"teacher_disagreement_score":0.0036815144,"about_ca_system_score_codex":0.00048421862,"about_ca_system_score_gemma":0.0005891032,"threshold_uncertainty_score":0.012315869},"labels":[],"label_agreement":null},{"id":"W1765960886","doi":"10.1109/ccece.2005.1557278","title":"A900MHz-2GHz low-swing low-power 0.18&amp;amp;#x03BC;m CMOS PLL","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; PLL multibit; CMOS; Swing; Charge pump; Voltage; Electrical engineering; Chip; Power (physics); Physics; Voltage-controlled oscillator; Low-power electronics; Loop (graph theory); Electronic engineering; Control theory (sociology); Engineering; Computer science; Power consumption; Capacitor; Phase noise; Mathematics; Acoustics","score_opus":0.014037321678479856,"score_gpt":0.23822683535211064,"score_spread":0.2241895136736308,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1765960886","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09565505,0.0026494332,0.8202645,0.0011627219,0.0009870377,0.0004949573,0.002008688,0.025074717,0.051702946],"genre_scores_gemma":[0.5686428,0.0012317045,0.36121452,0.0016483639,0.00059287954,0.00031374113,0.0018042144,0.00076453254,0.063787326],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965584,0.000039395985,0.00001713306,0.0000808835,0.00016627349,0.000040489544],"domain_scores_gemma":[0.99977285,0.000045541372,0.000027029682,0.000027402419,0.000096540534,0.00003056908],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018437802,0.00036586108,0.00044289345,0.00038364984,0.00031490056,0.0008016489,0.0007240328,0.0006084452,0.010761548],"category_scores_gemma":[0.00037583217,0.00022484087,0.00025505092,0.00032114494,0.00014671416,0.0006343446,0.00022555394,0.00035468378,0.0039007564],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049444893,0.00011616725,0.0012546069,0.00038589115,0.000053129534,0.00052627386,0.00011614111,0.0042702546,0.75309354,0.006325091,0.015155825,0.21820861],"study_design_scores_gemma":[0.00042411798,0.0029760029,0.0053616017,0.00012804366,0.00022283239,0.006418919,0.0000754482,0.085337214,0.52653766,0.003046346,0.36933348,0.00013831862],"about_ca_topic_score_codex":0.0005986562,"about_ca_topic_score_gemma":0.001109372,"teacher_disagreement_score":0.010761548,"about_ca_system_score_codex":0.00040447357,"about_ca_system_score_gemma":0.00042113647,"threshold_uncertainty_score":0.036001027},"labels":[],"label_agreement":null},{"id":"W1766722743","doi":"10.1109/iscas.2006.1693121","title":"A Compact 190μW PLL for Clock Control and Distribution In Ultra-Large Scale ICs","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Phase-locked loop; Synchronizing; CMOS; Computer science; Quantization (signal processing); Multiplier (economics); Electronic engineering; Electrical engineering; Topology (electrical circuits); Engineering; Algorithm","score_opus":0.004734065112607011,"score_gpt":0.21751039210856826,"score_spread":0.21277632699596125,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1766722743","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06348926,0.0016269324,0.9052373,0.000637843,0.00038742513,0.00027652428,0.00047407518,0.012424508,0.015446206],"genre_scores_gemma":[0.5495823,0.00082277023,0.414531,0.00053532276,0.00029554253,0.00028719436,0.0007123771,0.0006411473,0.03259245],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997956,0.000018452178,0.000007891865,0.00003764194,0.00011646065,0.000023980288],"domain_scores_gemma":[0.9998275,0.00004476415,0.000026047252,0.000032600765,0.000046323494,0.000022623426],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027722973,0.00033510342,0.00035073224,0.00034535147,0.00025866134,0.0005189221,0.00087594544,0.00032701233,0.007555757],"category_scores_gemma":[0.0005726347,0.00019572751,0.00014901259,0.00044922763,0.0002288455,0.0008416689,0.00028839905,0.00034459025,0.0019975586],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004127237,0.000092310045,0.0006438039,0.00028186437,0.0000204495,0.0001759264,0.00013896274,0.0033811014,0.6920948,0.012877777,0.015007794,0.2748725],"study_design_scores_gemma":[0.00057636056,0.0021328302,0.0053382344,0.00008606706,0.00014479639,0.0018481796,0.00010612004,0.16049401,0.6139181,0.0054494273,0.20982148,0.00008431718],"about_ca_topic_score_codex":0.0005394663,"about_ca_topic_score_gemma":0.0009728571,"teacher_disagreement_score":0.007555757,"about_ca_system_score_codex":0.0005716313,"about_ca_system_score_gemma":0.00042827462,"threshold_uncertainty_score":0.025276482},"labels":[],"label_agreement":null},{"id":"W1770460136","doi":"10.1109/iwsoc.2004.55","title":"Reconfigurable 2.5 GHz phase-locked loop for system on chip applications","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary; Simon Fraser University; University of Alberta","funders":"","keywords":"Phase-locked loop; Jitter; Phase frequency detector; Charge pump; CMOS; Phase detector; Chip; Electronic engineering; Power supply rejection ratio; Electrical engineering; Voltage; Engineering; Capacitor","score_opus":0.027568129839720668,"score_gpt":0.30723829650018203,"score_spread":0.27967016666046135,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1770460136","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31145385,0.0041944683,0.6411136,0.0004555465,0.00050253596,0.00013283938,0.0003892596,0.009899154,0.031858817],"genre_scores_gemma":[0.9213552,0.000392786,0.06987209,0.00018946888,0.00008623312,0.000048824928,0.00024447482,0.00010290148,0.007708054],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998733,0.000020930076,0.00000579837,0.00003057017,0.00003931345,0.00003008153],"domain_scores_gemma":[0.9999099,0.00002085258,0.000019312633,0.000017981518,0.000022217173,0.000009797129],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000095926254,0.00030520285,0.00022654686,0.00023557969,0.00015791513,0.00037491068,0.00054549286,0.00032736795,0.0035061215],"category_scores_gemma":[0.00020823581,0.000094271665,0.00017312105,0.00024176331,0.0001021549,0.000317153,0.00018056764,0.00023085621,0.0008161079],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048897543,0.00007877076,0.0015965849,0.00017711204,0.000034590663,0.00043062758,0.00008492257,0.008867852,0.75368166,0.0050504617,0.003633334,0.22587515],"study_design_scores_gemma":[0.00020712648,0.002255756,0.006830489,0.00005787857,0.00019463968,0.0030078196,0.00009461487,0.19196399,0.6686308,0.0034011917,0.12327606,0.00007967227],"about_ca_topic_score_codex":0.00027719195,"about_ca_topic_score_gemma":0.00063071813,"teacher_disagreement_score":0.0035061215,"about_ca_system_score_codex":0.00021920261,"about_ca_system_score_gemma":0.00013810507,"threshold_uncertainty_score":0.011729181},"labels":[],"label_agreement":null},{"id":"W1774516360","doi":"10.1109/iscas.2002.1010505","title":"Fractional-N frequency synthesizer for wireless communications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Frequency synthesizer; Wireless; Direct digital synthesizer; Electronic engineering; Transceiver; Delta-sigma modulation; Computer science; Dither; Radio frequency; Engineering; Phase noise; Telecommunications; CMOS; Noise shaping","score_opus":0.029346179031097472,"score_gpt":0.2757102454225184,"score_spread":0.2463640663914209,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1774516360","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04171879,0.0064356453,0.9039131,0.00078311155,0.0006626568,0.00014502057,0.00017374379,0.0027879383,0.043380115],"genre_scores_gemma":[0.43154985,0.0024600308,0.5400316,0.00047438435,0.00040461886,0.00011083654,0.00022843346,0.00011179153,0.024628447],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997013,0.000054268483,0.000016460315,0.000050628045,0.00016157309,0.000015710857],"domain_scores_gemma":[0.99980813,0.000053123,0.00003302826,0.00004125199,0.000053990094,0.000010497776],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028918404,0.0002252305,0.00021493508,0.0002884202,0.00029758314,0.00042376498,0.0003208334,0.0004266465,0.0040370496],"category_scores_gemma":[0.0006776029,0.00009260816,0.00017457911,0.00031500147,0.00020502879,0.00041874498,0.0001975422,0.00048294204,0.0014705341],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029674178,0.000054337124,0.00043087464,0.000236532,0.000021318636,0.00024852867,0.00014296264,0.004343686,0.46662867,0.04540166,0.0050719692,0.47712275],"study_design_scores_gemma":[0.00015816119,0.0010610535,0.0016966423,0.00011415843,0.00009747945,0.0033569052,0.000059922564,0.09901694,0.44760212,0.018248469,0.42849538,0.000092730705],"about_ca_topic_score_codex":0.0002568607,"about_ca_topic_score_gemma":0.0005715948,"teacher_disagreement_score":0.0040370496,"about_ca_system_score_codex":0.00032522398,"about_ca_system_score_gemma":0.00028668347,"threshold_uncertainty_score":0.01350528},"labels":[],"label_agreement":null},{"id":"W1783643490","doi":"10.1109/iscas.2001.921841","title":"Fast-locking low-jitter integrated CMOS phase-locked loop","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Jitter; Voltage-controlled oscillator; PLL multibit; Charge pump; Phase noise; Voltage; Phase frequency detector; CMOS; Electronic engineering; Transconductance; Noise (video); Physics; Amplifier; Control theory (sociology); Computer science; Topology (electrical circuits); Engineering; Electrical engineering; Capacitor; Transistor","score_opus":0.018069315933289646,"score_gpt":0.23422422103891244,"score_spread":0.2161549051056228,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1783643490","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06285033,0.002002309,0.92608947,0.00021770333,0.00029411807,0.00004416471,0.00007637968,0.001352698,0.0070728497],"genre_scores_gemma":[0.744272,0.0010397678,0.24849376,0.00023833512,0.0002725912,0.00004804913,0.000095998184,0.00006396547,0.0054755583],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997111,0.00003697269,0.000016274045,0.00005594334,0.0001525366,0.000027088807],"domain_scores_gemma":[0.9998281,0.000051834584,0.000028600236,0.000024862728,0.000055835182,0.0000107723035],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019870454,0.00023232593,0.00025266397,0.00023510263,0.0002428848,0.0006230174,0.0006443061,0.00048303572,0.001513764],"category_scores_gemma":[0.00041781017,0.00013861564,0.0001491152,0.000265248,0.0002382185,0.00074191974,0.0002590093,0.00034364383,0.0005425528],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040461012,0.00007234456,0.0014223933,0.000316209,0.000053332955,0.0004318192,0.000118193166,0.03180431,0.63221496,0.036914725,0.0018446764,0.29440236],"study_design_scores_gemma":[0.0002754142,0.0009995353,0.0011032843,0.00005373861,0.0001426478,0.0019182387,0.00003560272,0.4824322,0.45213032,0.012680216,0.048148952,0.00007977898],"about_ca_topic_score_codex":0.00023343146,"about_ca_topic_score_gemma":0.00037971113,"teacher_disagreement_score":0.001513764,"about_ca_system_score_codex":0.0002915318,"about_ca_system_score_gemma":0.00023266974,"threshold_uncertainty_score":0.0050640106},"labels":[],"label_agreement":null},{"id":"W1797055701","doi":"10.1109/iscas.2003.1206313","title":"Clock recovery in high-speed multilevel serial links","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Oversampling; Baud; Computer science; Sampling (signal processing); SIGNAL (programming language); Clock recovery; Clock signal; Phase detector; Detector; CMOS; Electronic engineering; Algorithm; Real-time computing; Jitter; Computer hardware; Transmission (telecommunications); Engineering; Telecommunications","score_opus":0.013977496246322437,"score_gpt":0.22494847482320598,"score_spread":0.21097097857688354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1797055701","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57747597,0.0018411607,0.41078115,0.00027354422,0.00014450074,0.000059257236,0.00007723657,0.0018212983,0.007525933],"genre_scores_gemma":[0.92457306,0.00033299119,0.07112638,0.000043881977,0.000052298386,0.000020463689,0.00005044801,0.000037175225,0.003763317],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99976355,0.000035999205,0.000009131236,0.000025861438,0.00014346578,0.000021864918],"domain_scores_gemma":[0.9996673,0.000104910585,0.000097150216,0.00005238303,0.00006257212,0.000015687103],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023231839,0.00018813973,0.00016827366,0.00045844703,0.00027420308,0.00039656064,0.00040673747,0.0002837221,0.0020483648],"category_scores_gemma":[0.000911623,0.0001246322,0.00009969142,0.00055404933,0.00018777468,0.0005208699,0.00029133033,0.000287004,0.00039833228],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008604541,0.00016534005,0.003837486,0.0002831686,0.00004226003,0.00037608278,0.00020588071,0.03730719,0.5259568,0.014829633,0.0017192867,0.4144164],"study_design_scores_gemma":[0.00019802876,0.0011336942,0.0036509607,0.00005925941,0.00005210021,0.001096085,0.000082887746,0.41319606,0.560342,0.005131434,0.0150004765,0.00005693408],"about_ca_topic_score_codex":0.00030055674,"about_ca_topic_score_gemma":0.0005621044,"teacher_disagreement_score":0.0020483648,"about_ca_system_score_codex":0.00021866822,"about_ca_system_score_gemma":0.00021468867,"threshold_uncertainty_score":0.0068525076},"labels":[],"label_agreement":null},{"id":"W1800913809","doi":"10.1109/iscas.2002.1010189","title":"A CMOS phase-locked loop with an auto-calibrated VCO","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Voltage-controlled oscillator; Phase-locked loop; Phase noise; CMOS; Phase frequency detector; PLL multibit; Frequency synthesizer; Electronic engineering; Loop (graph theory); Sensitivity (control systems); Delay-locked loop; Engineering; Electrical engineering; Charge pump; Voltage; Capacitor","score_opus":0.014670217088221593,"score_gpt":0.24816009695194305,"score_spread":0.23348987986372147,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1800913809","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04451685,0.0043617403,0.91468966,0.0007721731,0.0015231231,0.00026401444,0.0003667292,0.007387853,0.026117932],"genre_scores_gemma":[0.4318914,0.0019325464,0.5444161,0.0011625007,0.0011105128,0.00024155586,0.00032101973,0.00020139132,0.018723032],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99934644,0.00005352003,0.000030610292,0.00014041043,0.00038325228,0.000045728757],"domain_scores_gemma":[0.9996227,0.00009773811,0.00004719181,0.000041109957,0.00015979238,0.000031443273],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026560988,0.000354437,0.0004016192,0.00034658535,0.0003276605,0.0007734011,0.0010798918,0.0007538624,0.0036426557],"category_scores_gemma":[0.00071846583,0.00028214324,0.00028116177,0.0003672412,0.00037993633,0.0009182898,0.0004970448,0.0006761405,0.0018823303],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004093887,0.0001128035,0.0014538866,0.00055131473,0.000087661225,0.0007027785,0.00015820864,0.0062911375,0.6657389,0.016501,0.006600089,0.30139285],"study_design_scores_gemma":[0.00038645856,0.002113193,0.0026921148,0.0001999554,0.00039488077,0.0061733024,0.00006463358,0.14455836,0.53120583,0.0070310133,0.3050348,0.0001454522],"about_ca_topic_score_codex":0.0005535413,"about_ca_topic_score_gemma":0.00090183545,"teacher_disagreement_score":0.0036426557,"about_ca_system_score_codex":0.00038627195,"about_ca_system_score_gemma":0.00043934074,"threshold_uncertainty_score":0.012185872},"labels":[],"label_agreement":null},{"id":"W1803916727","doi":"10.1109/iscas.2006.1693512","title":"A new current-mode incremental signaling scheme with applications to Gb/s parallel links","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Swing; Electronic engineering; Bandwidth (computing); Computer science; CMOS; Electrical impedance; Scheme (mathematics); SIGNAL (programming language); Noise (video); Electrical engineering; Telecommunications; Engineering","score_opus":0.013781766266514221,"score_gpt":0.2665193860588595,"score_spread":0.25273761979234527,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1803916727","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2457178,0.0012135432,0.7291405,0.00081742246,0.00038005554,0.00026395163,0.00016822327,0.0022553965,0.020043116],"genre_scores_gemma":[0.80331606,0.00043501373,0.18965293,0.00023272999,0.00018830644,0.00013066603,0.0001282699,0.000038111804,0.0058780257],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979335,0.000025606432,0.00001697098,0.000033880075,0.00009850685,0.00003170055],"domain_scores_gemma":[0.99962103,0.00006285522,0.000062734194,0.000078056175,0.00014321093,0.000032085463],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028828936,0.00034135982,0.0001856147,0.00048319876,0.0004834408,0.0006621444,0.0009944319,0.0004136687,0.0021258914],"category_scores_gemma":[0.00048176566,0.0001573594,0.00016850264,0.0003532158,0.00042573622,0.0011481686,0.00040998662,0.000519775,0.00038213452],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037534168,0.00014274092,0.0009776718,0.00019629496,0.00002402057,0.0002990579,0.00019643507,0.009407036,0.59795904,0.06533019,0.0020540613,0.3230382],"study_design_scores_gemma":[0.0001961583,0.0018063902,0.0017318664,0.000071418544,0.00012508468,0.0023346406,0.00010167779,0.2601367,0.6562228,0.021921748,0.05519571,0.00015569237],"about_ca_topic_score_codex":0.00032703977,"about_ca_topic_score_gemma":0.00054620253,"teacher_disagreement_score":0.0021258914,"about_ca_system_score_codex":0.0003795922,"about_ca_system_score_gemma":0.0004132885,"threshold_uncertainty_score":0.007111788},"labels":[],"label_agreement":null},{"id":"W1821043348","doi":"10.1109/iscas.2001.921956","title":"An improved bang-bang phase detector for clock and data recovery applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Jitter; Phase detector; Phase-locked loop; Voltage-controlled oscillator; Electronic engineering; CMOS; Detector; Charge pump; Phase noise; Phase frequency detector; Electronic circuit; Clock recovery; Physics; Computer science; Electrical engineering; Voltage; Capacitor; Clock signal; Engineering","score_opus":0.04283776307424038,"score_gpt":0.30938646775600176,"score_spread":0.2665487046817614,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1821043348","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3625071,0.005533745,0.61930436,0.00057990657,0.00038729003,0.00025416692,0.00040718613,0.004221476,0.0068048765],"genre_scores_gemma":[0.72220945,0.00087329804,0.2685996,0.00031448746,0.00007433929,0.000062188905,0.00021480529,0.000091025955,0.007560822],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997645,0.00002568229,0.000015637228,0.000041541694,0.00012514646,0.000027579155],"domain_scores_gemma":[0.99969304,0.00008572757,0.00004564774,0.000027714228,0.00012549365,0.000022401688],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023407488,0.0002719445,0.00027109412,0.0002186651,0.0001499815,0.00037510105,0.00075646816,0.00035008148,0.0017340002],"category_scores_gemma":[0.00051488425,0.00023130875,0.00015099758,0.0002840195,0.0001534491,0.00064729183,0.0002298056,0.00041404547,0.00055456365],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002362946,0.000023443885,0.00040160544,0.00013162932,0.00000909944,0.00008870212,0.00003163526,0.00052071223,0.9558956,0.0012023525,0.0003927951,0.04106607],"study_design_scores_gemma":[0.00006821276,0.0007661213,0.0020290131,0.000022272332,0.00007254483,0.000896816,0.000014103898,0.029296882,0.95072186,0.00031859998,0.015752299,0.00004128764],"about_ca_topic_score_codex":0.0004695898,"about_ca_topic_score_gemma":0.001111584,"teacher_disagreement_score":0.0017340002,"about_ca_system_score_codex":0.00024512818,"about_ca_system_score_gemma":0.0003921395,"threshold_uncertainty_score":0.0058007836},"labels":[],"label_agreement":null},{"id":"W1826188091","doi":"10.1109/iscas.2006.1693099","title":"A CMOS Integrated Linear Voltage-to-Pulse-Delay-Time Converter for Time Based Analog-to-Digital Converters","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":75,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"CMOS; Voltage; Inverter; Converters; Integrating ADC; Electronic engineering; Computer science; Time-to-digital converter; Pulse-width modulation; Power (physics); Electrical engineering; Voltage source; Engineering; Clock signal; Physics; Negative impedance converter","score_opus":0.006020081422505272,"score_gpt":0.20962764590892038,"score_spread":0.20360756448641512,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1826188091","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.044426568,0.002801386,0.9297239,0.00044451523,0.0006893272,0.00023934561,0.00028861975,0.004993175,0.016393214],"genre_scores_gemma":[0.4760029,0.0013636312,0.50314516,0.0005353508,0.0002927194,0.00015043587,0.0002892287,0.00011632745,0.018104203],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995395,0.000033471722,0.000023199937,0.00008253867,0.00027872188,0.00004262635],"domain_scores_gemma":[0.9996718,0.0000669275,0.0000343305,0.000026740394,0.00017238974,0.000027819297],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028331473,0.00034517734,0.0003757895,0.00039055638,0.00030882406,0.0009405494,0.001082179,0.0005594109,0.0034826696],"category_scores_gemma":[0.00063586025,0.00028169653,0.00026471115,0.0005341687,0.00020939596,0.0007624991,0.0002619692,0.0006257494,0.0012610796],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026470696,0.00012711284,0.001038682,0.00037579951,0.00005013714,0.00031824553,0.00009677283,0.004912562,0.7219846,0.013022805,0.0046837297,0.25312477],"study_design_scores_gemma":[0.00017667054,0.00213237,0.002602277,0.00009620555,0.00020352814,0.0031535937,0.00004485303,0.15404442,0.7332935,0.0027116686,0.10143935,0.00010163503],"about_ca_topic_score_codex":0.0007906088,"about_ca_topic_score_gemma":0.0016505098,"teacher_disagreement_score":0.0034826696,"about_ca_system_score_codex":0.00071077264,"about_ca_system_score_gemma":0.0007970986,"threshold_uncertainty_score":0.0116506815},"labels":[],"label_agreement":null},{"id":"W1838196265","doi":"10.1109/icecs.2000.911531","title":"Very short locking time PLL based on controlled gain technique","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; PLL multibit; Jitter; Voltage-controlled oscillator; Phase frequency detector; Charge pump; Control theory (sociology); Voltage; Frequency divider; Loop gain; Phase detector; Detector; Physics; Phase margin; Automatic frequency control; Electronic engineering; Computer science; Engineering; Optics; Electrical engineering; CMOS; Telecommunications; Operational amplifier; Control (management)","score_opus":0.01200708722710921,"score_gpt":0.21046838421081945,"score_spread":0.19846129698371023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1838196265","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.077968106,0.0018616314,0.910543,0.00027086047,0.00024504837,0.00011064826,0.00005236033,0.001981222,0.0069671045],"genre_scores_gemma":[0.8154047,0.00065319234,0.17801467,0.00022404421,0.00015631695,0.000096851174,0.0000802573,0.00012864609,0.005241323],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995963,0.000066376706,0.000019034627,0.00008982567,0.00019217272,0.00003621858],"domain_scores_gemma":[0.9996499,0.00016138937,0.000049857063,0.00003774155,0.00008391292,0.00001730043],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023598455,0.00023739434,0.00023209368,0.00031714063,0.0001938546,0.00042789016,0.0007503998,0.00043397537,0.0017007889],"category_scores_gemma":[0.0005638476,0.00014657964,0.00019016747,0.00030130384,0.0004627317,0.0006629065,0.00021415304,0.0003953207,0.00040839316],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005407829,0.000049780097,0.0013979527,0.0003050282,0.00003929444,0.0002528657,0.00016169087,0.008912632,0.77578145,0.02341348,0.0013313323,0.18781368],"study_design_scores_gemma":[0.00042863842,0.0014998781,0.001891891,0.00004843536,0.00012829596,0.0018506792,0.0000381644,0.16650972,0.7687309,0.007256445,0.051541317,0.00007563826],"about_ca_topic_score_codex":0.00033803307,"about_ca_topic_score_gemma":0.00042616096,"teacher_disagreement_score":0.0017007889,"about_ca_system_score_codex":0.00033956824,"about_ca_system_score_gemma":0.00025147243,"threshold_uncertainty_score":0.0056896806},"labels":[],"label_agreement":null},{"id":"W1844584739","doi":"10.1109/icm.1998.825617","title":"A BiCMOS wide-lock range fully integrated PLL","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Voltage-controlled oscillator; Phase-locked loop; PLL multibit; Lock (firearm); Charge pump; BiCMOS; Dissipation; Electronic engineering; Electrical engineering; Voltage; Phase frequency detector; Power (physics); Block (permutation group theory); Computer science; Engineering; Physics; Phase noise; Transistor; Capacitor","score_opus":0.01629091974099571,"score_gpt":0.1918206959948307,"score_spread":0.17552977625383498,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1844584739","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35417184,0.0043541333,0.58999896,0.0009106984,0.00087560416,0.00020856761,0.0010274245,0.008279055,0.040173713],"genre_scores_gemma":[0.8938541,0.0005094012,0.09378504,0.00034159241,0.00012094142,0.00009025319,0.0003269641,0.00007876078,0.01089289],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997305,0.000037187,0.0000125855695,0.00005595014,0.0001301345,0.000033535507],"domain_scores_gemma":[0.99982613,0.000025511428,0.000018371567,0.00002291222,0.00009043311,0.000016656395],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011855588,0.00028470057,0.00025289608,0.0002430898,0.0002234021,0.0004603728,0.00058247655,0.00045700153,0.0024319375],"category_scores_gemma":[0.0002733855,0.00016140999,0.00013611029,0.00027819615,0.00014210926,0.00046620233,0.00037475026,0.00027937948,0.00091488654],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004632641,0.00006849153,0.001201717,0.00027580772,0.00004598334,0.0006525275,0.0001395601,0.008848987,0.7819578,0.005719261,0.0047876895,0.1958389],"study_design_scores_gemma":[0.00027029437,0.0022681926,0.007176803,0.00012368111,0.00021099305,0.0043238956,0.00010097331,0.17400748,0.6894391,0.00522836,0.11671166,0.00013853253],"about_ca_topic_score_codex":0.0005330787,"about_ca_topic_score_gemma":0.0008689169,"teacher_disagreement_score":0.0024319375,"about_ca_system_score_codex":0.00017912957,"about_ca_system_score_gemma":0.00019635668,"threshold_uncertainty_score":0.008135617},"labels":[],"label_agreement":null},{"id":"W1850200234","doi":"10.1109/mwscas.1998.759527","title":"Design of general-order shaping transfer functions for Bode-type variable-amplitude digital equalizers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Passband; Transfer function; Band-pass filter; Low-pass filter; High-pass filter; Control theory (sociology); Frequency response; Stopband; Amplitude; Cutoff frequency; Mathematics; Prototype filter; Digital filter; Filter (signal processing); Electronic engineering; Computer science; Physics; Engineering; Optics; Electrical engineering","score_opus":0.0771770210416063,"score_gpt":0.2593385319461152,"score_spread":0.18216151090450894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1850200234","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011228502,0.00006786794,0.9868215,0.000029712883,0.000009602341,0.000040994353,0.00000984422,0.0002210848,0.0015709662],"genre_scores_gemma":[0.502644,0.00032301876,0.49274853,0.00008756815,0.000036378722,0.00021303579,0.00008640808,0.00007068245,0.0037904321],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996489,0.00012648776,0.000019310002,0.000051042993,0.00011516238,0.0000390813],"domain_scores_gemma":[0.9996051,0.00017852816,0.00006294,0.00004546647,0.00009673011,0.000011219504],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085656357,0.00067380065,0.00034996032,0.000353685,0.0002741411,0.00066313305,0.00054865936,0.00067265215,0.0014741865],"category_scores_gemma":[0.0019273049,0.0002658511,0.00037449185,0.00023368487,0.0004768387,0.00053336506,0.0002744785,0.0004930684,0.00064495456],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005855871,0.000103409104,0.00088249164,0.0003933271,0.00008176433,0.00024494634,0.00060837704,0.34713447,0.2240676,0.08354025,0.0011262359,0.34123155],"study_design_scores_gemma":[0.00008189021,0.00037017075,0.0005167404,0.00003914422,0.000049315495,0.00030133198,0.00005289277,0.880426,0.097504556,0.009923285,0.010696179,0.000038503513],"about_ca_topic_score_codex":0.00046233094,"about_ca_topic_score_gemma":0.00065645884,"teacher_disagreement_score":0.0014741865,"about_ca_system_score_codex":0.00061393867,"about_ca_system_score_gemma":0.00037079587,"threshold_uncertainty_score":0.004931569},"labels":[],"label_agreement":null},{"id":"W1850277960","doi":"10.1109/iscas.2004.1329333","title":"Low complexity digital PLL for instant acquisition CDR","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Asynchronous communication; Phase-locked loop; Computer science; Field-programmable gate array; Electronic engineering; Application-specific integrated circuit; Digital signal processing; Computer hardware; Ultra low power; CMOS; Digital signal; Low-power electronics; Power (physics); Electrical engineering; Engineering; Jitter; Physics; Telecommunications","score_opus":0.02245615070932063,"score_gpt":0.24181194756067062,"score_spread":0.21935579685134998,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1850277960","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038548697,0.002289184,0.92763263,0.00057395536,0.0006047948,0.00021377389,0.0001862472,0.0053050746,0.024645608],"genre_scores_gemma":[0.572051,0.00087252766,0.39999458,0.00071062334,0.00043875095,0.00014506375,0.00025790205,0.00017826751,0.025351262],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99960667,0.000046619563,0.00001537875,0.00006476474,0.00022343206,0.000043150845],"domain_scores_gemma":[0.9996824,0.00012012248,0.00004144933,0.000037710688,0.00009521929,0.000023095607],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024819744,0.00030086868,0.00029158237,0.0003475139,0.00030481635,0.0008386296,0.00069556315,0.00050610956,0.009325419],"category_scores_gemma":[0.0010133305,0.00014124507,0.00013924995,0.00036504446,0.0002051379,0.00066448684,0.0004140133,0.0006620226,0.0022617897],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052523264,0.0001030488,0.001037042,0.00038167275,0.00002868034,0.0002961273,0.00016158338,0.0055580293,0.47303575,0.030822417,0.008872761,0.47917762],"study_design_scores_gemma":[0.0006082723,0.0024510594,0.0029689388,0.00022249455,0.00020374844,0.0039543514,0.00009619669,0.23405346,0.46742797,0.0154420985,0.2724585,0.00011296592],"about_ca_topic_score_codex":0.00046627948,"about_ca_topic_score_gemma":0.0007372262,"teacher_disagreement_score":0.009325419,"about_ca_system_score_codex":0.00040417004,"about_ca_system_score_gemma":0.00038422726,"threshold_uncertainty_score":0.031196594},"labels":[],"label_agreement":null},{"id":"W1851494072","doi":"10.1109/ccece.2003.1226383","title":"Architectures and design considerations of CMOS charge pumps for phase-locked loops","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Charge pump; Phase-locked loop; Voltage; Charge (physics); Electronic engineering; Noise (video); Electrical engineering; Phase noise; Computer science; Engineering; Materials science; Physics; Capacitor","score_opus":0.03367928812542111,"score_gpt":0.27747060828336495,"score_spread":0.24379132015794383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1851494072","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.055321507,0.017300176,0.8922728,0.0014180766,0.00036707133,0.00021910574,0.00011760421,0.0009372163,0.032046344],"genre_scores_gemma":[0.70099473,0.011445878,0.26914176,0.00053314137,0.00034214105,0.00021253547,0.00009227098,0.000073197574,0.017164428],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982077,0.000038378847,0.000011550916,0.000024159504,0.000083173974,0.000022012882],"domain_scores_gemma":[0.9998417,0.00005496934,0.000023473878,0.000008338653,0.000064212305,0.0000072715634],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002813661,0.00040798011,0.0002469843,0.00035458116,0.00039505417,0.0011036947,0.00047153607,0.00072186784,0.002415297],"category_scores_gemma":[0.00067503314,0.0002601031,0.00024506554,0.00035605775,0.0002567319,0.000994142,0.00022640848,0.00042590045,0.0006742949],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045309617,0.000059992264,0.001492393,0.00091432926,0.00009732506,0.00047361144,0.00030345315,0.068118215,0.31474343,0.33255446,0.0037746225,0.277015],"study_design_scores_gemma":[0.000192501,0.0019268203,0.0018688913,0.0004605628,0.0003078332,0.0032114633,0.00025782338,0.3966453,0.2546062,0.114646345,0.22576411,0.000112197056],"about_ca_topic_score_codex":0.00034695148,"about_ca_topic_score_gemma":0.0006573864,"teacher_disagreement_score":0.002415297,"about_ca_system_score_codex":0.00046284284,"about_ca_system_score_gemma":0.00036383278,"threshold_uncertainty_score":0.008080006},"labels":[],"label_agreement":null},{"id":"W1851834615","doi":"10.1109/iscas.2006.1693789","title":"A 0.18-μm CMOS Clock and Data Recovery Circuit with Extended Operation Range","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; CMOS; Pseudorandom binary sequence; Electronic engineering; Electrical engineering; Dissipation; Data recovery; Clock recovery; Detector; Phase detector; Clock skew; Computer science; Physics; Clock signal; Voltage; Engineering; Binary number; Computer hardware","score_opus":0.02838997646324373,"score_gpt":0.24175055575213789,"score_spread":0.21336057928889415,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1851834615","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28623056,0.0032243251,0.6917407,0.00066517154,0.00036464128,0.00026438883,0.00044138683,0.0063293166,0.010739432],"genre_scores_gemma":[0.78471756,0.00043652096,0.20852678,0.00028236266,0.000079346784,0.000078950274,0.00017210169,0.00004635554,0.0056600855],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999877,0.000012501255,0.000008575803,0.00003076712,0.000051668623,0.000019504954],"domain_scores_gemma":[0.9997557,0.000047344198,0.00005186945,0.00002733294,0.000097030934,0.000020820931],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016282566,0.00019771009,0.00018206655,0.00022175633,0.00023358688,0.00024600147,0.00084982085,0.00024893068,0.0020823127],"category_scores_gemma":[0.0003216907,0.00012205512,0.00014736051,0.00021213401,0.00015537256,0.0004435659,0.00018128962,0.00027426635,0.0004437818],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028714206,0.000078266145,0.001284352,0.00032816568,0.00004160269,0.0003968384,0.00012849308,0.003940648,0.7434455,0.0061759697,0.0030843313,0.24080864],"study_design_scores_gemma":[0.00026490586,0.0038931682,0.005586093,0.000113618735,0.0003375185,0.0073726797,0.00007906988,0.1164425,0.7578688,0.0032905734,0.10465176,0.00009931441],"about_ca_topic_score_codex":0.00052798144,"about_ca_topic_score_gemma":0.0010292355,"teacher_disagreement_score":0.0020823127,"about_ca_system_score_codex":0.00034168328,"about_ca_system_score_gemma":0.000430338,"threshold_uncertainty_score":0.0069660544},"labels":[],"label_agreement":null},{"id":"W1858411388","doi":"10.1109/test.2004.1387389","title":"A high-resolution flash time-to-digital converter and calibration scheme","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Jitter; Computer science; Time-to-digital converter; Flash (photography); Electronic engineering; Quantization (signal processing); Converters; Electronic circuit; CMOS; Clock signal; Electrical engineering; Engineering; Voltage; Physics","score_opus":0.005154954703060682,"score_gpt":0.1889651621999925,"score_spread":0.1838102074969318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1858411388","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.105504125,0.0011217385,0.8652255,0.00049946894,0.00045403466,0.00069494406,0.00048962,0.008582265,0.017428331],"genre_scores_gemma":[0.5966524,0.00033125083,0.3917879,0.00051170855,0.00013360954,0.0003439297,0.00030621747,0.00011455761,0.009818478],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99925286,0.00007950585,0.000044937562,0.00016404918,0.0004163009,0.000042293872],"domain_scores_gemma":[0.99909246,0.00014139127,0.0000852938,0.00028864015,0.00034481226,0.000047457444],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005106737,0.00029090542,0.00036979828,0.00066814746,0.00043930407,0.00053827156,0.0010588443,0.0006896424,0.0038984313],"category_scores_gemma":[0.001417263,0.00021194476,0.00016154227,0.0007668578,0.0003358294,0.00072615873,0.0004493885,0.00050776335,0.001095963],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033117368,0.00017932958,0.0022446981,0.00022698512,0.000032503453,0.0003292059,0.00020496659,0.005079893,0.58259404,0.012009471,0.006168254,0.39059946],"study_design_scores_gemma":[0.00013292323,0.0007429211,0.003774846,0.000052753847,0.000058658636,0.002761889,0.000055995202,0.0965117,0.8324792,0.0017627128,0.0615648,0.00010164497],"about_ca_topic_score_codex":0.00061634,"about_ca_topic_score_gemma":0.0008922882,"teacher_disagreement_score":0.0038984313,"about_ca_system_score_codex":0.000628185,"about_ca_system_score_gemma":0.0007462505,"threshold_uncertainty_score":0.0130416155},"labels":[],"label_agreement":null},{"id":"W1859137248","doi":"10.1109/iwsoc.2004.61","title":"SOC design of an IF subsampling terminal for a gigabit wireless LAN with asymmetric equalization","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Gigabit; Computer science; Terminal (telecommunication); Equalization (audio); Bandwidth (computing); Wireless lan; Wireless; QAM; Quadrature amplitude modulation; Computer hardware; Base station; Electronic engineering; Computer network; Engineering; Bit error rate; Telecommunications; Channel (broadcasting)","score_opus":0.03550726622755309,"score_gpt":0.30874157059979124,"score_spread":0.27323430437223817,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1859137248","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18523473,0.00080056925,0.78872657,0.00039421092,0.0004269283,0.00058615545,0.00042741312,0.006293093,0.017110316],"genre_scores_gemma":[0.81892616,0.00026968445,0.17185599,0.00033783584,0.00013282015,0.00022862843,0.00044752864,0.00015129212,0.0076499437],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997242,0.00003280819,0.000020205276,0.000049467086,0.00011182142,0.000061409046],"domain_scores_gemma":[0.99967647,0.000045732213,0.000047463906,0.00003976111,0.00015539056,0.000035240035],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020357055,0.0005244386,0.00041566708,0.00032885346,0.00035454603,0.00078539044,0.0009528266,0.0004219301,0.0036106692],"category_scores_gemma":[0.00044670634,0.00022466341,0.00031734174,0.00016829101,0.00015986954,0.00045584943,0.0002355689,0.00040800482,0.0012706859],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007359445,0.00023019694,0.0030882878,0.0007593048,0.00031805187,0.000982783,0.0002446119,0.04024183,0.7405434,0.012378046,0.007007603,0.1934699],"study_design_scores_gemma":[0.0002930487,0.002716101,0.0049789324,0.000114612405,0.00042072107,0.0028027764,0.00009284738,0.4770331,0.4618089,0.002215661,0.047415193,0.00010816672],"about_ca_topic_score_codex":0.0011743743,"about_ca_topic_score_gemma":0.0017713618,"teacher_disagreement_score":0.0036106692,"about_ca_system_score_codex":0.00049938675,"about_ca_system_score_gemma":0.0009849848,"threshold_uncertainty_score":0.012078881},"labels":[],"label_agreement":null},{"id":"W1862926453","doi":"10.1109/iscas.2002.1010739","title":"An overview of design techniques for CMOS phase detectors","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Detector; Lock (firearm); Computer science; Reliability (semiconductor); Sensitivity (control systems); Electronic engineering; Phase detector; Sampling (signal processing); Nonlinear system; Engineering; Electrical engineering; Physics; Telecommunications","score_opus":0.09661998807205523,"score_gpt":0.3642144563972239,"score_spread":0.26759446832516864,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1862926453","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0020806938,0.0402946,0.9296074,0.00060974405,0.0007939383,0.0002536481,0.00023778318,0.0018102906,0.024311919],"genre_scores_gemma":[0.0485097,0.05839584,0.8556564,0.0010937635,0.0008812367,0.00066705904,0.00064518175,0.0004954912,0.03365539],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99900585,0.00007839804,0.00007284845,0.0001258202,0.0006647362,0.00005229473],"domain_scores_gemma":[0.999503,0.00013386182,0.000070093876,0.000044798515,0.00023202176,0.000016270067],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00061950355,0.0011092294,0.0007579442,0.0015636791,0.00076475024,0.0018065658,0.0016892634,0.001400581,0.007007318],"category_scores_gemma":[0.0012743555,0.0010325925,0.00068666635,0.0016891371,0.000339933,0.0019466229,0.0006485578,0.0013329891,0.0066438313],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018564472,0.00007210461,0.00047835667,0.0030953425,0.00013726311,0.00040794056,0.000348414,0.009674836,0.19521526,0.08074791,0.021395944,0.68824106],"study_design_scores_gemma":[0.00007531523,0.0004552372,0.00047563977,0.00072023796,0.00015275374,0.0034070807,0.00007799822,0.028601997,0.13073389,0.025613926,0.8095588,0.0001270819],"about_ca_topic_score_codex":0.0005379087,"about_ca_topic_score_gemma":0.00087584817,"teacher_disagreement_score":0.007007318,"about_ca_system_score_codex":0.0010945273,"about_ca_system_score_gemma":0.00076617417,"threshold_uncertainty_score":0.023441851},"labels":[],"label_agreement":null},{"id":"W1870585997","doi":"10.1109/iscas.2004.1328243","title":"A CMOS time amplifier for Femto-second resolution timing measurement","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Femto-; Computer science; Electronic engineering; Amplifier; CMOS; Dynamic range; Electrical engineering; Engineering; Computer network","score_opus":0.04559912367675475,"score_gpt":0.24172808454723363,"score_spread":0.19612896087047887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1870585997","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010361721,0.0035117806,0.9670021,0.0008820802,0.0011464814,0.00018176195,0.00012747139,0.0015791429,0.0152073465],"genre_scores_gemma":[0.23366567,0.0033165177,0.7389141,0.0010702108,0.0011099437,0.00024786903,0.00015778703,0.00021703684,0.02130084],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990221,0.0001009695,0.000037409987,0.00018400497,0.00059661974,0.000058870835],"domain_scores_gemma":[0.9994517,0.00020051836,0.00006760048,0.00007845218,0.00016266355,0.0000391644],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005484324,0.0005610238,0.0004766197,0.00060820027,0.0005677795,0.0013209858,0.0009914993,0.001017537,0.00547053],"category_scores_gemma":[0.0014740819,0.00031079416,0.0003289582,0.00056636264,0.00063205045,0.0016513083,0.000657742,0.0012278225,0.0024685937],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022894905,0.000060667426,0.0004917158,0.0003404025,0.000033514087,0.00037427692,0.00022719053,0.0018011378,0.69755775,0.10125896,0.0049510445,0.19267437],"study_design_scores_gemma":[0.0000691728,0.0010267245,0.0012307412,0.00018313146,0.00011857506,0.0054023857,0.00012460619,0.06379353,0.6507747,0.024997676,0.25213602,0.0001427462],"about_ca_topic_score_codex":0.000304171,"about_ca_topic_score_gemma":0.00045754877,"teacher_disagreement_score":0.00547053,"about_ca_system_score_codex":0.000773106,"about_ca_system_score_gemma":0.00052010064,"threshold_uncertainty_score":0.018300772},"labels":[],"label_agreement":null},{"id":"W1877535740","doi":"10.1109/smicnd.2000.890193","title":"A direct digitally delay generator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Jitter; Generator (circuit theory); Computer science; Synchronization (alternating current); Electronic engineering; Signal generator; Electrical engineering; Telecommunications; Engineering; Physics; Power (physics)","score_opus":0.014630235244379943,"score_gpt":0.19564567034628616,"score_spread":0.1810154351019062,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1877535740","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05578974,0.0033696545,0.8737911,0.0008408572,0.0017941417,0.00038926126,0.00072005275,0.010086731,0.05321841],"genre_scores_gemma":[0.6506887,0.0012181281,0.30675262,0.0010938965,0.0006608727,0.00024863324,0.0005449526,0.00026846564,0.03852365],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996681,0.00004087297,0.000015416612,0.00009659148,0.00014546787,0.000033596985],"domain_scores_gemma":[0.99972135,0.000089716006,0.000035833244,0.00006155298,0.000056666126,0.00003483227],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017903736,0.00036394293,0.0003788865,0.00056070223,0.00023817332,0.00071529485,0.0009460192,0.00073643797,0.0065390547],"category_scores_gemma":[0.00052895566,0.00021378131,0.00018198429,0.00034026924,0.000275784,0.0005925487,0.000376326,0.0005208116,0.0024515209],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043315528,0.00011437,0.0011245313,0.000543387,0.00003642626,0.00056821917,0.00013923136,0.0026199564,0.58794206,0.03943405,0.012121226,0.35492337],"study_design_scores_gemma":[0.00032281002,0.0016834685,0.001879799,0.00007917774,0.00011549863,0.00808815,0.000035176115,0.050508607,0.59813094,0.010885161,0.32816827,0.00010294797],"about_ca_topic_score_codex":0.00012324336,"about_ca_topic_score_gemma":0.00016960244,"teacher_disagreement_score":0.0065390547,"about_ca_system_score_codex":0.00028888835,"about_ca_system_score_gemma":0.00026405274,"threshold_uncertainty_score":0.021875262},"labels":[],"label_agreement":null},{"id":"W1879270600","doi":"10.3233/scc-2001-233","title":"A high‐speed, on‐board multi‐carrier demodulator for DVB‐RCS applications","year":2001,"lang":"en","type":"article","venue":"Space Communications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"TransCanada (Canada); Ste. Anne's Hospital","funders":"","keywords":"Demodulation; Application-specific integrated circuit; Computer science; Digital Video Broadcasting; Transmission (telecommunications); Electronic engineering; Communications satellite; Digital signal processing; Carrier recovery; Data transmission; Computer hardware; Embedded system; Telecommunications; Engineering; Satellite","score_opus":0.04034604543332444,"score_gpt":0.306010395615741,"score_spread":0.2656643501824166,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1879270600","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21234699,0.0029574702,0.694527,0.0009801093,0.000628072,0.0008268663,0.00042511665,0.002966989,0.08434135],"genre_scores_gemma":[0.70967823,0.0015096948,0.24278949,0.0006065213,0.00030637678,0.00024913435,0.00039184166,0.00020389931,0.044264834],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979216,0.000033984852,0.00000990677,0.000028059265,0.00010442357,0.00003146183],"domain_scores_gemma":[0.99970585,0.000082397295,0.000037469945,0.00004576977,0.000103322855,0.00002525264],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003463043,0.0002165296,0.00023898084,0.00041321173,0.0004289385,0.0007829715,0.00067441544,0.0005169023,0.0059355805],"category_scores_gemma":[0.00076771074,0.0001997632,0.00013240901,0.00035640056,0.00017207189,0.0006138857,0.00029452972,0.00043477822,0.0019490105],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045550868,0.00016716318,0.0015437579,0.00036289246,0.000044287583,0.0003324085,0.00021137747,0.0036552614,0.5555735,0.029929124,0.007598635,0.400126],"study_design_scores_gemma":[0.00029962327,0.004014432,0.00744079,0.00017207081,0.0001719924,0.005838915,0.00017244734,0.08774888,0.58820456,0.006091229,0.29973572,0.00010933847],"about_ca_topic_score_codex":0.00041876716,"about_ca_topic_score_gemma":0.0013776873,"teacher_disagreement_score":0.0059355805,"about_ca_system_score_codex":0.00026399182,"about_ca_system_score_gemma":0.00042427063,"threshold_uncertainty_score":0.019856513},"labels":[],"label_agreement":null},{"id":"W1886278556","doi":"10.1109/ccece.2000.849590","title":"A 600-MHz CMOS pulse equalizer for disk drive read channel applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"CMOS; Integrator; Equalizer; Total harmonic distortion; Physics; Electrical engineering; Chip; Cutoff frequency; Optoelectronics; Materials science; Electronic engineering; Channel (broadcasting); Voltage; Engineering","score_opus":0.03274970268777948,"score_gpt":0.2618844731069916,"score_spread":0.2291347704192121,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1886278556","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11494479,0.0020207297,0.84903514,0.0010584171,0.0005423668,0.000299621,0.00063053815,0.01085965,0.02060875],"genre_scores_gemma":[0.5628042,0.000747182,0.40592614,0.0008009956,0.00032621907,0.00018333794,0.0006871669,0.00027176278,0.028252883],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997708,0.00002691072,0.0000145860495,0.00005263559,0.00010042514,0.00003459566],"domain_scores_gemma":[0.99974614,0.00006538635,0.00002213413,0.000025215611,0.000112592104,0.000028503844],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019682081,0.00034083382,0.0003299935,0.0004228971,0.00042741137,0.00047861857,0.00061392516,0.00044645875,0.010345269],"category_scores_gemma":[0.0005296569,0.0001986587,0.0001456241,0.0004784466,0.00013842649,0.0005358112,0.0002718035,0.00047331396,0.0025603008],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040307146,0.00008289919,0.0007451954,0.00012423439,0.0000263247,0.0002450721,0.00007105731,0.000910978,0.7135108,0.0036879184,0.0069228145,0.27326965],"study_design_scores_gemma":[0.00017583738,0.00095234456,0.0046391618,0.000051784074,0.0001697468,0.0028919165,0.00008414063,0.046737395,0.85934633,0.0016989955,0.083181955,0.00007044588],"about_ca_topic_score_codex":0.0005976887,"about_ca_topic_score_gemma":0.0014094529,"teacher_disagreement_score":0.010345269,"about_ca_system_score_codex":0.00035698083,"about_ca_system_score_gemma":0.00038246962,"threshold_uncertainty_score":0.034608424},"labels":[],"label_agreement":null},{"id":"W1900853877","doi":"10.1109/iscas.2002.1010734","title":"An improved ROM compression technique for direct digital frequency synthesizers","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Direct digital synthesizer; Compression (physics); Data compression; Electronic engineering; Frequency synthesizer; Telecommunications; Phase-locked loop; Materials science; Algorithm; Engineering; Jitter","score_opus":0.009621935913470795,"score_gpt":0.2392525779735763,"score_spread":0.2296306420601055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1900853877","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.055102732,0.004430272,0.9295372,0.0002365534,0.00039173168,0.00018376403,0.00015976021,0.0023783965,0.007579583],"genre_scores_gemma":[0.2769148,0.002248305,0.7097377,0.00019359497,0.00048624212,0.00011414589,0.00047559023,0.00014147403,0.009688163],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993685,0.000070218586,0.000039562794,0.00006569123,0.00042158118,0.000034431087],"domain_scores_gemma":[0.99944836,0.00018314247,0.000057260957,0.00011733106,0.0001800687,0.000013848895],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042389848,0.00048984966,0.00043303645,0.00097397703,0.00026395055,0.00039698672,0.00062363787,0.0004847518,0.0023838684],"category_scores_gemma":[0.0014598179,0.00017237158,0.00033833453,0.00085846987,0.00028680678,0.0009727997,0.00039422052,0.0005694851,0.0009054672],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032217457,0.00006291647,0.0002578809,0.00040910576,0.000033665427,0.00033384922,0.00010782331,0.0063373335,0.349919,0.0062905587,0.0017529598,0.6341727],"study_design_scores_gemma":[0.00018520089,0.0012016026,0.001549029,0.00010258556,0.00012690744,0.004323386,0.000046362216,0.11531368,0.80585796,0.002361004,0.06884578,0.00008649963],"about_ca_topic_score_codex":0.00031857123,"about_ca_topic_score_gemma":0.0004955936,"teacher_disagreement_score":0.0023838684,"about_ca_system_score_codex":0.00019241932,"about_ca_system_score_gemma":0.0003028065,"threshold_uncertainty_score":0.007974803},"labels":[],"label_agreement":null},{"id":"W1908371826","doi":"10.1109/isvlsi.2015.109","title":"A Linear Comparator-Based Fully Digital Delay Element","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Comparator; Robustness (evolution); Linearity; CMOS; Electronic engineering; Dissipation; Voltage; Computer science; Propagation delay; Delay calculation; Electrical engineering; Engineering; Physics","score_opus":0.03420606891490248,"score_gpt":0.25786417408736506,"score_spread":0.2236581051724626,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1908371826","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0848974,0.0027714167,0.89725304,0.00031443642,0.0006002112,0.0002622361,0.000543877,0.003872803,0.009484519],"genre_scores_gemma":[0.67333484,0.00062575855,0.31565362,0.0003201565,0.00011345054,0.00010917571,0.0003405448,0.00008871945,0.009413788],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99963164,0.000037042457,0.000032790835,0.00011810302,0.00014347272,0.00003692649],"domain_scores_gemma":[0.9995559,0.00012929081,0.000081109225,0.000053954285,0.00015287711,0.000026830114],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002695953,0.00028886658,0.00035306613,0.00037346315,0.0002665058,0.00085857656,0.0017184026,0.0005329532,0.003808103],"category_scores_gemma":[0.0006830348,0.00028011054,0.00021293039,0.00040271494,0.00022133449,0.001140772,0.00041838965,0.0003978909,0.0007307422],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004358143,0.00009944822,0.00095877546,0.00058376766,0.0000694952,0.00032386536,0.000118440796,0.006413419,0.8068724,0.011676356,0.0024638837,0.16998419],"study_design_scores_gemma":[0.0001511881,0.0018816689,0.0015596488,0.00008261994,0.00013395099,0.00233951,0.00005481266,0.11677699,0.81300664,0.0023610361,0.061539836,0.000112129106],"about_ca_topic_score_codex":0.0004178295,"about_ca_topic_score_gemma":0.0009464389,"teacher_disagreement_score":0.003808103,"about_ca_system_score_codex":0.0005726656,"about_ca_system_score_gemma":0.0007218193,"threshold_uncertainty_score":0.01273942},"labels":[],"label_agreement":null},{"id":"W1911388298","doi":"10.1109/iscas.1999.780627","title":"Differential 0.35 μm CMOS circuits for 622 MHz/933 MHz monolithic clock and data recovery applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"CMOS; Voltage-controlled oscillator; Phase-locked loop; Electronic engineering; Computer science; Filter (signal processing); Integrated circuit; Chip; Data recovery; Electronic circuit; Charge pump; Integrated circuit design; Clock recovery; Controller (irrigation); Electrical engineering; Voltage; Engineering; Clock signal; Computer hardware; Phase noise; Capacitor; Telecommunications","score_opus":0.039322755703486326,"score_gpt":0.27781168209133583,"score_spread":0.23848892638784952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1911388298","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13577554,0.008879099,0.81121546,0.0010979621,0.0010312211,0.00040276407,0.00093068986,0.008355094,0.032312147],"genre_scores_gemma":[0.6207156,0.001568333,0.35976753,0.0007179454,0.00016458567,0.00016390851,0.00045273037,0.00016347576,0.016285887],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99980444,0.000019991241,0.000011630413,0.000041841722,0.00008943617,0.000032722925],"domain_scores_gemma":[0.99969184,0.00006383727,0.000052495787,0.000040156363,0.00012872556,0.000022962644],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021896322,0.00041776497,0.00019540175,0.00024291905,0.0003217057,0.00051501405,0.0010359432,0.00041674628,0.0063177343],"category_scores_gemma":[0.00072312716,0.00020192545,0.00016812676,0.00031015126,0.0002243139,0.00070903363,0.0003267104,0.00045100035,0.0014546439],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014686858,0.00004092107,0.00063778856,0.00026235316,0.00002000845,0.00016701139,0.0001220733,0.0009541881,0.85625553,0.012062338,0.004894959,0.12443596],"study_design_scores_gemma":[0.00012494768,0.0015165667,0.0036658605,0.00010739653,0.00016002127,0.0033042026,0.00011089636,0.024443896,0.7935996,0.0056085396,0.1672922,0.000065854976],"about_ca_topic_score_codex":0.0004980322,"about_ca_topic_score_gemma":0.0014979229,"teacher_disagreement_score":0.0063177343,"about_ca_system_score_codex":0.00066816533,"about_ca_system_score_gemma":0.0004171028,"threshold_uncertainty_score":0.021134913},"labels":[],"label_agreement":null},{"id":"W1918723080","doi":"10.1109/ccece.2004.1344975","title":"A clock frequency doubler using a passive integrator and emitter-coupled comparator circuit","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Comparator; Integrator; Clock signal; Frequency multiplier; SIGNAL (programming language); Synchronous circuit; Waveform; Electronic engineering; Electrical engineering; Computer science; XOR gate; Electronic circuit; Physics; Logic gate; CMOS; Engineering; Voltage","score_opus":0.025583927538611575,"score_gpt":0.24399890705789723,"score_spread":0.21841497951928565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1918723080","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04421668,0.0019338506,0.9340306,0.00027635848,0.00079549925,0.00053434697,0.000229393,0.0050247572,0.012958537],"genre_scores_gemma":[0.41206202,0.0012182504,0.5745804,0.00040100023,0.00029195874,0.00024391926,0.00018826668,0.00014584683,0.010868328],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990631,0.00012415717,0.000075312026,0.00021566878,0.00045159706,0.00007028145],"domain_scores_gemma":[0.9992749,0.00020240033,0.00008503962,0.000095253396,0.00028101815,0.00006133322],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00076246384,0.00049384433,0.00069482875,0.0009833159,0.0004479967,0.0014679178,0.0017005014,0.0012066046,0.0025633785],"category_scores_gemma":[0.0009612,0.0005570974,0.0003690914,0.0008625728,0.00046291854,0.0014628996,0.00042984026,0.00077978434,0.0012008196],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052161276,0.0002134436,0.0008358233,0.00059712183,0.00008633224,0.000507053,0.00010253253,0.0042564427,0.7993015,0.023212764,0.0028163341,0.16754903],"study_design_scores_gemma":[0.00022843805,0.0019856829,0.0012732117,0.00010427671,0.0002875822,0.0040135756,0.000040163897,0.10716516,0.8012212,0.0038197606,0.07971916,0.00014172129],"about_ca_topic_score_codex":0.00040003407,"about_ca_topic_score_gemma":0.00051517604,"teacher_disagreement_score":0.0025633785,"about_ca_system_score_codex":0.0005780799,"about_ca_system_score_gemma":0.00062873936,"threshold_uncertainty_score":0.00857538},"labels":[],"label_agreement":null},{"id":"W1929620319","doi":"10.1109/iscas.2001.922361","title":"A new controlled gain phase-locked loop technique","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; PLL multibit; Jitter; Charge pump; Phase frequency detector; Loop gain; Phase detector; Control theory (sociology); CMOS; Voltage; Phase margin; Swing; Detector; Physics; Electronic engineering; Computer science; Engineering; Electrical engineering; Optics; Operational amplifier; Amplifier; Acoustics; Capacitor","score_opus":0.0178992435717662,"score_gpt":0.2512573222645487,"score_spread":0.23335807869278252,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1929620319","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012488311,0.002590678,0.96656346,0.00049606053,0.000532282,0.00013767932,0.00005750855,0.0017950091,0.015338949],"genre_scores_gemma":[0.3193255,0.0024890169,0.64715415,0.0015245958,0.0008254196,0.0002619065,0.00018110963,0.00018383471,0.028054407],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994789,0.000055897446,0.00002078236,0.00012036966,0.00029351725,0.000030730538],"domain_scores_gemma":[0.9996786,0.00010221093,0.000042197447,0.000050853454,0.000099382385,0.0000268087],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030057912,0.0002776728,0.00025705277,0.0005764271,0.0002706685,0.00062454614,0.00094807957,0.0007133051,0.0038956718],"category_scores_gemma":[0.00068651675,0.00020430559,0.00029208485,0.00041141978,0.0005397676,0.0012568765,0.00057832815,0.0008436152,0.0012839859],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024928225,0.000096767726,0.00059562083,0.00034666978,0.000047063684,0.0004736361,0.00023890588,0.00416221,0.49284902,0.062028196,0.0057843877,0.4331282],"study_design_scores_gemma":[0.0003861229,0.0013428135,0.0011543948,0.000136153,0.00017693934,0.0054229535,0.0000828845,0.14374852,0.38341933,0.020065732,0.44391844,0.00014577317],"about_ca_topic_score_codex":0.0002738976,"about_ca_topic_score_gemma":0.00043273665,"teacher_disagreement_score":0.0038956718,"about_ca_system_score_codex":0.00034701067,"about_ca_system_score_gemma":0.00048275533,"threshold_uncertainty_score":0.013032317},"labels":[],"label_agreement":null},{"id":"W1934374843","doi":"10.1109/iscas.2006.1693122","title":"Mixed-Signal Thermometer Filtering for Low-Complexity PLLs/DLLs","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Computer science; Phase-locked loop; Thermometer; Electronic engineering; Analog signal; Computer hardware; Engineering; Digital signal processing; Physics","score_opus":0.03573027294750396,"score_gpt":0.23129563568104808,"score_spread":0.19556536273354413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1934374843","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04315907,0.0007211343,0.94509923,0.0003204153,0.00018096638,0.00008005255,0.000104805054,0.0031584753,0.0071758577],"genre_scores_gemma":[0.39249158,0.00035017895,0.59523416,0.0004576143,0.00029407145,0.00013539733,0.00017452624,0.00038362012,0.010478808],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994098,0.000091066126,0.000042106396,0.000098052245,0.0003240982,0.000034930075],"domain_scores_gemma":[0.99922657,0.00031541806,0.000121600446,0.00011508529,0.00019575025,0.000025592186],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039230834,0.00045493475,0.00033738755,0.0007164641,0.000389194,0.0010346934,0.00063092104,0.0004083404,0.006608524],"category_scores_gemma":[0.0013865847,0.0003210418,0.00024760774,0.0005179131,0.0003092973,0.0010047973,0.00033529292,0.0005501452,0.0018656193],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047232828,0.00008357835,0.00095585163,0.00021169586,0.000028436347,0.00010900434,0.00011017675,0.003072123,0.6580675,0.024035512,0.0021688326,0.310685],"study_design_scores_gemma":[0.0001788517,0.0005389704,0.0018565446,0.00007702189,0.00006848503,0.0005279911,0.00003097088,0.15859744,0.7701919,0.0087144,0.059148245,0.00006919853],"about_ca_topic_score_codex":0.0004440469,"about_ca_topic_score_gemma":0.0014855773,"teacher_disagreement_score":0.006608524,"about_ca_system_score_codex":0.00094288634,"about_ca_system_score_gemma":0.0003801528,"threshold_uncertainty_score":0.02210766},"labels":[],"label_agreement":null},{"id":"W1934536890","doi":"10.1109/cicc.1999.777353","title":"Giga bit per second per pin differential CMOS circuits for pseudo ECL signaling","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"CMOS; Electronic circuit; Transmitter; Retiming; Asynchronous communication; Computer science; Electronic engineering; Electrical engineering; SIGNAL (programming language); Engineering; Channel (broadcasting); Telecommunications","score_opus":0.017400865191903463,"score_gpt":0.23190682026400536,"score_spread":0.2145059550721019,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1934536890","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08465814,0.005141578,0.8729433,0.00060228823,0.0004876474,0.00026337052,0.00029645566,0.004353888,0.0312533],"genre_scores_gemma":[0.5416168,0.0018789966,0.43521085,0.00076260936,0.00021123304,0.00017836205,0.0003991615,0.00021381759,0.01952813],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996669,0.000058026795,0.000023053348,0.000047814592,0.00016140258,0.00004286379],"domain_scores_gemma":[0.99956936,0.00014676148,0.000053591117,0.000074052215,0.00013154434,0.000024613375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028061174,0.00042595403,0.00016938701,0.0003421613,0.00022377474,0.0006285398,0.00080699206,0.0004198826,0.0071002566],"category_scores_gemma":[0.0009902394,0.00015563515,0.00013268643,0.00034076785,0.00023830324,0.0007621705,0.0004488745,0.0005052297,0.0016588611],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022342482,0.00007012568,0.0010477724,0.00038927316,0.000023523013,0.00026146954,0.00020353714,0.001718753,0.60627127,0.03934687,0.004953071,0.34549102],"study_design_scores_gemma":[0.00015548343,0.0014945089,0.003011354,0.00013566292,0.00013848039,0.0051053283,0.000119872915,0.05023196,0.7025038,0.014448452,0.2225649,0.000090090376],"about_ca_topic_score_codex":0.00010969796,"about_ca_topic_score_gemma":0.00032722627,"teacher_disagreement_score":0.0071002566,"about_ca_system_score_codex":0.00035498873,"about_ca_system_score_gemma":0.00015671719,"threshold_uncertainty_score":0.02375269},"labels":[],"label_agreement":null},{"id":"W1936669903","doi":"10.1109/iscas.2003.1204977","title":"A CMOS three-state frequency detector complementary to an enhanced linear phase detector for PLL, DLL or high frequency clock skew measurement","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Phase frequency detector; Skew; Detector; Phase detector; CMOS; Clock skew; Electronic engineering; Phase (matter); Linear phase; Physics; Computer science; Electrical engineering; Engineering; Jitter; Telecommunications; Clock signal; Charge pump; Capacitor","score_opus":0.057527916590285263,"score_gpt":0.30374560712661614,"score_spread":0.24621769053633086,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1936669903","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043101523,0.0013107418,0.94821966,0.00034732456,0.0001991155,0.00012060001,0.0001877326,0.0014706808,0.0050426503],"genre_scores_gemma":[0.6224445,0.0006065455,0.3705286,0.0004678709,0.0001499315,0.00011210861,0.00018525426,0.000070556074,0.0054345476],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99937624,0.00009021285,0.000031292573,0.00015709561,0.00029749653,0.00004764386],"domain_scores_gemma":[0.99920976,0.00028467653,0.00013283713,0.00009668208,0.000240503,0.000035555073],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004008124,0.0003849066,0.00045789737,0.0005043095,0.00024743637,0.0008739166,0.0006430583,0.00073109294,0.002293983],"category_scores_gemma":[0.0009018188,0.00023365993,0.00035817517,0.00048358485,0.00045629134,0.0010010789,0.00037694696,0.00064950105,0.0007147027],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047054436,0.000079869315,0.0027712325,0.0003390471,0.00007943353,0.0002713804,0.00013471246,0.0063213985,0.79531705,0.021186402,0.0015399486,0.171489],"study_design_scores_gemma":[0.00010342828,0.0011753981,0.0048257457,0.00008225977,0.00020600283,0.0029184518,0.000051643536,0.19530283,0.71865225,0.0047571384,0.07181517,0.000109662484],"about_ca_topic_score_codex":0.00044382305,"about_ca_topic_score_gemma":0.00065614673,"teacher_disagreement_score":0.002293983,"about_ca_system_score_codex":0.00075128954,"about_ca_system_score_gemma":0.00061644905,"threshold_uncertainty_score":0.007674098},"labels":[],"label_agreement":null},{"id":"W1943406714","doi":"10.1109/iscas.2001.922200","title":"Strategies for on-chip sub-nanosecond signal capture and timing measurements","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Undersampling; Computer science; Chip; CMOS; Electronic engineering; Vernier scale; SIGNAL (programming language); Engineering; Physics","score_opus":0.07224123121169494,"score_gpt":0.2459843182845235,"score_spread":0.17374308707282854,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1943406714","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054974224,0.00064489496,0.93479633,0.00020183742,0.00010321782,0.00058271934,0.00019595298,0.0033677304,0.0051330603],"genre_scores_gemma":[0.27722368,0.00039190298,0.7152607,0.0003678299,0.00006152251,0.0012023918,0.00036317797,0.0002433063,0.00488554],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99928194,0.00010779349,0.00003849431,0.00014120435,0.00035131705,0.0000793068],"domain_scores_gemma":[0.9987507,0.00037924745,0.00016414745,0.0003494106,0.00029058216,0.00006587],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052880234,0.000697791,0.00052272255,0.00076647755,0.00038011494,0.00094761356,0.0012297367,0.0005487156,0.0033373197],"category_scores_gemma":[0.0015027004,0.00036169917,0.00019619556,0.0005223428,0.00043014542,0.00091930875,0.00079641945,0.0008602681,0.0012690435],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016161882,0.00016004256,0.0012457846,0.00013061469,0.000021711685,0.00010683952,0.00012441455,0.0012071703,0.84805757,0.004307452,0.0010782684,0.14339851],"study_design_scores_gemma":[0.00005482731,0.00064003264,0.0032546483,0.000024704617,0.000036918897,0.0009435068,0.00011908205,0.03161377,0.9369438,0.0025386333,0.023774082,0.000055875156],"about_ca_topic_score_codex":0.0006350944,"about_ca_topic_score_gemma":0.0015972088,"teacher_disagreement_score":0.0033373197,"about_ca_system_score_codex":0.00048703264,"about_ca_system_score_gemma":0.00047229766,"threshold_uncertainty_score":0.011164486},"labels":[],"label_agreement":null},{"id":"W1943828029","doi":"10.1007/978-90-481-9398-1_4","title":"Transmitter Jitter Extractions on ATE","year":2010,"lang":"en","type":"book-chapter","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Transmitter; Computer science; Task (project management); Set (abstract data type); Time domain; Frequency domain; Domain (mathematical analysis); Real-time computing; Electronic engineering; Engineering; Telecommunications; Channel (broadcasting); Mathematics; Computer vision","score_opus":0.01296351933391313,"score_gpt":0.20514890076721595,"score_spread":0.19218538143330283,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1943828029","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010882246,0.006936624,0.8725822,0.00034298867,0.00074799714,0.00004737753,0.00013401637,0.0019486637,0.10637793],"genre_scores_gemma":[0.2476999,0.012981684,0.37737378,0.0007664589,0.0010117071,0.00006789042,0.0004801339,0.0022762595,0.35734215],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995602,0.000046560788,0.000016391608,0.00006271165,0.0002893175,0.000024737776],"domain_scores_gemma":[0.9995664,0.00020857676,0.00002987358,0.00008466898,0.00009949535,0.00001099583],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036942304,0.0008234034,0.00065244705,0.00081342587,0.00042045573,0.0014680205,0.0007315661,0.00067956466,0.0089809885],"category_scores_gemma":[0.001149184,0.0004909587,0.00038013214,0.0010266335,0.00048506403,0.0015017313,0.0008266723,0.0011865485,0.005056948],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025117057,0.000028921455,0.00037965865,0.00032539494,0.000040816216,0.00027980623,0.00022079014,0.01106956,0.16227043,0.11770406,0.0069806986,0.70044863],"study_design_scores_gemma":[0.000046270212,0.00026078513,0.002445838,0.00047205383,0.00016338796,0.0023815844,0.0001106036,0.09424702,0.48255596,0.07416587,0.34305564,0.00009505972],"about_ca_topic_score_codex":0.0002480938,"about_ca_topic_score_gemma":0.00058356515,"teacher_disagreement_score":0.0089809885,"about_ca_system_score_codex":0.00070838054,"about_ca_system_score_gemma":0.00024371175,"threshold_uncertainty_score":0.030044377},"labels":[],"label_agreement":null},{"id":"W1947288993","doi":"10.1109/iscas.2006.1693794","title":"An Eye Detection Technique for Clock and Data Recovery Applications","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Computer science; Detector; Sampling (signal processing); SIGNAL (programming language); Point (geometry); Data sampling; Transistor; Detection theory; Computer hardware; Electronic engineering; Electrical engineering; Artificial intelligence; Engineering; Telecommunications; Mathematics; Voltage","score_opus":0.014769098780764493,"score_gpt":0.2830622296617699,"score_spread":0.2682931308810054,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1947288993","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.092110254,0.0022796318,0.8891987,0.00045943388,0.00029800346,0.00015968813,0.00020688449,0.0052272314,0.010060141],"genre_scores_gemma":[0.65952545,0.0015246726,0.31972137,0.0004992779,0.00017232687,0.00010303276,0.00022037138,0.00022951172,0.018003942],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972194,0.000033033193,0.000018850615,0.00005384558,0.0001363638,0.000036021673],"domain_scores_gemma":[0.9990361,0.00025924385,0.00014651136,0.00014068189,0.00037971325,0.000037873622],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026146465,0.00032795957,0.00025387763,0.00070451474,0.00033815863,0.00041657212,0.0006873898,0.0005667422,0.004559688],"category_scores_gemma":[0.001232149,0.0002219264,0.00022992899,0.0005196275,0.00020693702,0.0006330346,0.0003652328,0.00050293247,0.0010689272],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028691356,0.000047220823,0.00086194626,0.00019135982,0.0000308779,0.00026198552,0.000107688684,0.0011459679,0.7994011,0.0037070184,0.0020718726,0.19188607],"study_design_scores_gemma":[0.000044469667,0.0006281204,0.0020272424,0.000042642292,0.00009157614,0.002355968,0.000037962018,0.025693541,0.92632395,0.0009690243,0.041731957,0.000053578588],"about_ca_topic_score_codex":0.00045805585,"about_ca_topic_score_gemma":0.0008724203,"teacher_disagreement_score":0.004559688,"about_ca_system_score_codex":0.00029114625,"about_ca_system_score_gemma":0.00033399762,"threshold_uncertainty_score":0.015253723},"labels":[],"label_agreement":null},{"id":"W1957046898","doi":"10.1109/iscas.2001.921151","title":"A novel approach to the design of higher-order Bode-type variable-amplitude wave-digital equalizers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of Alberta","funders":"","keywords":"Transfer function; Multiplier (economics); Bilinear transform; Control theory (sociology); Amplitude; Amplitude distortion; Computer science; Digital filter; Mathematics; Frequency response; Engineering; Bandwidth (computing); Telecommunications; Physics; Artificial intelligence","score_opus":0.07699723564131142,"score_gpt":0.24657063255602352,"score_spread":0.1695733969147121,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1957046898","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032843756,0.00007968993,0.992841,0.000037992188,0.000027187887,0.00003973111,0.000007774275,0.00010770548,0.0035744691],"genre_scores_gemma":[0.20846361,0.00034583177,0.7836291,0.00011426596,0.00006174894,0.00011492485,0.000052266594,0.000037189748,0.007180948],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996526,0.000078043464,0.000026772592,0.00006325821,0.00015124575,0.000028006161],"domain_scores_gemma":[0.99972767,0.00009067532,0.00003421514,0.000047378508,0.00008780009,0.000012171962],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004968792,0.0003175536,0.00025491722,0.0003800758,0.00030727108,0.0008173006,0.000703062,0.00046977514,0.0033081782],"category_scores_gemma":[0.00082548714,0.00024383728,0.000374824,0.0002554381,0.0004466846,0.000851637,0.00042399488,0.0006870355,0.000735302],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017729674,0.00010306783,0.00043444027,0.0003594497,0.000060064835,0.00018537955,0.0003258238,0.06287257,0.31872556,0.2749448,0.001237073,0.34057444],"study_design_scores_gemma":[0.00014464173,0.0010396739,0.0006132576,0.00006517667,0.000091127615,0.00087919936,0.000092168564,0.52337384,0.3158147,0.046747845,0.11106565,0.000072707815],"about_ca_topic_score_codex":0.00017916116,"about_ca_topic_score_gemma":0.0004677102,"teacher_disagreement_score":0.0033081782,"about_ca_system_score_codex":0.0003694787,"about_ca_system_score_gemma":0.00033230317,"threshold_uncertainty_score":0.011066973},"labels":[],"label_agreement":null},{"id":"W1959458189","doi":"10.1109/pacrim.1993.407332","title":"Soft-decision algorithm and readable erasure correction for a BFSK demodulator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Erasure; Demodulation; Frequency-shift keying; Computer science; Algorithm; Digital signal processing; Keying; Cryptography; Computer hardware; Telecommunications; Channel (broadcasting)","score_opus":0.012991203565946382,"score_gpt":0.2172059423328167,"score_spread":0.20421473876687032,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1959458189","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0062024887,0.0002715125,0.98813254,0.0001551387,0.0001113348,0.00007601916,0.000058918722,0.0018797374,0.0031122928],"genre_scores_gemma":[0.16547239,0.00030689433,0.82124454,0.00018870858,0.00009047276,0.00013128818,0.0001988952,0.00018540309,0.012181433],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994442,0.0001225729,0.000045543726,0.000074031654,0.00026895452,0.000044780034],"domain_scores_gemma":[0.9993913,0.00025986438,0.0000647724,0.00007505194,0.00018672366,0.000022249382],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004425744,0.0004772639,0.000333792,0.0006174254,0.00037376623,0.0009226736,0.0006809663,0.00083774026,0.005055394],"category_scores_gemma":[0.0022544693,0.00019531121,0.00021785848,0.0003724612,0.00039624434,0.0008165688,0.00035759105,0.000771111,0.0021936074],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006994185,0.0001248298,0.0006100431,0.00023605704,0.000054844742,0.0006101295,0.00025837822,0.07540934,0.12641315,0.09537738,0.009552067,0.6906544],"study_design_scores_gemma":[0.00011948586,0.00032199986,0.00043026707,0.00006909774,0.000035658097,0.00086434523,0.00003235289,0.8284261,0.1104337,0.024565456,0.03462439,0.00007718289],"about_ca_topic_score_codex":0.0008094608,"about_ca_topic_score_gemma":0.0007763374,"teacher_disagreement_score":0.005055394,"about_ca_system_score_codex":0.00045908007,"about_ca_system_score_gemma":0.0004074552,"threshold_uncertainty_score":0.016911983},"labels":[],"label_agreement":null},{"id":"W1961930787","doi":"10.1109/iscas.2003.1205659","title":"Performance characteristics of an ultra-low power VCO","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; CMOS; Electrical engineering; Transistor; Voltage; Low voltage; Power (physics); Electronic engineering; Ultra low power; Engineering; Materials science; Physics; Power consumption","score_opus":0.006077647699996453,"score_gpt":0.2031803743698056,"score_spread":0.19710272666980916,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1961930787","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8948301,0.0021356498,0.079443164,0.0006670731,0.00021878294,0.00007371334,0.0005473093,0.002141632,0.019942598],"genre_scores_gemma":[0.99230427,0.00021627394,0.0045764847,0.00009911426,0.000043712476,0.000020051908,0.00015255947,0.00007198225,0.0025154976],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971515,0.000026910811,0.000012881594,0.00005775911,0.00014389087,0.000043464643],"domain_scores_gemma":[0.9992884,0.00032411536,0.000086741704,0.000050389695,0.00020317915,0.00004719439],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016350632,0.00027157582,0.00030943417,0.00027549992,0.00025658045,0.00054604065,0.00034579408,0.0005989667,0.0025925806],"category_scores_gemma":[0.0010991415,0.00010803204,0.00013257084,0.0002835028,0.0002472166,0.00053241703,0.0002426001,0.00024622603,0.00068770105],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005724252,0.00008115968,0.005121966,0.00022926711,0.000045212113,0.00044404386,0.00020767664,0.008128389,0.9265484,0.002902912,0.001057612,0.054660905],"study_design_scores_gemma":[0.00014651379,0.0025686312,0.015607392,0.000090170484,0.00015660684,0.0041099135,0.000106799846,0.11911882,0.82579476,0.0026915353,0.029531676,0.00007723539],"about_ca_topic_score_codex":0.00034416642,"about_ca_topic_score_gemma":0.00021872432,"teacher_disagreement_score":0.0025925806,"about_ca_system_score_codex":0.0002475841,"about_ca_system_score_gemma":0.00017116059,"threshold_uncertainty_score":0.008673072},"labels":[],"label_agreement":null},{"id":"W1962883489","doi":"10.1109/icecs.1998.814862","title":"A systolic architecture for Kalman-filter-based signal reconstruction using the wave pipeline method","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Trois-Rivières","funders":"","keywords":"Pipeline (software); Computer science; Architecture; Systolic array; Signal processing; Kalman filter; SIGNAL (programming language); Computer hardware; Real-time computing; Electronic engineering; Digital signal processing; Computer architecture; Computer engineering; Embedded system; Engineering; Very-large-scale integration; Artificial intelligence","score_opus":0.05274014869061636,"score_gpt":0.27548903512414724,"score_spread":0.22274888643353088,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1962883489","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010575335,0.000108588785,0.9871041,0.000056154517,0.000034632732,0.00002526563,0.000026613036,0.00079196226,0.001277386],"genre_scores_gemma":[0.24310727,0.0003214113,0.75149363,0.00008484263,0.00008121569,0.00008274813,0.00020481805,0.000060273556,0.004563808],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998604,0.000023564666,0.000013444937,0.000029517108,0.000055700933,0.000017366667],"domain_scores_gemma":[0.99973744,0.0000745523,0.000020768513,0.000047976886,0.00010724377,0.000011998969],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004481829,0.00028967243,0.00018493175,0.00031140217,0.0002951695,0.00045913606,0.00078820845,0.0003435056,0.002994191],"category_scores_gemma":[0.0006671199,0.00019423112,0.0002499736,0.0003181439,0.00025820354,0.0007666233,0.0002847877,0.00039751575,0.0009940483],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005416746,0.00011104127,0.0015341074,0.00018940419,0.00006365621,0.00018236217,0.00022942138,0.06843151,0.17194244,0.048329942,0.003914948,0.7045295],"study_design_scores_gemma":[0.00013365454,0.0008631131,0.0012055064,0.000048109072,0.00011348198,0.00035844196,0.000051715637,0.8449932,0.10467883,0.011294669,0.036212675,0.000046625],"about_ca_topic_score_codex":0.0013564238,"about_ca_topic_score_gemma":0.0025697201,"teacher_disagreement_score":0.002994191,"about_ca_system_score_codex":0.00038982325,"about_ca_system_score_gemma":0.0008057154,"threshold_uncertainty_score":0.010016501},"labels":[],"label_agreement":null},{"id":"W1963203227","doi":"10.1109/iscas.2003.1205665","title":"A dual edge-triggered phase-frequency detector architecture [frequency synthesizer applications]","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase frequency detector; Duty cycle; Phase-locked loop; Detector; Computer science; Direct digital synthesizer; Electronic engineering; Enhanced Data Rates for GSM Evolution; Frequency synthesizer; Phase detector; Dual (grammatical number); Phase (matter); Engineering; Electrical engineering; Phase noise; Voltage; Telecommunications; Physics; Charge pump; Capacitor","score_opus":0.011248237299865535,"score_gpt":0.24460633094287654,"score_spread":0.233358093643011,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1963203227","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0609934,0.0017767231,0.9175548,0.0003750986,0.00043289832,0.00012226556,0.00013232534,0.0019432006,0.01666927],"genre_scores_gemma":[0.5525288,0.0010483128,0.4326173,0.00056654494,0.000299921,0.00008157874,0.00021130634,0.00007257978,0.012573724],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997311,0.000034000896,0.000016211727,0.00008168815,0.00011189111,0.000025041634],"domain_scores_gemma":[0.9997639,0.000049735852,0.000039419258,0.00004775338,0.000070425725,0.000028701736],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019403658,0.0002701091,0.00026124387,0.00053056946,0.0002526736,0.0005523215,0.0009739315,0.0006456914,0.0019223475],"category_scores_gemma":[0.0003548373,0.00020499047,0.00021200378,0.00036443354,0.0002529245,0.0005806147,0.00034462774,0.00056364253,0.00085172144],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032852573,0.00009687087,0.0006095791,0.00019173886,0.000035159566,0.0005012277,0.000065296364,0.002136277,0.72640944,0.01219739,0.0025872802,0.25484118],"study_design_scores_gemma":[0.00017997141,0.0013575818,0.0023995787,0.000048934526,0.00011398906,0.008907121,0.000029222787,0.12417086,0.74226475,0.005742473,0.11468267,0.000102866485],"about_ca_topic_score_codex":0.00013072205,"about_ca_topic_score_gemma":0.00031158092,"teacher_disagreement_score":0.0019223475,"about_ca_system_score_codex":0.00021535599,"about_ca_system_score_gemma":0.00018915403,"threshold_uncertainty_score":0.0064308643},"labels":[],"label_agreement":null},{"id":"W1964853287","doi":"10.1109/mwscas.2010.5548587","title":"Probabilistic theory for semi-blind oversampling burst-mode clock and data recovery circuits","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Oversampling; Probabilistic logic; Computer science; Electronic circuit; Mode (computer interface); Algorithm; Electronic engineering; Theoretical computer science; Artificial intelligence; Computer network; Electrical engineering; Bandwidth (computing); Engineering","score_opus":0.04070319507873249,"score_gpt":0.3042914428056255,"score_spread":0.263588247726893,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1964853287","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005397592,0.0003543713,0.9890393,0.00029281047,0.000047412275,0.000025926172,0.000100165904,0.00007773443,0.0046646623],"genre_scores_gemma":[0.7494932,0.0027052346,0.22823413,0.0011961267,0.00094036944,0.00046253373,0.0005008375,0.00015259474,0.016315073],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982059,0.0003559468,0.000081322134,0.00020965225,0.0009514791,0.00019567976],"domain_scores_gemma":[0.9952242,0.0029726115,0.00047863505,0.00038473823,0.00080584513,0.00013405594],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0024460056,0.00075800734,0.0010489618,0.0018531723,0.00088955305,0.0021701336,0.0017991558,0.0014858759,0.003256276],"category_scores_gemma":[0.0068901274,0.0005285381,0.0013619764,0.001277393,0.0025314374,0.002862341,0.0013250962,0.0020803162,0.00060452096],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015497837,0.000011725903,0.0001318978,0.000044333356,0.000018275725,0.00003922791,0.0000382208,0.060235232,0.0010917702,0.93356687,0.00058337016,0.004223675],"study_design_scores_gemma":[0.000011397661,0.000031652955,0.00015781804,0.000024653767,0.000016441285,0.00008043363,0.000010049915,0.47294268,0.00067231525,0.52414453,0.0018789659,0.0000290252],"about_ca_topic_score_codex":0.001840588,"about_ca_topic_score_gemma":0.0012373169,"teacher_disagreement_score":0.003256276,"about_ca_system_score_codex":0.002505009,"about_ca_system_score_gemma":0.0015363027,"threshold_uncertainty_score":0.018175185},"labels":[],"label_agreement":null},{"id":"W1964894970","doi":"10.1109/jssc.2005.843604","title":"A multiband /spl Delta//spl Sigma/ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC","year":2005,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":51,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Frequency synthesizer; Phase-locked loop; Phase noise; Delta-sigma modulation; Electrical engineering; Electronic engineering; Transmitter; Transceiver; Physics; Engineering; CMOS","score_opus":0.02082761935543508,"score_gpt":0.2697756687117381,"score_spread":0.248948049356303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1964894970","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16586116,0.0014343293,0.79444176,0.000520536,0.00048390083,0.0002591684,0.00021292662,0.0049375584,0.03184866],"genre_scores_gemma":[0.7460146,0.0003780352,0.23442717,0.00041686714,0.00028662832,0.00012158919,0.000206351,0.0001710206,0.01797775],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965286,0.00005679912,0.00002133651,0.00008709202,0.00014483818,0.000037149803],"domain_scores_gemma":[0.9997912,0.000035525652,0.000045824952,0.000043978656,0.00006048664,0.000023005414],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028099027,0.00036933814,0.00026634248,0.00037763178,0.0003299048,0.00053021073,0.00055699114,0.00043764972,0.0028331776],"category_scores_gemma":[0.00038289718,0.00018028497,0.00032088265,0.00017014085,0.00017477066,0.0003562219,0.00028345172,0.00045645883,0.0013063654],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002919084,0.00008276844,0.00078288704,0.00016029969,0.00003932365,0.00042826726,0.000144136,0.00703241,0.8084234,0.007866523,0.002422675,0.17232545],"study_design_scores_gemma":[0.00015546649,0.0022892295,0.0038670285,0.00008115825,0.00015842957,0.0042457795,0.00009231135,0.10363339,0.75464016,0.0016472269,0.12908664,0.00010322343],"about_ca_topic_score_codex":0.00027125803,"about_ca_topic_score_gemma":0.000497774,"teacher_disagreement_score":0.0028331776,"about_ca_system_score_codex":0.0004091341,"about_ca_system_score_gemma":0.0003066901,"threshold_uncertainty_score":0.009477973},"labels":[],"label_agreement":null},{"id":"W1965039020","doi":"10.1109/iscas.2014.6865590","title":"A new adaptive Decision Feedback Equalizer using hexagon eye-opening monitor for multi Gbps data links","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; Computer science; Adaptive equalizer; Equalizer; CMOS; Convergence (economics); Adaptation (eye); Process (computing); Serial communication; IBM; Real-time computing; Computer hardware; Electronic engineering; Engineering; Telecommunications","score_opus":0.15110902556166753,"score_gpt":0.3692469525934418,"score_spread":0.2181379270317743,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1965039020","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14857988,0.00086706673,0.84444433,0.00027198408,0.00020328225,0.00009692206,0.000097235534,0.001355319,0.004083859],"genre_scores_gemma":[0.8292701,0.00029095513,0.16497046,0.00020304766,0.000068951915,0.00003537796,0.00007624061,0.000022377682,0.005062542],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997236,0.00004204,0.000020329371,0.00007286076,0.000109854904,0.000031255306],"domain_scores_gemma":[0.99980134,0.000057199242,0.000034172528,0.00002979248,0.00006654835,0.000010983039],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032417985,0.00026652642,0.00023958633,0.000314548,0.00022846028,0.0005121141,0.0006359466,0.00040827817,0.0016163874],"category_scores_gemma":[0.000468523,0.00017128958,0.00020286719,0.00023371117,0.00016938233,0.0006423662,0.0002686252,0.00040993717,0.00020784583],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012631094,0.00014761675,0.0034898093,0.00017678336,0.00010310786,0.0004549814,0.00015195573,0.018146502,0.6401705,0.011559935,0.0016922514,0.32264355],"study_design_scores_gemma":[0.00013129321,0.0010086343,0.0035742333,0.000035429275,0.00012085773,0.0012106958,0.00004955906,0.40660876,0.565568,0.0017659903,0.019860541,0.000066034496],"about_ca_topic_score_codex":0.00065996393,"about_ca_topic_score_gemma":0.0014469147,"teacher_disagreement_score":0.0016163874,"about_ca_system_score_codex":0.00034328463,"about_ca_system_score_gemma":0.00025869365,"threshold_uncertainty_score":0.0054073334},"labels":[],"label_agreement":null},{"id":"W1966607548","doi":"10.1109/cicc.2014.6946104","title":"Wireline clocking and equalization","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Wireline; Jitter; Equalization (audio); Electronic engineering; Computer science; CMOS; Modulation (music); Channel (broadcasting); Key (lock); Nyquist–Shannon sampling theorem; Engineering; Telecommunications; Wireless","score_opus":0.003890605830218553,"score_gpt":0.1838245993607598,"score_spread":0.17993399353054124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966607548","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.031919044,0.0030088597,0.81019455,0.0012706527,0.003031328,0.00022461337,0.00040885826,0.006857662,0.14308439],"genre_scores_gemma":[0.5057981,0.004172372,0.20289394,0.0009927417,0.0010638667,0.00017165072,0.0007121805,0.001286644,0.28290847],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997009,0.00001637123,0.000013566753,0.00006987101,0.00015738151,0.000041842977],"domain_scores_gemma":[0.9998273,0.000019798455,0.000019852472,0.000028776325,0.00009677228,0.000007457376],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016866546,0.00035230827,0.0002541198,0.00035825526,0.000397212,0.000966455,0.00048784594,0.00051022554,0.015245055],"category_scores_gemma":[0.0005249943,0.00016521991,0.00014315294,0.00048214901,0.00023587928,0.0007668764,0.00044576306,0.00042910659,0.0055308067],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025001098,0.0000481381,0.00051086233,0.00023873818,0.0000229102,0.00016154697,0.00027873443,0.006034043,0.375631,0.079466105,0.029175578,0.50818235],"study_design_scores_gemma":[0.000040767372,0.00018805894,0.0007665853,0.000066762426,0.000021944705,0.0003689314,0.0000675407,0.03404332,0.44267723,0.00655241,0.515173,0.000033410146],"about_ca_topic_score_codex":0.0006348033,"about_ca_topic_score_gemma":0.00087924715,"teacher_disagreement_score":0.015245055,"about_ca_system_score_codex":0.0006973539,"about_ca_system_score_gemma":0.00036209455,"threshold_uncertainty_score":0.05099976},"labels":[],"label_agreement":null},{"id":"W1966954653","doi":"10.1109/jssc.2014.2348556","title":"A 4–32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":59,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"International Business Machines Corporation; Intel Corporation","keywords":"CMOS; Transmitter; Channel (broadcasting); Jitter; Transceiver; Computer science; Equalization (audio); Electronic engineering; Electrical engineering; Telecommunications; Engineering","score_opus":0.008782161097100555,"score_gpt":0.23648715193961997,"score_spread":0.2277049908425194,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966954653","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54366904,0.0017285651,0.40908015,0.0006007657,0.0002869962,0.00044401264,0.00050830137,0.004979784,0.03870245],"genre_scores_gemma":[0.7140261,0.00047405905,0.26583248,0.00024338393,0.00011574233,0.0001998586,0.00030569194,0.00013610611,0.018666532],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996799,0.000035839686,0.0000131883435,0.000070742026,0.00013014331,0.00007010127],"domain_scores_gemma":[0.99979323,0.00003435098,0.000051607265,0.000029869192,0.000070684226,0.000020327647],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026965802,0.00035140544,0.00026605444,0.0003599471,0.0004897535,0.0007404975,0.0008412368,0.0007276068,0.003675539],"category_scores_gemma":[0.00027314265,0.00027377543,0.00029409648,0.00026709316,0.00018242766,0.00059068593,0.00050393515,0.0004603511,0.0019320502],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026630098,0.00014199736,0.0017353893,0.00024638866,0.000055339013,0.00054842554,0.00022932833,0.0049216137,0.8789333,0.0045019663,0.0030866333,0.10533334],"study_design_scores_gemma":[0.00014410772,0.0020791714,0.0038360602,0.00009220607,0.00010734728,0.0020624415,0.00012816215,0.053949192,0.8413189,0.0011808951,0.09499421,0.00010737248],"about_ca_topic_score_codex":0.001130675,"about_ca_topic_score_gemma":0.0028577447,"teacher_disagreement_score":0.003675539,"about_ca_system_score_codex":0.0004985425,"about_ca_system_score_gemma":0.0005712743,"threshold_uncertainty_score":0.012295961},"labels":[],"label_agreement":null},{"id":"W1968198753","doi":"10.1109/dtis.2010.5487578","title":"A Delay Locked Loop for fine time base generation in a positron emission tomography scanner","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"CMC Microsystems","keywords":"Jitter; Comparator; CMOS; Physics; Delay-locked loop; Latency (audio); Phase noise; Positron emission tomography; Noise (video); Electronic engineering; Phase-locked loop; Electrical engineering; Computer science; Engineering; Optoelectronics; Voltage; Nuclear medicine; Optics; Artificial intelligence","score_opus":0.007904502567902753,"score_gpt":0.22336339097433486,"score_spread":0.2154588884064321,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1968198753","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.064378016,0.0024979997,0.92653185,0.0005178899,0.00029778937,0.0001314572,0.00010200532,0.0026268044,0.0029161316],"genre_scores_gemma":[0.53838587,0.0006368748,0.45682475,0.0004910771,0.00018857053,0.00010814359,0.000105759005,0.00012345477,0.0031354493],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972636,0.00008547393,0.00001644576,0.000062686566,0.00008467155,0.00002438424],"domain_scores_gemma":[0.9994097,0.00035914138,0.00006206735,0.000039934024,0.000095466414,0.00003373485],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00065257825,0.00031758993,0.00026075068,0.00040357327,0.00028211746,0.00073443603,0.00091331574,0.00075379305,0.002033247],"category_scores_gemma":[0.0015343437,0.00023545216,0.00012033827,0.00040290962,0.00025279506,0.0007082144,0.00024626643,0.0003377113,0.00047432183],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008905596,0.000102905185,0.0030428958,0.00030423867,0.00005316098,0.0005729462,0.00022483527,0.0033862635,0.65365195,0.0069812983,0.001964762,0.32882428],"study_design_scores_gemma":[0.00042016982,0.0022439584,0.0040530125,0.00010187761,0.00033806005,0.0055778055,0.00011978009,0.17985298,0.73526317,0.0035574639,0.06835744,0.00011417413],"about_ca_topic_score_codex":0.00028109076,"about_ca_topic_score_gemma":0.00083086407,"teacher_disagreement_score":0.002033247,"about_ca_system_score_codex":0.00047255543,"about_ca_system_score_gemma":0.00044997872,"threshold_uncertainty_score":0.0068018436},"labels":[],"label_agreement":null},{"id":"W1969215808","doi":"10.1109/cjece.2007.365502","title":"Adaptive equalizer in CMOS","year":2007,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"CMOS; Equalizer; Adaptive equalizer; SIGNAL (programming language); Channel (broadcasting); Computer science; Power (physics); Electronic engineering; Electrical engineering; Twisted pair; Process (computing); Engineering; Physics","score_opus":0.007408831477350351,"score_gpt":0.18627743665326363,"score_spread":0.17886860517591327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969215808","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08097109,0.002899288,0.8661807,0.0007859075,0.00041884056,0.00014473818,0.00025210262,0.004234765,0.044112522],"genre_scores_gemma":[0.7044576,0.0013978427,0.25673625,0.00046881512,0.00016428843,0.00010450499,0.00017501108,0.00009721031,0.036398545],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99981946,0.000018131437,0.00001092404,0.00004868856,0.000071756236,0.00003106131],"domain_scores_gemma":[0.9999125,0.000024165452,0.000011502813,0.000008680626,0.000038270522,0.000004863904],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011150275,0.00023273654,0.00015199825,0.00018487357,0.00027043532,0.00053478585,0.0003675687,0.00043534412,0.005070334],"category_scores_gemma":[0.00033014422,0.0001272921,0.0001677514,0.00021602603,0.0001468355,0.00049366336,0.00026962822,0.00039359793,0.0014872164],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042553223,0.00004577261,0.00080158986,0.0002921015,0.00005630911,0.00039315625,0.00020136136,0.022380838,0.582648,0.043408778,0.0077851475,0.34156132],"study_design_scores_gemma":[0.00013215786,0.00053504395,0.001700285,0.00009403231,0.00010216363,0.0013050084,0.00011100348,0.24192986,0.6191358,0.008622762,0.12627319,0.000058672333],"about_ca_topic_score_codex":0.0014254637,"about_ca_topic_score_gemma":0.0023302808,"teacher_disagreement_score":0.005070334,"about_ca_system_score_codex":0.00039538706,"about_ca_system_score_gemma":0.00026807922,"threshold_uncertainty_score":0.016961932},"labels":[],"label_agreement":null},{"id":"W1972015825","doi":"10.1109/tcsi.2015.2407432","title":"A Quadrature Charge-Domain Sampling Mixer With Embedded FIR, IIR, and N-Path Filters","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Infinite impulse response; Finite impulse response; Electronic engineering; CMOS; Sampling (signal processing); Engineering; Filter (signal processing); Digital filter; Electrical engineering","score_opus":0.02347871768222494,"score_gpt":0.21994175502811414,"score_spread":0.1964630373458892,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1972015825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.109488636,0.0004916117,0.8832011,0.00016362406,0.00011857766,0.00012340325,0.00006625963,0.0006259438,0.0057208724],"genre_scores_gemma":[0.67625046,0.00025851838,0.3194952,0.00017661994,0.00010805944,0.000058449063,0.00007266199,0.000027548522,0.003552505],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982435,0.000029251094,0.0000110185,0.00003858417,0.00007586701,0.00002096357],"domain_scores_gemma":[0.9998548,0.000043013548,0.00002996393,0.00002129,0.000037082293,0.000013842138],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032627274,0.00023649947,0.00030087295,0.00026422803,0.00024091147,0.00059470744,0.0005539585,0.00035949732,0.0012110856],"category_scores_gemma":[0.0003085495,0.00017526028,0.00029412593,0.00022018839,0.00021545419,0.00036633416,0.00019642035,0.000279538,0.00031790012],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048318083,0.00013840196,0.0028305429,0.00019268792,0.00008812158,0.00027359248,0.00012109648,0.015024336,0.81856227,0.022452733,0.00079211243,0.13904095],"study_design_scores_gemma":[0.00022802877,0.002240261,0.0038505355,0.000060681752,0.00023936854,0.0024070987,0.000055559045,0.4836178,0.47153684,0.003477455,0.032226525,0.00005980448],"about_ca_topic_score_codex":0.00032037494,"about_ca_topic_score_gemma":0.0007190713,"teacher_disagreement_score":0.0012110856,"about_ca_system_score_codex":0.00033877042,"about_ca_system_score_gemma":0.00040686777,"threshold_uncertainty_score":0.004051447},"labels":[],"label_agreement":null},{"id":"W1972095018","doi":"10.1109/iscas.2010.5537664","title":"Data link design using a time-based approach","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"SerDes; Transceiver; Computer science; Signal integrity; Field-programmable gate array; SIGNAL (programming language); Data link; Computer hardware; Serial communication; Code (set theory); TRACE (psycholinguistics); Embedded system; Electronic engineering; Real-time computing; Telecommunications; Engineering; Printed circuit board; Operating system","score_opus":0.09573127549353645,"score_gpt":0.27912173715066335,"score_spread":0.1833904616571269,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1972095018","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022968147,0.00037350855,0.96138424,0.00014644167,0.0001493418,0.00017111658,0.00006459427,0.0015158723,0.013226718],"genre_scores_gemma":[0.3880547,0.0012077709,0.5760316,0.00032711995,0.00017572586,0.00036129233,0.0002285674,0.000359174,0.03325395],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99964595,0.00005230763,0.00001957173,0.000054011456,0.00019293462,0.00003520967],"domain_scores_gemma":[0.99960774,0.000054780503,0.000053685664,0.000041741037,0.00022691471,0.000015150595],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027123812,0.00046722713,0.0002051962,0.00072809483,0.0004288725,0.0012763712,0.00085935084,0.00048870745,0.004449949],"category_scores_gemma":[0.0005289544,0.00025693368,0.00024314264,0.00032171095,0.00027014696,0.00074341055,0.00038229887,0.00049826177,0.0014629727],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020935682,0.00013650197,0.00078171864,0.0005957819,0.000099141136,0.00033611918,0.00024387611,0.05784168,0.6127571,0.055310644,0.0033046065,0.26838353],"study_design_scores_gemma":[0.00005893306,0.001189749,0.0005962231,0.00010150133,0.00010297083,0.00080209255,0.00011735842,0.30088952,0.5739111,0.008126828,0.114038855,0.00006495342],"about_ca_topic_score_codex":0.00057175313,"about_ca_topic_score_gemma":0.0010872368,"teacher_disagreement_score":0.004449949,"about_ca_system_score_codex":0.00052602135,"about_ca_system_score_gemma":0.0004711827,"threshold_uncertainty_score":0.014886618},"labels":[],"label_agreement":null},{"id":"W1973070989","doi":"10.1109/tcsi.2011.2161411","title":"Anti-Imaging Time-Mode Filter Design Using a PLL Structure With Transfer Function DFT","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; Electronic engineering; Transfer function; Phase noise; Delta-sigma modulation; Settling time; Low-pass filter; PLL multibit; Bandwidth (computing); Time domain; Noise shaping; Control theory (sociology); Filter (signal processing); Filter design; Computer science; Engineering; Step response; Voltage; Electrical engineering; Telecommunications; CMOS","score_opus":0.024488028986159142,"score_gpt":0.20017447652069348,"score_spread":0.17568644753453433,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973070989","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013659052,0.00009136165,0.9839542,0.00005936382,0.000030474788,0.000041349966,0.000015288346,0.00038063,0.001768281],"genre_scores_gemma":[0.36721563,0.00018981461,0.6293848,0.00009499248,0.00005139299,0.0001004433,0.00006318818,0.00005964068,0.0028400072],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998109,0.000033382257,0.000012100681,0.000035385012,0.000091433154,0.00001681244],"domain_scores_gemma":[0.99972266,0.000092693175,0.00005128385,0.000028136414,0.000094366915,0.000010841865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002543251,0.000362147,0.0002199343,0.00033313996,0.00023245931,0.000515717,0.00053329975,0.00064675446,0.0017831246],"category_scores_gemma":[0.00058819377,0.00015208016,0.00025820427,0.00017137028,0.00024182741,0.00037880018,0.0001314479,0.00036652212,0.0005239739],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030376602,0.00012030672,0.00082137843,0.00034630217,0.000057822752,0.00024643057,0.00022527091,0.06264575,0.62225324,0.026438225,0.0010617067,0.28547987],"study_design_scores_gemma":[0.00013836237,0.0008305987,0.00069720525,0.000043536238,0.000065826156,0.00057744863,0.000035768382,0.6092328,0.3667694,0.0035129404,0.018062595,0.000033503817],"about_ca_topic_score_codex":0.0006111102,"about_ca_topic_score_gemma":0.0007527134,"teacher_disagreement_score":0.0017831246,"about_ca_system_score_codex":0.0004214927,"about_ca_system_score_gemma":0.0003801396,"threshold_uncertainty_score":0.0059651732},"labels":[],"label_agreement":null},{"id":"W1973169169","doi":"10.1109/bsc.2008.4563260","title":"A novel CMOS edge equalizer for 10-GB/S highly lossy backplane","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; CMOS; Intersymbol interference; Adaptive equalizer; Equalizer; Computer science; Electronic engineering; Transceiver; Enhanced Data Rates for GSM Evolution; Lossy compression; Telecommunications; Engineering; Channel (broadcasting); Computer hardware","score_opus":0.04579867526180759,"score_gpt":0.2574103601554497,"score_spread":0.21161168489364213,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973169169","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15120645,0.0015542376,0.8334236,0.00047403623,0.00036792186,0.00011091756,0.00014844265,0.0013256288,0.011388789],"genre_scores_gemma":[0.6855941,0.00089805486,0.29591095,0.00064901664,0.00030320758,0.000051327075,0.00024327541,0.00006422833,0.01628586],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998041,0.000016417138,0.000011622104,0.000040328367,0.00008402548,0.00004346337],"domain_scores_gemma":[0.9998578,0.00003663095,0.000021672902,0.0000129875625,0.0000592361,0.000011673871],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016639571,0.00031150907,0.00020407507,0.0003535628,0.00038540334,0.00051715516,0.0005107786,0.00041554947,0.0031594096],"category_scores_gemma":[0.00026800125,0.00016208799,0.00019807312,0.00020930436,0.00016762989,0.0006247462,0.00035667044,0.00042971037,0.00060527277],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004997062,0.00008199347,0.0012343362,0.00012360755,0.000052453455,0.0002644159,0.000081141225,0.005034017,0.77040154,0.01035966,0.0021745893,0.20969257],"study_design_scores_gemma":[0.000093148614,0.00056877406,0.0019020747,0.00003929421,0.0001265763,0.0010080689,0.00004792301,0.10192031,0.8635223,0.0014882338,0.029231368,0.00005176527],"about_ca_topic_score_codex":0.00057993137,"about_ca_topic_score_gemma":0.0021916504,"teacher_disagreement_score":0.0031594096,"about_ca_system_score_codex":0.0003538774,"about_ca_system_score_gemma":0.0003553624,"threshold_uncertainty_score":0.010569274},"labels":[],"label_agreement":null},{"id":"W1973410246","doi":"10.1109/icecs.2014.7050045","title":"A 10-bit, 3 ps rms precision time-to-digital converter for diffuse optical tomography measurements","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Vernier scale; Jitter; Time-to-digital converter; Differential nonlinearity; CMOS; Phase-locked loop; Integral nonlinearity; Computer science; Electronic engineering; Physics; Optics; Engineering; Voltage; Converters","score_opus":0.015163899505293395,"score_gpt":0.22084171187860732,"score_spread":0.20567781237331392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973410246","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.057420734,0.0010737887,0.9226263,0.00041406532,0.00043521632,0.00049856247,0.00042788277,0.0051804367,0.011923017],"genre_scores_gemma":[0.41559267,0.0007122948,0.5710951,0.0005628773,0.00018736023,0.00032076292,0.0004592627,0.00036823167,0.010701417],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989955,0.00010770813,0.00004766942,0.0002572572,0.00052467705,0.000067208246],"domain_scores_gemma":[0.99914455,0.00024570548,0.00010484802,0.00012145278,0.00030612384,0.0000773488],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00071677146,0.00057362317,0.00051729096,0.00084466295,0.00045755986,0.0013817786,0.0014427444,0.000896824,0.0052098576],"category_scores_gemma":[0.001493694,0.00036566163,0.0002687866,0.0006555423,0.0004193778,0.0009676237,0.00045874587,0.0008955798,0.002466976],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000336965,0.00010169695,0.001280329,0.00031520426,0.000039138326,0.00025777996,0.00017524598,0.0018223722,0.8429439,0.005883927,0.003216249,0.14362723],"study_design_scores_gemma":[0.00008900687,0.00080667896,0.0028264646,0.00007327373,0.00009728118,0.0029703244,0.00008820462,0.06737374,0.8563065,0.0011349183,0.06810528,0.0001283978],"about_ca_topic_score_codex":0.0007404291,"about_ca_topic_score_gemma":0.0018520392,"teacher_disagreement_score":0.0052098576,"about_ca_system_score_codex":0.0010113607,"about_ca_system_score_gemma":0.0011090523,"threshold_uncertainty_score":0.017428756},"labels":[],"label_agreement":null},{"id":"W1973596329","doi":"10.1109/ccece.2014.6901093","title":"Sub-gate-delay edge-control of a clock signal using DLLs and &amp;#x03A3;&amp;#x0394; modulation techniques","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Signal edge; Inverter; SIGNAL (programming language); Modulation (music); Computer science; Electronic engineering; Enhanced Data Rates for GSM Evolution; Delay-locked loop; Clock signal; Propagation delay; Delta-sigma modulation; Phase-locked loop; Electrical engineering; Engineering; Physics; Digital signal processing; Jitter; Voltage; Telecommunications; Analog signal; CMOS","score_opus":0.01642837039455649,"score_gpt":0.2460344204274438,"score_spread":0.2296060500328873,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973596329","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23429915,0.0017247776,0.73259026,0.00054658856,0.00035232335,0.00016407792,0.00023864115,0.0029047031,0.027179461],"genre_scores_gemma":[0.8412441,0.00055065076,0.15242773,0.0002811848,0.00010675595,0.000046958132,0.00007571163,0.0000804329,0.005186432],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998074,0.000022338432,0.000015762504,0.000042047577,0.00008912174,0.000023355533],"domain_scores_gemma":[0.99971026,0.00010165287,0.00006967762,0.00004834586,0.00005175819,0.000018256982],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019237914,0.00023301653,0.00014025405,0.0003512549,0.00018383417,0.0005379905,0.00056365255,0.00028555168,0.001514818],"category_scores_gemma":[0.00059918023,0.00010093869,0.00008834571,0.0003748871,0.0002516024,0.0006212773,0.0002923696,0.00043245978,0.00051418826],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026906212,0.00007626604,0.0007808637,0.00016045914,0.000009230317,0.00018284911,0.00017942797,0.0024833435,0.7905934,0.014160498,0.00089079724,0.19021377],"study_design_scores_gemma":[0.0000670542,0.00045943167,0.00086824864,0.000036427056,0.000021577911,0.0005830636,0.00003964949,0.052307393,0.9059724,0.003176173,0.036440298,0.000028215944],"about_ca_topic_score_codex":0.0003512179,"about_ca_topic_score_gemma":0.000772494,"teacher_disagreement_score":0.001514818,"about_ca_system_score_codex":0.00029556855,"about_ca_system_score_gemma":0.00020608737,"threshold_uncertainty_score":0.005067587},"labels":[],"label_agreement":null},{"id":"W1974127094","doi":"10.1049/el.2013.0606","title":"Comparison of transmission and reflection all‐pass phasers for analogue signal processing","year":2013,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Polytechnique Montréal","keywords":"Reflection (computer programming); Transmission (telecommunications); Signal processing; Electronic engineering; Analog transmission; Computer science; SIGNAL (programming language); Analog signal; Electrical engineering; Telecommunications; Engineering; Digital signal processing","score_opus":0.02102030825004361,"score_gpt":0.3008887588200194,"score_spread":0.27986845056997584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974127094","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32337183,0.0034189317,0.62857646,0.00043500902,0.00026962624,0.00018796092,0.00028101783,0.0018364121,0.041622847],"genre_scores_gemma":[0.76018727,0.0030275062,0.22521138,0.00017598737,0.00023207282,0.00009627489,0.0003805662,0.00035141176,0.0103375735],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986865,0.00033048505,0.00007374659,0.00012767594,0.00065870694,0.00012291128],"domain_scores_gemma":[0.995382,0.00290154,0.0003279766,0.00048560445,0.000821749,0.00008114298],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0022001276,0.00041651036,0.00039615843,0.00076168973,0.00022486724,0.0016500689,0.0007806155,0.0006717632,0.006635233],"category_scores_gemma":[0.0055292333,0.00026223232,0.00039570552,0.00077531376,0.00041170814,0.0013298532,0.00028962412,0.0006262494,0.0014510626],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0036461886,0.00017124265,0.001461591,0.00078222656,0.00013777445,0.00036166568,0.00048863643,0.013323112,0.58220005,0.034752846,0.0018821069,0.36079258],"study_design_scores_gemma":[0.00028598696,0.0023719645,0.00442434,0.00013679588,0.0002811504,0.0014726719,0.00027787514,0.087107964,0.87901926,0.004372211,0.020154389,0.00009541862],"about_ca_topic_score_codex":0.0001950369,"about_ca_topic_score_gemma":0.00018681017,"teacher_disagreement_score":0.006635233,"about_ca_system_score_codex":0.0002858456,"about_ca_system_score_gemma":0.00028418365,"threshold_uncertainty_score":0.022197008},"labels":[],"label_agreement":null},{"id":"W1974271750","doi":"10.1109/csics.2008.51","title":"An 81Gb/s, 1.2V TIALA-Retimer in Standard 65nm CMOS","year":2008,"lang":"en","type":"article","venue":"Technical digest -- IEEE Compound Semiconductor Integrated Circuit Symposium","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of Toronto","funders":"","keywords":"Retiming; CMOS; Transimpedance amplifier; Jitter; Inverter; Preamplifier; Electrical engineering; Power consumption; Electronic engineering; Amplifier; Computer science; Power (physics); Physics; Engineering; Operational amplifier","score_opus":0.027213139214264652,"score_gpt":0.25255904783929,"score_spread":0.22534590862502535,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974271750","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8567925,0.0050512175,0.092884235,0.0007073834,0.0004122249,0.00017987,0.0012804742,0.013503065,0.029189136],"genre_scores_gemma":[0.94464123,0.0007451089,0.035078954,0.000260597,0.000041371553,0.000038539805,0.0004927575,0.00017898924,0.018522464],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99986494,0.000011337912,0.0000061566134,0.000035678826,0.00004680251,0.00003502005],"domain_scores_gemma":[0.9998982,0.000026004216,0.000018563884,0.00001862721,0.000027662636,0.000010858402],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010570882,0.00020434085,0.00019698638,0.00030898076,0.00033485304,0.00046940567,0.00057602784,0.00030722155,0.004586848],"category_scores_gemma":[0.00031970275,0.00015190738,0.00010648663,0.00032685866,0.00011284891,0.0005744124,0.00018148159,0.00024394238,0.0013138033],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005190268,0.00006446227,0.0016072517,0.00026831913,0.000032071923,0.00045686626,0.0003070968,0.0018352922,0.85971314,0.0031192082,0.0058368314,0.12624042],"study_design_scores_gemma":[0.00008666301,0.0010839218,0.0063931476,0.00007006488,0.00016466968,0.0017016303,0.00015039241,0.020702247,0.8920406,0.0008789647,0.07668155,0.000046111567],"about_ca_topic_score_codex":0.0013355153,"about_ca_topic_score_gemma":0.0040038475,"teacher_disagreement_score":0.004586848,"about_ca_system_score_codex":0.00057527947,"about_ca_system_score_gemma":0.00038473378,"threshold_uncertainty_score":0.015344501},"labels":[],"label_agreement":null},{"id":"W1974910491","doi":"10.1049/el:20030075","title":"Reduced in-lock error DLL-based clock synthesiser with novel charge pump phase comparator","year":2003,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Comparator; Charge pump; Lock (firearm); Phase-locked loop; Electronic engineering; Delay-locked loop; Clock skew; Computer science; Phase (matter); Voltage; Control theory (sociology); Electrical engineering; Engineering; Physics; Clock signal; Capacitor","score_opus":0.014133934561970977,"score_gpt":0.2447535969101308,"score_spread":0.2306196623481598,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974910491","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13826548,0.0009293664,0.850165,0.0004833205,0.00028056686,0.00034284292,0.0002444318,0.0043641664,0.0049248245],"genre_scores_gemma":[0.6919228,0.00019869275,0.30307215,0.00032344175,0.00011486674,0.00012952027,0.00015555703,0.00009086637,0.0039921524],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993279,0.000090664995,0.00006642543,0.0001390554,0.00031796267,0.000058003356],"domain_scores_gemma":[0.99935573,0.00017361897,0.00018153274,0.00008606114,0.00016174659,0.000041196694],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044268413,0.000315776,0.000560981,0.0005305614,0.00029149035,0.00072912907,0.0015336849,0.00055675895,0.0022959143],"category_scores_gemma":[0.0009179155,0.0002748692,0.00020094094,0.0002793414,0.00021819609,0.0007406436,0.00043673723,0.0005012586,0.0004502643],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00058307016,0.00017740625,0.00079749455,0.00037205618,0.000066009816,0.00025133605,0.00012867179,0.011116231,0.8135749,0.009971112,0.0021205076,0.16084117],"study_design_scores_gemma":[0.0004437224,0.0009247683,0.0013404241,0.000033135297,0.00010757829,0.00097237155,0.000020135403,0.17402884,0.80030245,0.0012526315,0.020511374,0.000062530926],"about_ca_topic_score_codex":0.0004284763,"about_ca_topic_score_gemma":0.00077328616,"teacher_disagreement_score":0.0022959143,"about_ca_system_score_codex":0.00058006245,"about_ca_system_score_gemma":0.00064323057,"threshold_uncertainty_score":0.007680595},"labels":[],"label_agreement":null},{"id":"W1976720449","doi":"10.1145/2591513.2591593","title":"A qualitative simulation approach for verifying PLL locking property","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Jitter; Phase-locked loop; PLL multibit; Computer science; Process (computing); Property (philosophy); Control theory (sociology); Modeling and simulation; Electronic engineering; Simulation; Engineering; Control (management); Telecommunications","score_opus":0.0795289842928147,"score_gpt":0.35091401269359657,"score_spread":0.2713850284007819,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1976720449","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01196633,0.000024681358,0.9859993,0.00003277919,0.000008088913,0.000034473665,0.000049241335,0.00043677588,0.0014483009],"genre_scores_gemma":[0.63926035,0.000143083,0.35851654,0.000052001087,0.000009050604,0.00033176484,0.00018661257,0.00013590642,0.0013646457],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999461,0.00017816464,0.00003295341,0.000054765304,0.00022988484,0.000043277585],"domain_scores_gemma":[0.9984315,0.0010070748,0.000121642115,0.00019078006,0.00022766435,0.000021320484],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008268475,0.0004820334,0.00037405852,0.00071040896,0.0003211238,0.0004808632,0.0007111795,0.00049965456,0.0021726163],"category_scores_gemma":[0.0028654293,0.00028554897,0.0007001207,0.00031843764,0.0006914664,0.0006689022,0.00047074092,0.00054159306,0.00023135486],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042068263,0.00004176163,0.0012350667,0.00010205098,0.000030366067,0.00008140312,0.000101790494,0.9171553,0.018674418,0.04635576,0.00019316773,0.015986806],"study_design_scores_gemma":[0.000004249557,0.000019533854,0.000055924433,0.0000053298695,0.000004578228,0.00001689689,0.000008937887,0.98967814,0.0043054083,0.005233167,0.0006634756,0.000004316832],"about_ca_topic_score_codex":0.0027419184,"about_ca_topic_score_gemma":0.0017502578,"teacher_disagreement_score":0.0027419184,"about_ca_system_score_codex":0.0007713075,"about_ca_system_score_gemma":0.0010341282,"threshold_uncertainty_score":0.007268131},"labels":[],"label_agreement":null},{"id":"W1976960802","doi":"10.1109/tcsii.2013.2258255","title":"12.5-Gb/s Full-Rate CDR With Wideband Quadrature Phase Shifting in Data Path","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"CMC Microsystems","keywords":"Quadrature (astronomy); Chip; Physics; CMOS; Voltage-controlled oscillator; Electronic engineering; Electrical engineering; Computer science; Voltage; Telecommunications; Optoelectronics; Engineering; Optics","score_opus":0.025942429673425936,"score_gpt":0.24451635413776548,"score_spread":0.21857392446433954,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1976960802","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5178052,0.0018680983,0.44881648,0.0005577919,0.00042893447,0.0004742979,0.0008879552,0.010508078,0.018653203],"genre_scores_gemma":[0.7731168,0.000570256,0.20881309,0.00036913843,0.0001335743,0.0001281388,0.000781481,0.00014684726,0.01594077],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995584,0.0000423763,0.0000233901,0.00009196776,0.00020585221,0.00007799824],"domain_scores_gemma":[0.99963284,0.00006164328,0.000046553694,0.000050991228,0.00017709342,0.000030803407],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00055719586,0.0002999087,0.00040526557,0.0003447033,0.00024053735,0.0006881491,0.0007288717,0.00066571723,0.0030973076],"category_scores_gemma":[0.0006519293,0.00022169713,0.00022526615,0.00037509995,0.00015758615,0.0005874693,0.00031187845,0.00048322292,0.0015930975],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005990471,0.00016978131,0.0011047154,0.00020415924,0.000042565844,0.0002672564,0.00013908558,0.001745132,0.9038802,0.0023515848,0.0027349934,0.08676151],"study_design_scores_gemma":[0.00034091776,0.0016007381,0.0036594276,0.0000618298,0.0001370423,0.0021682403,0.00006391068,0.058487106,0.88520676,0.00044380958,0.04774157,0.00008854548],"about_ca_topic_score_codex":0.0012279073,"about_ca_topic_score_gemma":0.0024336167,"teacher_disagreement_score":0.0030973076,"about_ca_system_score_codex":0.0004545557,"about_ca_system_score_gemma":0.00075813197,"threshold_uncertainty_score":0.010361493},"labels":[],"label_agreement":null},{"id":"W1977187109","doi":"10.5555/2492708.2493054","title":"Verifying jitter in an analog and mixed signal design using dynamic time warping","year":2012,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Jitter; Computer science; Phase-locked loop; MATLAB; SIGNAL (programming language); Dynamic time warping; Lock (firearm); Electronic engineering; Control theory (sociology); Algorithm; Engineering; Speech recognition; Artificial intelligence","score_opus":0.030950112670451283,"score_gpt":0.25345876149797203,"score_spread":0.22250864882752075,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1977187109","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038591404,0.000029836854,0.9604709,0.000019327754,0.000008524614,0.000041569212,0.0000140026405,0.00034557248,0.00047888898],"genre_scores_gemma":[0.7060091,0.000039832674,0.29330286,0.000034312314,0.000009854428,0.00011279903,0.00004405746,0.00006521152,0.00038201694],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99637586,0.001406341,0.00026449072,0.00044997112,0.0013390123,0.00016428396],"domain_scores_gemma":[0.98485154,0.010943723,0.0016788848,0.001441655,0.00096329727,0.00012093771],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0046485504,0.0008270587,0.0005184915,0.0009258704,0.0003928278,0.00085474463,0.0006981142,0.00069883885,0.0017672258],"category_scores_gemma":[0.01990501,0.00033868695,0.00064964616,0.00043684154,0.0010616635,0.0011509138,0.0005602575,0.00059868646,0.00023141043],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004953149,0.00013251555,0.005476392,0.00018848918,0.00015500556,0.00039655113,0.00018353238,0.8122034,0.050944686,0.029305968,0.00019779567,0.10032034],"study_design_scores_gemma":[0.000023964776,0.00025028497,0.00024323244,0.000008822086,0.000013699992,0.00011096132,0.000009116838,0.97039413,0.02515907,0.0035013047,0.00027569337,0.000009719531],"about_ca_topic_score_codex":0.0008091527,"about_ca_topic_score_gemma":0.0005271507,"teacher_disagreement_score":0.0046485504,"about_ca_system_score_codex":0.0006026504,"about_ca_system_score_gemma":0.0011055203,"threshold_uncertainty_score":0.024584174},"labels":[],"label_agreement":null},{"id":"W1977788500","doi":"10.1007/s10470-013-0042-x","title":"General-purpose high-speed integrated lock-in amplifier with 30 dB dynamic reserve at 20 MHz","year":2013,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Lock-in amplifier; Amplifier; SIGNAL (programming language); Integrator; Dynamic range; Amplitude; Sensitivity (control systems); Electrical engineering; Phase-locked loop; Phase (matter); Power (physics); Electronic engineering; Engineering; Physics; Computer science; Voltage; Phase noise; CMOS; Optics","score_opus":0.01047207581588805,"score_gpt":0.2184828611205936,"score_spread":0.20801078530470554,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1977788500","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37028095,0.0020238408,0.5284134,0.00110568,0.0007406863,0.0012284694,0.0017023417,0.03793843,0.056566227],"genre_scores_gemma":[0.8802071,0.0004155225,0.08093396,0.0011046857,0.00023688427,0.0003118302,0.0012143734,0.00081412785,0.03476142],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991979,0.00008224947,0.000043238302,0.00027501571,0.00024496822,0.0001565603],"domain_scores_gemma":[0.999443,0.0001494046,0.00005863554,0.00010511836,0.0001755489,0.00006839464],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006579602,0.0009771191,0.0010567921,0.0012096622,0.0008837458,0.000773738,0.0020140584,0.0011080708,0.017301474],"category_scores_gemma":[0.0008209954,0.000387288,0.00030708834,0.0011176127,0.00044579725,0.0012227702,0.00064215466,0.0007277077,0.005045208],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015094096,0.00044240264,0.002896211,0.00051156257,0.00009690149,0.00033356188,0.00030269058,0.0010058688,0.89541334,0.0038345556,0.011344961,0.08230851],"study_design_scores_gemma":[0.00053065113,0.0015871365,0.008799394,0.00008416843,0.00030590623,0.0024484699,0.00012699568,0.058447283,0.8613537,0.0013971091,0.06478352,0.00013571997],"about_ca_topic_score_codex":0.0007719998,"about_ca_topic_score_gemma":0.0027723166,"teacher_disagreement_score":0.017301474,"about_ca_system_score_codex":0.0006523435,"about_ca_system_score_gemma":0.00074993196,"threshold_uncertainty_score":0.05787921},"labels":[],"label_agreement":null},{"id":"W1978150078","doi":"10.1109/iscas.2010.5536987","title":"A novel type-based group delay equalization technique","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada","funders":"","keywords":"Computer science; Equalization (audio); Electronic engineering; Equalizer; SIGNAL (programming language); Analogue filter; Group delay and phase delay; Channel (broadcasting); Filter (signal processing); Adaptive equalizer; Matched filter; Modulation (music); Blind equalization; Algorithm; Telecommunications; Digital filter; Engineering; Physics","score_opus":0.013955201759584004,"score_gpt":0.24979050377030224,"score_spread":0.23583530201071823,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1978150078","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010864337,0.00049955817,0.98216575,0.000103649145,0.00026356202,0.00005168605,0.000033607554,0.0006984295,0.005319377],"genre_scores_gemma":[0.2348267,0.0009968086,0.7419316,0.00040582012,0.00045086507,0.000085917774,0.00014129194,0.00016921836,0.020991782],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997509,0.000028356919,0.000016233831,0.00005915514,0.00011438065,0.0000309677],"domain_scores_gemma":[0.9997718,0.00005516216,0.000028597178,0.00005392813,0.00007758055,0.000012903422],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016397503,0.0003753783,0.0003668701,0.00053109665,0.00039155362,0.0004440069,0.0009255604,0.00057550677,0.0032413907],"category_scores_gemma":[0.0004658734,0.00017650129,0.00043276738,0.0004758947,0.00031703722,0.0011051139,0.00045541747,0.00075578433,0.0018273836],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000269906,0.000103501814,0.0005308185,0.00021400524,0.00006915661,0.0002613104,0.000106803505,0.0073794043,0.50537336,0.034040295,0.0035152566,0.44813624],"study_design_scores_gemma":[0.000097710545,0.0005959848,0.0010556056,0.00004249575,0.00016541647,0.0039379005,0.000054216016,0.23600325,0.6541373,0.012157877,0.09162843,0.00012382011],"about_ca_topic_score_codex":0.00021478799,"about_ca_topic_score_gemma":0.00036119833,"teacher_disagreement_score":0.0032413907,"about_ca_system_score_codex":0.00024488335,"about_ca_system_score_gemma":0.00029161462,"threshold_uncertainty_score":0.010843515},"labels":[],"label_agreement":null},{"id":"W1978398053","doi":"10.1109/mwscas.2013.6674615","title":"Two-dimensional eye-opening monitor for serial links","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; Computer science; IBM; Embedding; Serial communication; Computer hardware; Enhanced Data Rates for GSM Evolution; CMOS; Chip; Computer vision; Artificial intelligence; Engineering; Electronic engineering; Optics; Telecommunications; Physics","score_opus":0.012929654668817117,"score_gpt":0.2587865188076844,"score_spread":0.24585686413886726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1978398053","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41849267,0.0017799087,0.56539446,0.00026045868,0.00019628707,0.00012234479,0.00017344764,0.0023143094,0.011266117],"genre_scores_gemma":[0.9032018,0.00028326348,0.09337165,0.00007983157,0.000034584427,0.00004226258,0.00004781818,0.000046724195,0.0028919766],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99970704,0.00005891406,0.000018519859,0.000052977546,0.00013427109,0.000028278197],"domain_scores_gemma":[0.99928623,0.00023115193,0.00019344287,0.00010186308,0.00014815989,0.000039106115],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036036203,0.00022735876,0.00022092863,0.00028800996,0.00015136965,0.000573735,0.00065729494,0.00031669164,0.0016293941],"category_scores_gemma":[0.0010984412,0.00016510606,0.0001268121,0.00026578392,0.00018839556,0.0005555384,0.00046177552,0.00029589562,0.00021583682],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00077670993,0.00008725994,0.0021018481,0.00027523746,0.00003248431,0.00041933137,0.00016476611,0.014492334,0.8569405,0.012707029,0.0015571879,0.110445336],"study_design_scores_gemma":[0.00010852901,0.0012673447,0.0033717642,0.000060214767,0.000058185316,0.0017094963,0.00007657986,0.24325615,0.7276587,0.0028148754,0.01953451,0.000083704916],"about_ca_topic_score_codex":0.0001584811,"about_ca_topic_score_gemma":0.00030453547,"teacher_disagreement_score":0.0016293941,"about_ca_system_score_codex":0.000327085,"about_ca_system_score_gemma":0.00021786928,"threshold_uncertainty_score":0.0054508448},"labels":[],"label_agreement":null},{"id":"W1979486444","doi":"10.1109/isscc.2010.5433972","title":"A 40GS/s 6b ADC in 65nm CMOS","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":89,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Effective number of bits; CMOS; Successive approximation ADC; Offset (computer science); Electronic engineering; Chip; Converters; Low-power electronics; Computer science; Electrical engineering; Power (physics); Engineering; Power consumption; Voltage; Capacitor; Physics","score_opus":0.0028575663130351705,"score_gpt":0.19523387920958,"score_spread":0.19237631289654483,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1979486444","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28102568,0.006721549,0.526213,0.0035752167,0.0016243432,0.0007797951,0.0036496033,0.037061032,0.13934973],"genre_scores_gemma":[0.5976135,0.002271509,0.32001522,0.00076506654,0.00023901959,0.00021560451,0.0019080499,0.00040961825,0.076562375],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99904615,0.000054742675,0.000056449593,0.00019966165,0.00047297767,0.00017001605],"domain_scores_gemma":[0.9996779,0.000055531134,0.00004211271,0.000047319703,0.00012061382,0.000056597342],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039577376,0.00051455793,0.00043015892,0.0008617123,0.0006219958,0.0010880097,0.00058185647,0.0008903061,0.021596424],"category_scores_gemma":[0.0007449924,0.00043461495,0.0002095182,0.00065651454,0.000311619,0.0014035533,0.0006014339,0.00081865094,0.009566295],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000630108,0.00010788619,0.0012510048,0.00050671614,0.000044284556,0.0004249159,0.0002814268,0.004377278,0.7158104,0.017040446,0.015985046,0.24354047],"study_design_scores_gemma":[0.0002875908,0.001055809,0.0028553042,0.00030772726,0.000106181644,0.0021676326,0.00026571844,0.047529258,0.53536963,0.008920622,0.40100121,0.00013326091],"about_ca_topic_score_codex":0.0043794336,"about_ca_topic_score_gemma":0.0081085665,"teacher_disagreement_score":0.021596424,"about_ca_system_score_codex":0.0007396872,"about_ca_system_score_gemma":0.0012202227,"threshold_uncertainty_score":0.07224727},"labels":[],"label_agreement":null},{"id":"W1979995538","doi":"10.1109/ccece.2008.4564907","title":"Stacked-ring oscillator with reduced phase noise","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Phase noise; Ring oscillator; CMOS; Oscillator phase noise; Noise (video); Electronic engineering; Dissipation; Electrical engineering; Inverter; Noise reduction; Ring (chemistry); Power (physics); Phase (matter); Materials science; Computer science; Physics; Acoustics; Engineering; Noise figure; Amplifier; Voltage","score_opus":0.017623785523269958,"score_gpt":0.2042882721873575,"score_spread":0.18666448666408755,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1979995538","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7771151,0.00061398593,0.21734035,0.00013564789,0.00016015468,0.000039970226,0.00013946378,0.0007984994,0.0036567799],"genre_scores_gemma":[0.9264942,0.00017173239,0.07180431,0.000046035504,0.000044894707,0.00001625315,0.00007866713,0.000020700732,0.0013233689],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999057,0.000011910958,0.000007404595,0.000024849676,0.000031419164,0.000018663231],"domain_scores_gemma":[0.9998987,0.000015229533,0.00003078446,0.00001349877,0.00003012648,0.000011710656],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000116054165,0.00025181985,0.00023804346,0.00013732386,0.00011595471,0.00024382587,0.0005243709,0.00027174313,0.00064517563],"category_scores_gemma":[0.00022438492,0.00012078753,0.00026711865,0.00018201605,0.0001272375,0.00037054604,0.00019282814,0.0002067869,0.00023121902],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007754817,0.00004216852,0.00063202315,0.00007452793,0.0000365577,0.0001272851,0.00002210348,0.009563199,0.96220696,0.0022100986,0.00021145194,0.024796106],"study_design_scores_gemma":[0.00006946553,0.0011015558,0.0018367474,0.000008925537,0.00014292412,0.0004709575,0.000017753156,0.124011286,0.8663037,0.00066544,0.005336009,0.000035245073],"about_ca_topic_score_codex":0.00019655225,"about_ca_topic_score_gemma":0.0005618695,"teacher_disagreement_score":0.00064517563,"about_ca_system_score_codex":0.00013984661,"about_ca_system_score_gemma":0.00016741408,"threshold_uncertainty_score":0.0021584034},"labels":[],"label_agreement":null},{"id":"W1981194455","doi":"10.1109/mwscas.2012.6291956","title":"A 30&amp;#x2013;40 GHz fractional-N frequency synthesizer development using a Verilog-A high-level design methodology","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Phase noise; Frequency synthesizer; dBc; Electronic engineering; Direct digital synthesizer; Computer science; PLL multibit; Transfer function; CMOS; Noise (video); Linearity; Control theory (sociology); Electrical engineering; Engineering","score_opus":0.3240402828491551,"score_gpt":0.3429515413472873,"score_spread":0.01891125849813219,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1981194455","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015768161,0.00010154218,0.9735304,0.00013490925,0.000045256696,0.00030389024,0.00013712634,0.0034868063,0.0064918115],"genre_scores_gemma":[0.17774573,0.00019803553,0.813487,0.00013992784,0.000021616848,0.00035351625,0.00029330188,0.0002779107,0.007482973],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99951017,0.00009677924,0.000035089244,0.000064478096,0.00025148175,0.00004205913],"domain_scores_gemma":[0.99960774,0.00014062163,0.000052759828,0.00006483897,0.000116101015,0.000018025403],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007613799,0.0003992919,0.00023230401,0.00033192514,0.00033505773,0.00062037143,0.0006724653,0.00034232723,0.0056340387],"category_scores_gemma":[0.0009357977,0.0003047992,0.0004251368,0.00011934771,0.000280597,0.0004759321,0.00025524772,0.0005381623,0.0019046703],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000272931,0.00024289645,0.0013320745,0.00071497593,0.00011289196,0.00079002324,0.000488812,0.12747352,0.45954627,0.04319753,0.0075293337,0.35829875],"study_design_scores_gemma":[0.00027750825,0.0013500903,0.0014515204,0.00021555305,0.0001163892,0.0016537943,0.00009020928,0.51375306,0.34451827,0.010004095,0.126479,0.00009052841],"about_ca_topic_score_codex":0.001570046,"about_ca_topic_score_gemma":0.0023792507,"teacher_disagreement_score":0.0056340387,"about_ca_system_score_codex":0.0005479682,"about_ca_system_score_gemma":0.0012517757,"threshold_uncertainty_score":0.018847764},"labels":[],"label_agreement":null},{"id":"W1982382171","doi":"10.1007/s11265-012-0656-8","title":"Differential Time Signaling Data-Link Architecture","year":2012,"lang":"en","type":"article","venue":"Journal of Signal Processing Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; University of Calgary","keywords":"Signal edge; Jitter; Computer science; Digital clock manager; SIGNAL (programming language); CMOS; Clock domain crossing; Field-programmable gate array; Bandwidth (computing); Electronic engineering; Computer hardware; Clock skew; Clock signal; Analog signal; Engineering; Telecommunications; Digital signal processing; Synchronous circuit","score_opus":0.025416521384771053,"score_gpt":0.25504651168256015,"score_spread":0.2296299902977891,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1982382171","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19813767,0.001414124,0.7608397,0.0006249111,0.0005804638,0.00024123414,0.0004916689,0.005975781,0.031694412],"genre_scores_gemma":[0.86975825,0.0005223189,0.11559625,0.0003705693,0.00015702072,0.000113902686,0.00048331806,0.000069526715,0.012928928],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996896,0.00003473758,0.00002655302,0.000059975842,0.00013986781,0.000049289447],"domain_scores_gemma":[0.9997608,0.000031974447,0.000039195867,0.000043434145,0.000101502235,0.000023011142],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020824159,0.00027243345,0.00018971959,0.00052516366,0.000303069,0.0008314533,0.0011146426,0.0005038915,0.0045379447],"category_scores_gemma":[0.00029354406,0.00016640428,0.00014975484,0.00046915645,0.0002575225,0.00075281854,0.00039264993,0.000503408,0.0010108044],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000590478,0.00017277595,0.0020297025,0.0004916126,0.000054136854,0.00049778604,0.00023285935,0.014973469,0.7137934,0.05416752,0.005912934,0.20708331],"study_design_scores_gemma":[0.00013796655,0.0015981247,0.0020313652,0.000056500525,0.00009678023,0.0019704232,0.00007645017,0.16799538,0.72842354,0.005810697,0.091706246,0.000096455704],"about_ca_topic_score_codex":0.00044457059,"about_ca_topic_score_gemma":0.00067707035,"teacher_disagreement_score":0.0045379447,"about_ca_system_score_codex":0.0006221537,"about_ca_system_score_gemma":0.00045708497,"threshold_uncertainty_score":0.015180945},"labels":[],"label_agreement":null},{"id":"W1983199680","doi":"10.1145/1973009.1973099","title":"Time-mode reconstruction iir filters for ΣΔ phase modulation applications","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Infinite impulse response; Delta-sigma modulation; Computer science; Narrowband; Filter (signal processing); Reconstruction filter; Network synthesis filters; CMOS; Topology (electrical circuits); Filter design; Digital filter; Engineering; Electrical engineering; Root-raised-cosine filter","score_opus":0.028050350141527413,"score_gpt":0.27580223062087905,"score_spread":0.24775188047935165,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1983199680","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049541317,0.0012400625,0.9414361,0.00022825888,0.000093291936,0.00009796314,0.00004487732,0.00073342636,0.0065847575],"genre_scores_gemma":[0.3617468,0.0015119592,0.62223697,0.00030086093,0.00016763217,0.00012235726,0.00015285355,0.00013667342,0.013623965],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999879,0.000019611272,0.000008864989,0.000022059518,0.0000552353,0.000015356569],"domain_scores_gemma":[0.9998049,0.00006217681,0.00004162035,0.00002295832,0.000056277968,0.000012139237],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029341705,0.00051859184,0.00022625804,0.0003241579,0.00025311174,0.0005417443,0.00034323634,0.00061342306,0.0031430332],"category_scores_gemma":[0.00045495233,0.00017031355,0.00025678673,0.00020555925,0.00017502948,0.00041397187,0.000104449224,0.0004889656,0.0013000546],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014868133,0.00006158589,0.00045201226,0.0001631396,0.000022380636,0.00012334638,0.00011171745,0.0038934282,0.8202167,0.008770739,0.0006355432,0.1654007],"study_design_scores_gemma":[0.0000855765,0.0011319269,0.001767212,0.000059694758,0.00008606323,0.0009872023,0.000053490538,0.07177505,0.86239976,0.0025822762,0.05902797,0.000043913344],"about_ca_topic_score_codex":0.00022277483,"about_ca_topic_score_gemma":0.00059861405,"teacher_disagreement_score":0.0031430332,"about_ca_system_score_codex":0.0003033844,"about_ca_system_score_gemma":0.00031279586,"threshold_uncertainty_score":0.010514498},"labels":[],"label_agreement":null},{"id":"W1985574186","doi":"10.1109/tcsii.2014.2362715","title":"Truly Random Number Generator Based on a Ring Oscillator Utilizing Last Passage Time","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":60,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"National Institute of Standards and Technology; CMC Microsystems","keywords":"Jitter; Ring oscillator; Phase noise; Random number generation; Voltage-controlled oscillator; Randomness tests; NIST; CMOS; Computer science; Randomness; Electronic engineering; Electrical engineering; Voltage; Engineering; Mathematics; Statistics","score_opus":0.012010915832986978,"score_gpt":0.21541165929699843,"score_spread":0.20340074346401146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1985574186","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05315531,0.00064620085,0.937951,0.0001691009,0.0001985873,0.00029620534,0.00020304401,0.0017797982,0.005600718],"genre_scores_gemma":[0.57967925,0.00035925076,0.41614667,0.00013951634,0.00005738695,0.0002838979,0.00018184251,0.00008898952,0.0030631486],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99946266,0.00013956708,0.00003234812,0.00011507802,0.00020433629,0.000045996123],"domain_scores_gemma":[0.9996685,0.00012681831,0.00006225921,0.000052375148,0.00007289233,0.000017244533],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004909194,0.00027920987,0.00032921953,0.00027387307,0.00017848969,0.0003656067,0.0007013421,0.00033788616,0.0011225197],"category_scores_gemma":[0.0008473433,0.0001651599,0.00022357557,0.00023449998,0.00027179235,0.00046152514,0.00023500201,0.0003681219,0.00034154113],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037564844,0.00010288321,0.0020974758,0.00058249466,0.00009506461,0.00076813844,0.00018438601,0.105249055,0.6865538,0.080592744,0.002928382,0.120469965],"study_design_scores_gemma":[0.000082915,0.00081226614,0.0011443689,0.0000351729,0.00005616509,0.00083440245,0.000013875503,0.7274143,0.24210599,0.004590501,0.022832695,0.00007727437],"about_ca_topic_score_codex":0.000279026,"about_ca_topic_score_gemma":0.0004394894,"teacher_disagreement_score":0.0011225197,"about_ca_system_score_codex":0.00034147536,"about_ca_system_score_gemma":0.00028879664,"threshold_uncertainty_score":0.0037552714},"labels":[],"label_agreement":null},{"id":"W1985701715","doi":"10.1109/isscc.2011.5746351","title":"A pattern-guided adaptive equalizer in 65nm CMOS","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Asynchronous communication; Adaptive equalizer; CMOS; Channel (broadcasting); Electronic engineering; Synchronization (alternating current); Real-time computing; Equalizer; Engineering; Telecommunications","score_opus":0.09067149016205232,"score_gpt":0.2577204304329909,"score_spread":0.16704894027093858,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1985701715","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2851688,0.001965883,0.6477798,0.0012599516,0.0006207211,0.0003658087,0.00059990014,0.0082453955,0.053993773],"genre_scores_gemma":[0.7810416,0.0006939301,0.191573,0.00023548484,0.00006948204,0.000111903035,0.00032038154,0.000104535124,0.025849659],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998609,0.000012877551,0.000009673415,0.000030962365,0.000058855625,0.000026692347],"domain_scores_gemma":[0.9999374,0.000010856943,0.000013514957,0.000008538112,0.000023476754,0.000006240215],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001046043,0.0002676208,0.0001759112,0.00021392509,0.00023779554,0.00048819327,0.00058153877,0.00035753244,0.0027311447],"category_scores_gemma":[0.00021685977,0.00016386936,0.00020937681,0.00018740623,0.00010518115,0.00044191233,0.00021443357,0.00032645382,0.0011608093],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039780771,0.00010989009,0.0013385618,0.0002953846,0.00008301136,0.000398567,0.00017627569,0.03418152,0.79032004,0.026240604,0.0071888184,0.13926959],"study_design_scores_gemma":[0.0001593675,0.00067767437,0.0027582243,0.00007778641,0.00011954883,0.0006910571,0.00008159219,0.29918182,0.62339807,0.003030824,0.06976113,0.00006299294],"about_ca_topic_score_codex":0.003330864,"about_ca_topic_score_gemma":0.005258904,"teacher_disagreement_score":0.003330864,"about_ca_system_score_codex":0.0006999286,"about_ca_system_score_gemma":0.00067652436,"threshold_uncertainty_score":0.009136617},"labels":[],"label_agreement":null},{"id":"W1986425819","doi":"10.1109/mwscas.2006.382196","title":"A Gigahertz Cyclic Injection DLL Clock Generator with an Infinite Acquisition Range","year":2006,"lang":"en","type":"article","venue":"2006 49th IEEE International Midwest Symposium on Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Clock generator; Phase noise; CMOS; Frequency divider; Offset (computer science); Frequency offset; Electronic engineering; Computer science; Electrical engineering; Signal edge; Engineering; Clock signal; Channel (broadcasting); Orthogonal frequency-division multiplexing","score_opus":0.014738289399479305,"score_gpt":0.2317356924355486,"score_spread":0.2169974030360693,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1986425819","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.119945236,0.0012026946,0.8585355,0.0006832391,0.00026822696,0.00024324343,0.00031127143,0.0045402683,0.014270356],"genre_scores_gemma":[0.7081085,0.00023781184,0.28516313,0.00055482803,0.00015297519,0.00013992001,0.00025427775,0.00016777692,0.0052207406],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99961156,0.000049934137,0.000023134176,0.00008369096,0.00018466817,0.000047034162],"domain_scores_gemma":[0.99949455,0.00013866207,0.000108245426,0.00007825738,0.0001337563,0.00004647894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000369401,0.0002576033,0.00020876144,0.00064372545,0.00022971928,0.0004572614,0.0009170124,0.0003694554,0.0019584873],"category_scores_gemma":[0.00066845387,0.00019745198,0.00012571503,0.00041147586,0.0002722208,0.00047586882,0.0003673398,0.00043559755,0.00060959364],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039122187,0.000099626326,0.0019677437,0.00025643726,0.000021611535,0.00027112875,0.00016717767,0.0023004091,0.66539294,0.016177926,0.0024351384,0.31051868],"study_design_scores_gemma":[0.00025219208,0.0013110357,0.0034586065,0.00006276689,0.00007997472,0.0031068295,0.00003610654,0.07756264,0.84834576,0.0023747396,0.06330526,0.00010408252],"about_ca_topic_score_codex":0.00025772688,"about_ca_topic_score_gemma":0.0004931925,"teacher_disagreement_score":0.0019584873,"about_ca_system_score_codex":0.0005096736,"about_ca_system_score_gemma":0.00046377763,"threshold_uncertainty_score":0.006551802},"labels":[],"label_agreement":null},{"id":"W1987047565","doi":"10.1109/mwscas.2008.4616844","title":"Inter-signal timing skew compensation of parallel links with current-mode incremental signaling","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Skew; Clock skew; SIGNAL (programming language); Computer science; Current-mode logic; CMOS; Electronic engineering; Channel (broadcasting); Compensation (psychology); Electrical impedance; Clock domain crossing; Clock signal; Electrical engineering; Jitter; Telecommunications; Engineering; Synchronous circuit","score_opus":0.03657113233849708,"score_gpt":0.26730956131518385,"score_spread":0.23073842897668678,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1987047565","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2031191,0.0005634459,0.790539,0.00012117798,0.00012978884,0.00007254419,0.000035528577,0.0011789958,0.004240412],"genre_scores_gemma":[0.85226506,0.0002459604,0.1449038,0.000069371294,0.000090790716,0.000035229226,0.00006523776,0.000050613915,0.0022738175],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996729,0.000043944863,0.000023401031,0.000054792017,0.00016926033,0.000035861758],"domain_scores_gemma":[0.99937636,0.00013062595,0.00018518265,0.000120369026,0.00016384508,0.000023733914],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035500075,0.00045944212,0.00019840049,0.00048151062,0.00036575977,0.0005393246,0.0009985542,0.00034401636,0.0012828374],"category_scores_gemma":[0.0010872963,0.00017253899,0.00018880339,0.0004202043,0.00022459103,0.0008370297,0.00036926527,0.00039658108,0.00029245156],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047389205,0.00015918039,0.0027775974,0.00017915593,0.000049437367,0.00021100188,0.00020477398,0.04099227,0.48563913,0.014514144,0.0008872808,0.45391214],"study_design_scores_gemma":[0.00007615518,0.00086340116,0.0015079734,0.000041965093,0.000112762245,0.0010661555,0.000056838908,0.36222368,0.61272246,0.004445625,0.016813468,0.00006945159],"about_ca_topic_score_codex":0.00036168314,"about_ca_topic_score_gemma":0.00077383313,"teacher_disagreement_score":0.0012828374,"about_ca_system_score_codex":0.00031049442,"about_ca_system_score_gemma":0.0004435312,"threshold_uncertainty_score":0.0042915344},"labels":[],"label_agreement":null},{"id":"W1987421238","doi":"10.1049/el:20053165","title":"4 Gbit/s receiver with adaptive blind DFE","year":2005,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Gigabit; Electronic engineering; Computer science; Comparator; Power consumption; Power (physics); Engineering; Electrical engineering; Computer hardware; Voltage; Physics","score_opus":0.006815048171610891,"score_gpt":0.19445874446665976,"score_spread":0.18764369629504887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1987421238","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33754203,0.0010021058,0.6440578,0.00072266447,0.0002789528,0.00037347237,0.0002873634,0.006061598,0.009673967],"genre_scores_gemma":[0.49082646,0.00039399439,0.49072683,0.0002603039,0.0002994347,0.00016338004,0.00028999895,0.000082362494,0.016957322],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993405,0.00011546011,0.000049734514,0.000117004194,0.0002920741,0.000085255764],"domain_scores_gemma":[0.9995307,0.00009519249,0.00008374087,0.00008548084,0.00017329087,0.000031673397],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008167272,0.00083808403,0.000972197,0.0008820464,0.0004274764,0.0008699359,0.0011723053,0.0016868294,0.0032504515],"category_scores_gemma":[0.0010194897,0.0005223702,0.00042995543,0.00057222444,0.00044164847,0.0011634955,0.0007524133,0.00083855493,0.0016772945],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008730519,0.00020584727,0.0014289838,0.00020845576,0.00008281058,0.00026669324,0.000118193035,0.0060842456,0.8953405,0.003999239,0.0014232778,0.0899687],"study_design_scores_gemma":[0.00045722676,0.001697622,0.002488558,0.000055942135,0.0002085611,0.0020084584,0.000029572582,0.1798051,0.7885783,0.0019044685,0.022614699,0.00015138627],"about_ca_topic_score_codex":0.0007435236,"about_ca_topic_score_gemma":0.0009947906,"teacher_disagreement_score":0.0032504515,"about_ca_system_score_codex":0.000555125,"about_ca_system_score_gemma":0.0005578936,"threshold_uncertainty_score":0.010873854},"labels":[],"label_agreement":null},{"id":"W1988989949","doi":"10.1109/mwscas.2010.5548573","title":"Design of low-voltage wide tuning range CMOS multipass voltage-controlled ring oscillator","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Phase noise; Ring oscillator; CMOS; PMOS logic; Voltage-controlled oscillator; Vackář oscillator; Phase-locked loop; Variable-frequency oscillator; Electronic engineering; Delay line oscillator; Offset (computer science); Voltage; Materials science; Electrical engineering; Frequency offset; Transistor; Optoelectronics; Local oscillator; Engineering; Computer science","score_opus":0.011775334968135513,"score_gpt":0.2232524607414068,"score_spread":0.2114771257732713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988989949","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.100257464,0.0017014893,0.88426095,0.0003446944,0.00018156524,0.00020153714,0.00015004918,0.002011092,0.010891115],"genre_scores_gemma":[0.7894975,0.0005040268,0.201242,0.00022597883,0.000106141866,0.00015628515,0.00016186292,0.00008185426,0.008024367],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997681,0.000028359973,0.000014736342,0.00007516949,0.00008700004,0.000026671958],"domain_scores_gemma":[0.9998977,0.000018804009,0.000022931632,0.000009560138,0.00004138103,0.000009691315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017507772,0.0002601589,0.0003016108,0.0001998661,0.0002312609,0.00048515166,0.00087022857,0.0004355452,0.0019479552],"category_scores_gemma":[0.000215843,0.00021952386,0.00022268583,0.00010908044,0.00012207631,0.00030975175,0.0002270598,0.00024522308,0.0007219927],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020588572,0.000055882527,0.0010948611,0.000302606,0.00008482976,0.00041229778,0.000164267,0.013299297,0.8448713,0.0057662698,0.0014816662,0.13226086],"study_design_scores_gemma":[0.00041699116,0.0019797185,0.0047949366,0.0001002079,0.00026359427,0.003456179,0.00009956092,0.3194509,0.60364306,0.0028545593,0.06282919,0.00011113265],"about_ca_topic_score_codex":0.00041887615,"about_ca_topic_score_gemma":0.0007468541,"teacher_disagreement_score":0.0019479552,"about_ca_system_score_codex":0.00028179,"about_ca_system_score_gemma":0.00023695608,"threshold_uncertainty_score":0.0065166354},"labels":[],"label_agreement":null},{"id":"W1989641733","doi":"10.1063/1.4900661","title":"CMOS time-to-digital converter based on a pulse-mixing scheme","year":2014,"lang":"en","type":"article","venue":"Review of Scientific Instruments","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"TDC Research; Ministry of Science and Technology, Taiwan","keywords":"Materials science; Pulse (music); CMOS; Mixing (physics); Resolution (logic); Time-to-digital converter; Pulse-width modulation; Sensitivity (control systems); Power (physics); Chip; Thermal; Voltage; Electronic engineering; Computer science; Optics; Jitter; Optoelectronics; Physics; Telecommunications","score_opus":0.010286287388281062,"score_gpt":0.23174265413328612,"score_spread":0.22145636674500507,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989641733","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.089064635,0.017848784,0.85761523,0.00080978667,0.001024027,0.0004050486,0.0003880448,0.0026299956,0.030214407],"genre_scores_gemma":[0.42397237,0.008040033,0.5532323,0.0005816906,0.00039864334,0.00019225597,0.00023094383,0.00004966615,0.013302114],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968016,0.000028202483,0.00002609015,0.00007734851,0.00016288503,0.000025248066],"domain_scores_gemma":[0.99977404,0.00005571504,0.000031426476,0.00003053031,0.00009429314,0.000014042757],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026056825,0.000332217,0.00027765558,0.00048947486,0.00023600008,0.0005995933,0.0010503929,0.0005836213,0.0018893274],"category_scores_gemma":[0.00038478716,0.0002159138,0.00020910607,0.0007381787,0.00028520694,0.0010274304,0.00024973752,0.0006529715,0.00073378364],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019537164,0.000062588384,0.00034656303,0.0005360322,0.000025226453,0.00014163321,0.00009074264,0.0017463674,0.75763685,0.019360073,0.0015298678,0.21832868],"study_design_scores_gemma":[0.0000984188,0.00083950727,0.0010486749,0.000065336484,0.000098999815,0.0014770912,0.000029693201,0.061647344,0.8213028,0.0027995375,0.11052876,0.00006391061],"about_ca_topic_score_codex":0.000419118,"about_ca_topic_score_gemma":0.00047779278,"teacher_disagreement_score":0.0018893274,"about_ca_system_score_codex":0.0005711001,"about_ca_system_score_gemma":0.00043185518,"threshold_uncertainty_score":0.006320417},"labels":[],"label_agreement":null},{"id":"W1989709885","doi":"10.1109/fmcad.2013.6679399","title":"Verifying global convergence for a digital phase-locked loop","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; Computer science; Control theory (sociology); Convergence (economics); Quantization (signal processing); Solver; Lock (firearm); Transfer function; Algorithm; Jitter; Engineering; Telecommunications","score_opus":0.015571139648465486,"score_gpt":0.26736507572606977,"score_spread":0.2517939360776043,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989709885","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034657855,0.00003941716,0.96113724,0.00011449521,0.000036730144,0.000058943042,0.00009336863,0.0009001629,0.0029618223],"genre_scores_gemma":[0.86579686,0.000065993976,0.13108172,0.00012914932,0.000020662472,0.00014796764,0.00016081693,0.00032330115,0.0022734965],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99544734,0.0012920054,0.00027070363,0.0006571142,0.0018850883,0.0004477114],"domain_scores_gemma":[0.98330116,0.012464323,0.0006631261,0.0011858849,0.0022136671,0.00017181813],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0049731983,0.0008701593,0.0007765042,0.00070280745,0.0006924489,0.0016715436,0.0009588174,0.0011113553,0.004550067],"category_scores_gemma":[0.022024222,0.0004040801,0.001463186,0.00027196162,0.002613494,0.0017924835,0.0023079661,0.001570333,0.0007539145],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000693053,0.00013690456,0.004010316,0.0004521297,0.0001653236,0.0014478075,0.0011368333,0.6396891,0.0739913,0.22418745,0.0017353212,0.052354492],"study_design_scores_gemma":[0.00007633355,0.0002624195,0.00022203685,0.00006288027,0.0000293369,0.00019188458,0.00010127598,0.9022126,0.047528096,0.047000658,0.0022772888,0.000035135323],"about_ca_topic_score_codex":0.0014917445,"about_ca_topic_score_gemma":0.0010116238,"teacher_disagreement_score":0.0049731983,"about_ca_system_score_codex":0.0007890568,"about_ca_system_score_gemma":0.0017020499,"threshold_uncertainty_score":0.026301146},"labels":[],"label_agreement":null},{"id":"W1989844910","doi":"10.1049/iet-cds.2013.0159","title":"Design techniques for decision feedback equalisation of multi‐giga‐bit‐per‐second serial data links: a state‐of‐the‐art review","year":2014,"lang":"en","type":"review","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Semtech (Canada); Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Electronic engineering; Computer science; Channel (broadcasting); Implementation; Bandwidth (computing); Data transmission; Power consumption; Serial communication; Intersymbol interference; Transmission (telecommunications); State (computer science); Bit error rate; Engineering; Computer engineering; Power (physics); Computer hardware; Telecommunications; Algorithm","score_opus":0.12799706129643645,"score_gpt":0.35969039473888137,"score_spread":0.23169333344244492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989844910","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001501995,0.96332675,0.029190335,0.00025733607,0.0003994382,0.00003453457,0.00003394036,0.00006531678,0.0051903185],"genre_scores_gemma":[0.013584724,0.9599018,0.02172234,0.00022588528,0.00036467978,0.000053128522,0.000083178,0.000022648612,0.0040415796],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996586,0.000037051654,0.000044561315,0.00006880419,0.0001657175,0.000025285399],"domain_scores_gemma":[0.99937624,0.00036572636,0.00008006079,0.000026127478,0.0001399088,0.000012020949],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00071086205,0.00087198947,0.00096009666,0.001669704,0.0002193818,0.00081391353,0.00092764915,0.0009969928,0.0033219256],"category_scores_gemma":[0.0011626586,0.00060851657,0.0006066941,0.0013934346,0.00039901256,0.0013729583,0.0005637017,0.0011233017,0.0018029802],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004558443,0.000058335303,0.00018592285,0.00960671,0.00006134537,0.00014324552,0.000065436136,0.002980016,0.012781405,0.008034074,0.0035583936,0.96247953],"study_design_scores_gemma":[0.000029901646,0.0005077905,0.001277329,0.0043125115,0.00024445486,0.0029858407,0.00014806603,0.008119156,0.033784885,0.007153184,0.9413178,0.00011913972],"about_ca_topic_score_codex":0.00042040768,"about_ca_topic_score_gemma":0.0005263667,"teacher_disagreement_score":0.0033219256,"about_ca_system_score_codex":0.00038583914,"about_ca_system_score_gemma":0.00060446217,"threshold_uncertainty_score":0.011112928},"labels":[],"label_agreement":null},{"id":"W1990996078","doi":"10.1109/icecs.2012.6463538","title":"A dead-zone free and linearized digital PLL","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"DPLL algorithm; Phase-locked loop; Dead zone; Spurious relationship; Control theory (sociology); Phase noise; Jitter; Quantization (signal processing); Offset (computer science); Computer science; Time-to-digital converter; Electronic engineering; Engineering; Algorithm","score_opus":0.009608925670270857,"score_gpt":0.20692942864094516,"score_spread":0.1973205029706743,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1990996078","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026078088,0.0005627743,0.9563219,0.00039372148,0.0002004847,0.00008235443,0.000110432804,0.0038733634,0.0123768095],"genre_scores_gemma":[0.6559936,0.00041653722,0.32283628,0.0005331163,0.00022563791,0.000104392086,0.00020109459,0.00013437589,0.019554948],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99959666,0.00005032215,0.000018497502,0.00008567076,0.00022429554,0.000024679626],"domain_scores_gemma":[0.999798,0.000044929242,0.000027769845,0.000043058015,0.00006776961,0.000018429431],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020415895,0.0002885005,0.00030198973,0.00033334963,0.0003192444,0.00083308225,0.00092378503,0.000726427,0.0030240184],"category_scores_gemma":[0.0005075381,0.00020080284,0.00019296187,0.00026019834,0.00034606006,0.0006562196,0.00047693803,0.0004936457,0.0014678828],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041757387,0.00010040963,0.00076975394,0.00040096958,0.0000554263,0.0004948358,0.00035555335,0.03187976,0.58460844,0.042792857,0.0044849324,0.33363944],"study_design_scores_gemma":[0.00029141002,0.0012305868,0.0016617224,0.000089980196,0.00011702828,0.0023175313,0.00007503715,0.5316686,0.35068747,0.010824502,0.100881144,0.00015494622],"about_ca_topic_score_codex":0.00032469918,"about_ca_topic_score_gemma":0.00044448988,"teacher_disagreement_score":0.0030240184,"about_ca_system_score_codex":0.00033134085,"about_ca_system_score_gemma":0.00034738125,"threshold_uncertainty_score":0.010116339},"labels":[],"label_agreement":null},{"id":"W1991920060","doi":"10.1155/2013/364982","title":"Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration","year":2013,"lang":"en","type":"article","venue":"Journal of Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Jitter; Electronic engineering; Phase-locked loop; Voltage-controlled oscillator; CMOS; Electronic oscillator; Phase noise; Engineering; Direct digital synthesizer; Coupling (piping); Electrical engineering; Voltage; Frequency synthesizer; Computer science","score_opus":0.006177833629927643,"score_gpt":0.1912287525020245,"score_spread":0.18505091887209688,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1991920060","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68489236,0.00074716547,0.30650398,0.00013839743,0.00007250895,0.000071593764,0.0001163857,0.0025211894,0.004936416],"genre_scores_gemma":[0.9728478,0.000059885693,0.026177011,0.00002020912,0.000011250064,0.00001479243,0.000028787255,0.000025513049,0.00081473787],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977726,0.000043888216,0.000012350232,0.000044791155,0.00009370976,0.000028018041],"domain_scores_gemma":[0.99970204,0.000109417786,0.0000962456,0.00003563768,0.000038189086,0.000018456154],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002617874,0.00027094453,0.0002738997,0.00028585648,0.00019259517,0.00037478955,0.0005327145,0.00029923953,0.0011923221],"category_scores_gemma":[0.0004871877,0.00013904907,0.00018875515,0.00016518384,0.00012496542,0.00037114616,0.00020715751,0.0002489758,0.00032151287],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028320443,0.00017959147,0.0059398757,0.00017253855,0.00005100848,0.0002712084,0.00015916431,0.032728363,0.8889017,0.008473651,0.0010794923,0.061760165],"study_design_scores_gemma":[0.000051357834,0.0006972748,0.0034931237,0.000028431494,0.000058748104,0.0004059515,0.000040450555,0.52294827,0.46419895,0.0008441413,0.0072003203,0.0000328919],"about_ca_topic_score_codex":0.0005220345,"about_ca_topic_score_gemma":0.0012236049,"teacher_disagreement_score":0.0011923221,"about_ca_system_score_codex":0.00044511573,"about_ca_system_score_gemma":0.00027878798,"threshold_uncertainty_score":0.003988743},"labels":[],"label_agreement":null},{"id":"W1992558167","doi":"10.1145/1723112.1723161","title":"Towards 5ps resolution TDC on a dynamically reconfigurable FPGA (abstract only)","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Field-programmable gate array; Control reconfiguration; Computer science; Vernier scale; Virtex; Embedded system; Computer hardware; Physics","score_opus":0.011095096993678956,"score_gpt":0.23744877386667826,"score_spread":0.22635367687299932,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1992558167","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33345735,0.0030680178,0.6206037,0.0009571076,0.00061444857,0.00031071543,0.00043941353,0.006717736,0.03383162],"genre_scores_gemma":[0.66178215,0.0005738837,0.32925472,0.00022864873,0.000117531374,0.000084582854,0.00023716463,0.00013983416,0.007581506],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996816,0.00005404873,0.000017694985,0.00007115496,0.00013329789,0.000042198255],"domain_scores_gemma":[0.9997242,0.00010985749,0.00003106306,0.00004909627,0.00006132202,0.00002433315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041865,0.0003349667,0.0002192877,0.00041517685,0.00017043279,0.00063722127,0.0006002526,0.00042909695,0.0052410164],"category_scores_gemma":[0.0006529226,0.00016298472,0.00012190634,0.00028697663,0.00024949666,0.00055368035,0.00023774135,0.000588726,0.0007837707],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048905035,0.00007979748,0.0011538799,0.00023614909,0.000037252135,0.00043339795,0.00015580915,0.008282797,0.70089126,0.013685322,0.0036181877,0.27093711],"study_design_scores_gemma":[0.00017155599,0.0008583634,0.0029772427,0.00008849375,0.00005592622,0.0017008599,0.000072196744,0.091708764,0.8354198,0.00217803,0.064697094,0.00007156498],"about_ca_topic_score_codex":0.0007296118,"about_ca_topic_score_gemma":0.0008531066,"teacher_disagreement_score":0.0052410164,"about_ca_system_score_codex":0.00041777868,"about_ca_system_score_gemma":0.00031627313,"threshold_uncertainty_score":0.017532885},"labels":[],"label_agreement":null},{"id":"W1993112486","doi":"10.1007/s10470-007-9093-1","title":"Design of high-speed clock and data recovery circuits","year":2007,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Phase detector; Detector; Asynchronous circuit; Data recovery; Phase-locked loop; Electronic engineering; Electronic circuit; Clock domain crossing; Clock signal; Computer hardware; Synchronous circuit; Electrical engineering; Engineering; Jitter; Telecommunications; Voltage","score_opus":0.038376033431663466,"score_gpt":0.26356392902025627,"score_spread":0.2251878955885928,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993112486","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0667598,0.0023282145,0.9121339,0.00036461363,0.00016954808,0.00033891154,0.00017936116,0.0018704652,0.015855188],"genre_scores_gemma":[0.61019,0.0011629164,0.37552086,0.00030556283,0.00017472988,0.00032648185,0.00027973557,0.00013764249,0.011902069],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997242,0.000040360344,0.00001431904,0.00005786201,0.00011819001,0.00004498389],"domain_scores_gemma":[0.9996556,0.00009123344,0.000077625635,0.000036586993,0.000121551304,0.000017408687],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003844174,0.00045174043,0.00032414,0.00052252534,0.00042504966,0.00092517555,0.0014545337,0.0006764744,0.0037961216],"category_scores_gemma":[0.00074513303,0.00038062787,0.00021697723,0.00041473046,0.00019832334,0.0006187889,0.00030251304,0.000364474,0.0009126759],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005425664,0.00019389325,0.001132096,0.0008227833,0.00015313255,0.00026295878,0.00018752766,0.08985041,0.42732993,0.06726243,0.007332415,0.40492982],"study_design_scores_gemma":[0.00035440992,0.0010710983,0.0020021487,0.00011316527,0.00022520006,0.00065818377,0.00007271111,0.53452593,0.38206753,0.01137443,0.067460954,0.0000742054],"about_ca_topic_score_codex":0.00070692383,"about_ca_topic_score_gemma":0.0014470285,"teacher_disagreement_score":0.0037961216,"about_ca_system_score_codex":0.00064043084,"about_ca_system_score_gemma":0.0006322068,"threshold_uncertainty_score":0.012699306},"labels":[],"label_agreement":null},{"id":"W1994255476","doi":"10.1109/icsict.2012.6466718","title":"A fast-lock PLL with over-tuning control","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Computer science; Lock (firearm); Frequency synthesizer; Electronic engineering; PLL multibit; Phase noise; Engineering","score_opus":0.006348226349531105,"score_gpt":0.20322894106514983,"score_spread":0.19688071471561872,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994255476","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03117941,0.0006029312,0.95733243,0.00024791318,0.00031507402,0.0001432315,0.00007821137,0.002385444,0.007715428],"genre_scores_gemma":[0.7889821,0.00035082368,0.19905378,0.00028461174,0.0002291775,0.00012581231,0.00007023724,0.000094203635,0.010809208],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99949026,0.000061647544,0.000028590954,0.00015376379,0.00022660324,0.000039056547],"domain_scores_gemma":[0.9997743,0.000059627768,0.000032778127,0.00004276178,0.00006635726,0.0000242242],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037730846,0.00033000513,0.0005008481,0.00031163264,0.0004188829,0.00088190107,0.0007254567,0.0008034617,0.0024666744],"category_scores_gemma":[0.0006444449,0.00016440416,0.00023012418,0.00031227234,0.0002858039,0.0006428215,0.0004354956,0.00050868426,0.0008290783],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000583612,0.0001776521,0.001164223,0.00034803248,0.000056209432,0.0006425891,0.0002219852,0.027280832,0.5930365,0.019569127,0.002822081,0.3540971],"study_design_scores_gemma":[0.00031556876,0.00145215,0.0019816565,0.000055250282,0.00010189779,0.0033933213,0.00004019256,0.6392311,0.28964898,0.005042604,0.058616843,0.00012036577],"about_ca_topic_score_codex":0.00043332652,"about_ca_topic_score_gemma":0.00043096012,"teacher_disagreement_score":0.0024666744,"about_ca_system_score_codex":0.00026690835,"about_ca_system_score_gemma":0.0005155499,"threshold_uncertainty_score":0.008251846},"labels":[],"label_agreement":null},{"id":"W1994488438","doi":"10.1049/iet-com:20060554","title":"On economical timing-error detectors for QAM receivers","year":2007,"lang":"en","type":"article","venue":"IET Communications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Jitter; Detector; Computer science; QAM; Impulse (physics); Symbol rate; Finite impulse response; Filter (signal processing); Reduction (mathematics); Digital filter; Control theory (sociology); Quadrature amplitude modulation; Bandwidth (computing); Electronic engineering; Algorithm; Bit error rate; Telecommunications; Physics; Mathematics; Decoding methods; Engineering","score_opus":0.0656070804619381,"score_gpt":0.3267254817267234,"score_spread":0.2611184012647853,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994488438","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02453073,0.0017230405,0.968627,0.00022435284,0.000041161962,0.000033901786,0.000019699239,0.00013728665,0.004662757],"genre_scores_gemma":[0.5269036,0.002482923,0.46640745,0.00020006795,0.00024422907,0.00008781688,0.000048433256,0.00008883314,0.0035366502],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99833727,0.0005407499,0.000052997315,0.00010058812,0.000887933,0.0000804451],"domain_scores_gemma":[0.9985489,0.0010365297,0.00013840267,0.0001492052,0.000111949535,0.0000149890975],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015990691,0.00041569542,0.00042578793,0.0006565374,0.0002524576,0.000687685,0.00047333422,0.00064039696,0.0016318175],"category_scores_gemma":[0.004143972,0.00027833757,0.00029055006,0.00060679414,0.00069055,0.0012305798,0.00055594445,0.0008110517,0.0005151304],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035336267,0.0000704144,0.00076780515,0.00036972843,0.000057282217,0.00015210758,0.000114647984,0.23830691,0.06987656,0.52730113,0.0009111236,0.16171895],"study_design_scores_gemma":[0.000092975155,0.00061684253,0.0008457523,0.00011897476,0.00007867878,0.00051381614,0.000043638,0.77998495,0.07939174,0.1161546,0.02209822,0.00005981423],"about_ca_topic_score_codex":0.00027474345,"about_ca_topic_score_gemma":0.0005022515,"teacher_disagreement_score":0.0016318175,"about_ca_system_score_codex":0.0008154775,"about_ca_system_score_gemma":0.0006124691,"threshold_uncertainty_score":0.008456826},"labels":[],"label_agreement":null},{"id":"W1995237970","doi":"10.1109/ccece.2006.277381","title":"A Novel Technique for Fast Clock Phase and Frequency Offset Simulation in Digital Communication Systems","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Offset (computer science); Electronic engineering; Clock signal; SIGNAL (programming language); Frequency offset; Clock recovery; Algorithm; Jitter; Orthogonal frequency-division multiplexing; Telecommunications; Engineering","score_opus":0.016055649903960304,"score_gpt":0.275188424834306,"score_spread":0.2591327749303457,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1995237970","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005253705,0.000018828698,0.9932533,0.000020297279,0.000016557091,0.000023413058,0.0000143547095,0.0002751516,0.0011244324],"genre_scores_gemma":[0.24900582,0.00013526728,0.7471645,0.00005388612,0.000024846036,0.00017918515,0.00006797613,0.00013619954,0.0032322765],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99980253,0.000048197802,0.0000084866315,0.000020267671,0.00010189404,0.000018653816],"domain_scores_gemma":[0.9997695,0.00011444869,0.000021228863,0.000050830924,0.000035004818,0.000008923671],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038675888,0.00028998993,0.0002466826,0.00026174297,0.00025328386,0.0002899388,0.00053714996,0.00037291046,0.0024330483],"category_scores_gemma":[0.00093871774,0.00022177683,0.00035584718,0.00021689617,0.00025899647,0.00070833525,0.00040832948,0.0007914267,0.00039497926],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009138555,0.00008197813,0.0006561647,0.00011318098,0.00004747232,0.00016861872,0.00028498555,0.7150718,0.06584809,0.13116196,0.0010608673,0.085413545],"study_design_scores_gemma":[0.000009757882,0.000036351383,0.00004961784,0.000006094877,0.0000055886544,0.00004710171,0.000007506656,0.9808775,0.010533177,0.003983591,0.004438238,0.0000053664335],"about_ca_topic_score_codex":0.000870649,"about_ca_topic_score_gemma":0.00070287136,"teacher_disagreement_score":0.0024330483,"about_ca_system_score_codex":0.0002560118,"about_ca_system_score_gemma":0.0005847912,"threshold_uncertainty_score":0.0081394315},"labels":[],"label_agreement":null},{"id":"W1995429929","doi":"10.1109/tvlsi.2013.2265895","title":"A 12.5-Gb/s On-Chip Oscilloscope to Measure Eye Diagrams and Jitter Histograms of High-Speed Signals","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Jitter; Oscilloscope; CMOS; Computer science; Chip; Electronic engineering; SIGNAL (programming language); Computer hardware; Engineering; Detector; Telecommunications","score_opus":0.014473163363969229,"score_gpt":0.22390624744303486,"score_spread":0.20943308407906563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1995429929","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54967856,0.00065738196,0.43404073,0.00014258227,0.00021746062,0.00029712942,0.0008999479,0.0061882394,0.007877893],"genre_scores_gemma":[0.84365374,0.00025798052,0.1516606,0.00012688749,0.000050096012,0.00020534682,0.00034159012,0.00023849198,0.0034651603],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99969065,0.000052413936,0.00002001613,0.0000726333,0.00013126417,0.00003312222],"domain_scores_gemma":[0.99944,0.00019100956,0.00007644067,0.00008152127,0.00015958333,0.00005137889],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030563696,0.00049368944,0.00032328605,0.0013371482,0.00019681873,0.00031132172,0.00044372215,0.0003822398,0.0028486212],"category_scores_gemma":[0.0010129035,0.00018250333,0.00012774163,0.00069101644,0.0001358015,0.00042828562,0.0002585765,0.0002699796,0.00033366185],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037693867,0.00017348083,0.0094969,0.00026256405,0.00006974247,0.00018659407,0.00027387115,0.0024252618,0.8289624,0.0014578706,0.0018812239,0.1544332],"study_design_scores_gemma":[0.00017387183,0.0013834081,0.063815676,0.000083896295,0.00019943631,0.0018781829,0.0002627202,0.117112204,0.794225,0.0011181949,0.019622736,0.00012481047],"about_ca_topic_score_codex":0.00055776635,"about_ca_topic_score_gemma":0.0014093703,"teacher_disagreement_score":0.0028486212,"about_ca_system_score_codex":0.00026003763,"about_ca_system_score_gemma":0.000284633,"threshold_uncertainty_score":0.009529591},"labels":[],"label_agreement":null},{"id":"W1996166014","doi":"10.1109/isscc.2010.5434007","title":"A 6.8mW 7.4Gb/s clock-forwarded receiver with up to 300MHz jitter tracking in 65nm CMOS","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Transmitter; Computer science; Electronic engineering; Electrical engineering; Phase-locked loop; Latency (audio); Engineering; Telecommunications","score_opus":0.007956042437853401,"score_gpt":0.23593275583914564,"score_spread":0.22797671340129225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1996166014","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.559968,0.0025521985,0.38972008,0.0012588018,0.00038771846,0.00032738308,0.001080409,0.02034501,0.024360534],"genre_scores_gemma":[0.82057464,0.0007037808,0.13845567,0.000528249,0.00017272214,0.00010767675,0.00094430655,0.00048382394,0.03802903],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99950826,0.000027302834,0.000025269906,0.000120919845,0.00023359111,0.00008468917],"domain_scores_gemma":[0.99978,0.000038142523,0.000042069925,0.000030213041,0.000072892384,0.000036673788],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040979768,0.00042737267,0.0005528479,0.00056565675,0.00046892464,0.0006760909,0.0010825441,0.0007164174,0.00525724],"category_scores_gemma":[0.0004070045,0.00042592743,0.00026479797,0.00048180192,0.00015736483,0.00076504657,0.00050339487,0.0005741636,0.0032400244],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024841115,0.00006574926,0.0009917446,0.00013816185,0.000034100503,0.00022432298,0.00012299507,0.0015727605,0.9557297,0.0016195214,0.002286053,0.036966577],"study_design_scores_gemma":[0.00016427669,0.0010631814,0.003196888,0.00006532002,0.0001891946,0.0014127605,0.00006261173,0.030205596,0.9183077,0.00049814204,0.044766556,0.00006768206],"about_ca_topic_score_codex":0.0010846788,"about_ca_topic_score_gemma":0.0018087752,"teacher_disagreement_score":0.00525724,"about_ca_system_score_codex":0.00046568533,"about_ca_system_score_gemma":0.00079330715,"threshold_uncertainty_score":0.017587245},"labels":[],"label_agreement":null},{"id":"W1996194487","doi":"10.1109/jssc.2015.2402218","title":"A 0.41 pJ/Bit 10 Gb/s Hybrid 2 IIR and 1 Discrete-Time DFE Tap in 28 nm-LP CMOS","year":2015,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; Electronic engineering; Computer science; CMOS; Control theory (sociology); Engineering; Bandwidth (computing); Telecommunications; Digital filter","score_opus":0.020703588417238177,"score_gpt":0.2593329889042551,"score_spread":0.23862940048701692,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1996194487","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6466491,0.001847436,0.31090117,0.00094810204,0.00040205705,0.00029734705,0.0008931134,0.0062649255,0.031796694],"genre_scores_gemma":[0.8072154,0.00037685956,0.17491794,0.0002635367,0.000073074734,0.000099425415,0.0002511265,0.0000933005,0.016709404],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997701,0.000019885936,0.00001295719,0.000059652943,0.00009754095,0.00003983361],"domain_scores_gemma":[0.9998739,0.000037867627,0.000025497347,0.000016234651,0.000034368953,0.000012124187],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017965297,0.00030468358,0.00028942895,0.00023394458,0.00025788197,0.0005999646,0.000875007,0.00041104347,0.0044602714],"category_scores_gemma":[0.00032185082,0.0002448892,0.00014808169,0.00018656078,0.00018926518,0.0005042862,0.00020799431,0.00043507924,0.0011729348],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029699178,0.000079664016,0.0007139174,0.00016915,0.000021831169,0.00022640642,0.00010050567,0.0030522852,0.94297487,0.0033725353,0.0014926865,0.047499217],"study_design_scores_gemma":[0.00019374586,0.0012761523,0.0023202556,0.000054672142,0.000077070676,0.0009338992,0.00007958665,0.054109275,0.90827924,0.00075474585,0.031873737,0.000047628033],"about_ca_topic_score_codex":0.0015561982,"about_ca_topic_score_gemma":0.004260468,"teacher_disagreement_score":0.0044602714,"about_ca_system_score_codex":0.0006574296,"about_ca_system_score_gemma":0.00061725127,"threshold_uncertainty_score":0.014921129},"labels":[],"label_agreement":null},{"id":"W1998899156","doi":"10.1007/s10470-008-9263-9","title":"An area-power efficient 4-PAM full-clock 10-Gb/s CMOS pre-emphasis serial link transmitter","year":2008,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Transmitter; CMOS; Electronic engineering; Emphasis (telecommunications); Electrical engineering; Clock rate; Computer science; Parasitic extraction; Serial communication; Engineering; Telecommunications","score_opus":0.014817049699357503,"score_gpt":0.23031114897705077,"score_spread":0.21549409927769325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998899156","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6667234,0.0016743949,0.278727,0.0013012077,0.0005827277,0.00027790404,0.00036307983,0.003234327,0.04711599],"genre_scores_gemma":[0.78152364,0.00074825715,0.15878013,0.00049164833,0.00022234273,0.00009766677,0.0003336248,0.00010953139,0.05769307],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998826,0.000013707124,0.0000054678817,0.000022922473,0.000052985433,0.000022209937],"domain_scores_gemma":[0.9998739,0.000042901785,0.000020361651,0.000014038589,0.000033250402,0.0000155436],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014835518,0.00032373882,0.00031039945,0.00024858795,0.0003604498,0.00049700285,0.00068234454,0.00043505267,0.004896016],"category_scores_gemma":[0.00021214229,0.00024797628,0.00018443972,0.0002623431,0.00013585926,0.0005330266,0.00026280046,0.00041614188,0.0013934213],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021465804,0.000108157976,0.0010956819,0.00012792589,0.000034823657,0.00036738763,0.00007940425,0.0019590661,0.94041646,0.0033833538,0.0018357972,0.050377235],"study_design_scores_gemma":[0.00016874835,0.0016730116,0.007170649,0.00008789568,0.00015750721,0.0029690848,0.00009354814,0.08511723,0.853833,0.0011234445,0.047542043,0.000063889755],"about_ca_topic_score_codex":0.0004219993,"about_ca_topic_score_gemma":0.0025897427,"teacher_disagreement_score":0.004896016,"about_ca_system_score_codex":0.00036051028,"about_ca_system_score_gemma":0.0006556295,"threshold_uncertainty_score":0.01637882},"labels":[],"label_agreement":null},{"id":"W1999958219","doi":"10.1007/s10470-013-0251-3","title":"Novel last passage time based jitter model with application to low slew rate/high noise ring oscillator","year":2014,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Jitter; Slew rate; Noise (video); Control theory (sociology); Ring oscillator; Power (physics); Electronic engineering; Phase noise; Computer science; Voltage; Physics; Electrical engineering; Engineering","score_opus":0.006325939096062114,"score_gpt":0.19644797066519062,"score_spread":0.19012203156912852,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1999958219","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017623194,0.00039963025,0.9780441,0.00007777741,0.000076833894,0.00002455061,0.000039925882,0.0003156544,0.0033983071],"genre_scores_gemma":[0.90155786,0.00078835705,0.08358721,0.00011923441,0.0001372411,0.000077609366,0.00013006694,0.00024270038,0.013359812],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99985886,0.000028127368,0.0000065861095,0.000028846198,0.00006038635,0.000017167076],"domain_scores_gemma":[0.99979454,0.00007360802,0.000036603175,0.000027607299,0.000054551685,0.000013127436],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042698256,0.0005110576,0.00043564467,0.00042614774,0.00035397877,0.0006168219,0.0011936255,0.0009829168,0.0011072113],"category_scores_gemma":[0.00096929894,0.00021482525,0.0005039628,0.00037903787,0.0003164565,0.0009634088,0.0003738678,0.00064718944,0.00035230542],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013217732,0.0000661744,0.0007181961,0.00012831265,0.000049692488,0.0004300623,0.00011709491,0.8432399,0.053869724,0.07614478,0.0010714765,0.024032366],"study_design_scores_gemma":[0.0000015525859,0.0000080474965,0.000034084685,0.0000017095002,0.000003861364,0.000020473653,0.0000015149175,0.9978364,0.0010282549,0.0008642725,0.00019737215,0.0000024387664],"about_ca_topic_score_codex":0.0016487357,"about_ca_topic_score_gemma":0.0012689354,"teacher_disagreement_score":0.0016487357,"about_ca_system_score_codex":0.0005089986,"about_ca_system_score_gemma":0.0004469655,"threshold_uncertainty_score":0.0037040114},"labels":[],"label_agreement":null},{"id":"W2000058577","doi":"10.1016/j.mejo.2009.03.001","title":"A very-high output impedance charge pump for low-voltage low-power PLLs","year":2009,"lang":"en","type":"article","venue":"Microelectronics Journal","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Fonds Québécois de la Recherche sur la Nature et les Technologies; Canada Research Chairs; CMC Microsystems","keywords":"Charge pump; Output impedance; Voltage; Electrical impedance; Transient (computer programming); Current (fluid); CMOS; Power (physics); Constant current; Control theory (sociology); Impedance matching; Electrical engineering; Physics; Engineering; Electronic engineering; Capacitor; Computer science","score_opus":0.005309256671081668,"score_gpt":0.22093910448591506,"score_spread":0.21562984781483338,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000058577","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3879598,0.0027971517,0.581242,0.0029914947,0.001270687,0.00036749212,0.00027514232,0.003368232,0.019727973],"genre_scores_gemma":[0.91359645,0.00036594243,0.07408671,0.00045386876,0.00037437017,0.000069928916,0.000082379105,0.00018435309,0.010786073],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994493,0.000063899744,0.00003233628,0.000113565206,0.0002834316,0.000057530644],"domain_scores_gemma":[0.9994923,0.00014740828,0.000081279904,0.00007849091,0.00013098656,0.00006960791],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047445952,0.00031664665,0.0005536017,0.00041787289,0.00074024353,0.0013011519,0.0011231124,0.0008359271,0.0041330573],"category_scores_gemma":[0.00078339136,0.0003049216,0.00028824786,0.0004799485,0.00058150745,0.0015237603,0.0008872037,0.0008569856,0.0011539573],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035918143,0.00005743026,0.0005405856,0.0001282897,0.000016044984,0.00013165791,0.00011028182,0.00026104166,0.959764,0.009505147,0.0010733837,0.02805305],"study_design_scores_gemma":[0.00015151399,0.0009470889,0.0022134888,0.00003162402,0.00006424009,0.0012118906,0.00005407954,0.017954478,0.9491583,0.0018343398,0.026321948,0.000056962712],"about_ca_topic_score_codex":0.00015914695,"about_ca_topic_score_gemma":0.00036115374,"teacher_disagreement_score":0.0041330573,"about_ca_system_score_codex":0.0005535471,"about_ca_system_score_gemma":0.00037034723,"threshold_uncertainty_score":0.01382643},"labels":[],"label_agreement":null},{"id":"W2000769708","doi":"10.1109/mwscas.2014.6908463","title":"Novel dissipative Lagrange-Hamilton formalism for LC/van der pol oscillator with new implication on phase noise dependency on quality factor","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Dissipative system; Hamiltonian (control theory); Van der Pol oscillator; Formalism (music); Phase noise; Dependency (UML); Mathematics; Physics; Statistical physics; Applied mathematics; Computer science; Quantum mechanics; Mathematical optimization; Artificial intelligence; Nonlinear system","score_opus":0.03708442248398109,"score_gpt":0.3287267515110436,"score_spread":0.2916423290270625,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000769708","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00947357,0.00065913243,0.97407484,0.0003383933,0.00014926333,0.000046991314,0.000079376194,0.00006405444,0.015114269],"genre_scores_gemma":[0.5033408,0.0019296742,0.45824006,0.0004241633,0.00026817803,0.0003155081,0.00016228955,0.00022467786,0.035094723],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99986315,0.000035581714,0.0000066334896,0.000021962775,0.00005868593,0.000013932033],"domain_scores_gemma":[0.99993587,0.000016925165,0.000010211908,0.000010109273,0.000018204104,0.000008663519],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030367525,0.00036895947,0.00035423264,0.0003488383,0.0004389355,0.0006233978,0.000809916,0.0005499914,0.0033090587],"category_scores_gemma":[0.0003359402,0.00019913261,0.0004316842,0.0003939365,0.00081900007,0.0009152082,0.0005779793,0.00083781296,0.0005158608],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014184938,0.000018810028,0.00020953477,0.000084420884,0.000013477759,0.00013908169,0.00012226542,0.026471736,0.012536881,0.94577414,0.0010467854,0.013568585],"study_design_scores_gemma":[0.0000288742,0.000085177366,0.00025861323,0.000032273703,0.000017497963,0.00029268384,0.000071593124,0.67075795,0.0034839897,0.31069082,0.014240377,0.00004014555],"about_ca_topic_score_codex":0.0012963396,"about_ca_topic_score_gemma":0.0019533723,"teacher_disagreement_score":0.0033090587,"about_ca_system_score_codex":0.00057920994,"about_ca_system_score_gemma":0.0007680316,"threshold_uncertainty_score":0.011069953},"labels":[],"label_agreement":null},{"id":"W2001007961","doi":"10.1109/ccece.2012.6334833","title":"A DLL-based fractional-N frequency synthesizer with a programmable injection clock","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Frequency synthesizer; Direct digital synthesizer; Frequency divider; Computer science; Frequency multiplier; CMOS; CPU multiplier; Electronic engineering; Multiplication (music); Multiplier (economics); Phase-locked loop; Clock rate; Computer hardware; Engineering; Clock skew; Clock signal; Physics","score_opus":0.009604970533834349,"score_gpt":0.21598294903816634,"score_spread":0.20637797850433198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2001007961","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13475913,0.0014201162,0.8426033,0.00058005314,0.00035556292,0.00025372516,0.00027745496,0.0061421585,0.013608444],"genre_scores_gemma":[0.68328977,0.00028029998,0.31079495,0.00034472984,0.00014237584,0.00010230429,0.0001832712,0.000076397635,0.0047858646],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99951327,0.00006178893,0.000034862067,0.00013795529,0.00020959636,0.000042493608],"domain_scores_gemma":[0.9997205,0.00005650268,0.00007457294,0.00004276491,0.000077659184,0.000027887378],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033594787,0.00030825048,0.0003620531,0.00047645115,0.00029994446,0.00056748604,0.0009219381,0.00041654252,0.0016277481],"category_scores_gemma":[0.000545633,0.00020175033,0.0002013406,0.0003128645,0.00027481103,0.000595769,0.00033561065,0.0004222989,0.0006360242],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003806089,0.00012276607,0.0010905216,0.0002545891,0.000030291483,0.0003689328,0.00014316254,0.0042790216,0.7671495,0.007791351,0.0017908335,0.21659842],"study_design_scores_gemma":[0.0003358441,0.0012378135,0.0018875896,0.000052413543,0.000103464365,0.002200079,0.000042414464,0.13903113,0.7969158,0.0016023952,0.056477796,0.00011324706],"about_ca_topic_score_codex":0.00060656545,"about_ca_topic_score_gemma":0.0010024618,"teacher_disagreement_score":0.0016277481,"about_ca_system_score_codex":0.00054345647,"about_ca_system_score_gemma":0.0005006228,"threshold_uncertainty_score":0.005445361},"labels":[],"label_agreement":null},{"id":"W2003446616","doi":"10.1109/icuwb.2015.7324527","title":"Very Wide Range Frequency Synthesizer Architecture for Avionic SDR Applications","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Université du Québec à Montréal","funders":"","keywords":"Phase noise; Frequency synthesizer; Voltage-controlled oscillator; dBc; Phase-locked loop; Avionics; CMOS; Direct digital synthesizer; Frequency offset; Electronic engineering; Electrical engineering; Capacitor; Software-defined radio; Bandwidth (computing); Offset (computer science); Inductor; Engineering; Computer science; Telecommunications; Voltage; Orthogonal frequency-division multiplexing; Channel (broadcasting)","score_opus":0.021791976019975092,"score_gpt":0.2471802878603935,"score_spread":0.2253883118404184,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2003446616","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12227929,0.0025579543,0.84317285,0.00036662968,0.00031277275,0.00014906113,0.00017658387,0.0036394,0.027345397],"genre_scores_gemma":[0.840693,0.0005719301,0.14964435,0.00022885027,0.00018400248,0.000075586446,0.00023655382,0.00009438112,0.008271404],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997868,0.000031911637,0.000014607692,0.000054035245,0.00008514203,0.00002756762],"domain_scores_gemma":[0.9999051,0.000019192408,0.000015190292,0.000015286554,0.00003596394,0.000009272728],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013412771,0.00028882775,0.00023147622,0.00031774078,0.0002579459,0.00039984134,0.00044701746,0.00043926595,0.003019281],"category_scores_gemma":[0.00023454962,0.000110292676,0.00022374124,0.00018291397,0.00012424929,0.00035160533,0.0002313714,0.00035934264,0.0010090624],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002266213,0.00006605152,0.00081843487,0.00023478703,0.000051627536,0.00038908664,0.00011165819,0.015246127,0.76227695,0.012768461,0.002521908,0.20528828],"study_design_scores_gemma":[0.0002174182,0.0024581135,0.0051172962,0.00012290433,0.00019917196,0.0051573683,0.00009927813,0.3269465,0.49024537,0.00754712,0.16177456,0.00011497107],"about_ca_topic_score_codex":0.00041740906,"about_ca_topic_score_gemma":0.0009012685,"teacher_disagreement_score":0.003019281,"about_ca_system_score_codex":0.00023735585,"about_ca_system_score_gemma":0.00021306078,"threshold_uncertainty_score":0.010100484},"labels":[],"label_agreement":null},{"id":"W2007036192","doi":"10.1007/s00034-015-0009-5","title":"65-nm CMOS Voltage-to-Time Converter for 5-GS/s Time-Based ADCs","year":2015,"lang":"en","type":"article","venue":"Circuits Systems and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Effective number of bits; Jitter; CMOS; Voltage; Electronic engineering; Bandwidth (computing); Electrical engineering; Time-to-digital converter; Inverter; Computer science; Linearity; Physics; Topology (electrical circuits); Clock signal; Engineering; Telecommunications","score_opus":0.02659414933780437,"score_gpt":0.23710416029870374,"score_spread":0.21051001096089936,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2007036192","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3968254,0.01215741,0.45251983,0.002459348,0.001641585,0.000581459,0.0014488968,0.0075493865,0.12481682],"genre_scores_gemma":[0.8838166,0.0017471524,0.08626869,0.00041909554,0.00014158653,0.00007806276,0.0005638337,0.00013730903,0.026827706],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997211,0.000020557973,0.000024382905,0.00006281718,0.00011351833,0.00005748842],"domain_scores_gemma":[0.99981207,0.000036838628,0.00003198926,0.000018622497,0.00008010029,0.000020434778],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026915793,0.0003701118,0.0002391714,0.0005671392,0.00049353304,0.0008248919,0.00066012685,0.00043501495,0.007761363],"category_scores_gemma":[0.0005326993,0.00019424612,0.00015847612,0.0004574001,0.00015024471,0.0008797064,0.00033339064,0.00047738606,0.002538445],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042670686,0.0001986382,0.0021544544,0.00056725723,0.0000661658,0.0004683976,0.0003616189,0.0031930672,0.73978347,0.030844405,0.01107298,0.21086285],"study_design_scores_gemma":[0.000078970195,0.0009589679,0.0033922,0.00024446347,0.00011277834,0.00092862995,0.00020753521,0.0446765,0.7513261,0.0049057524,0.19309841,0.00006966982],"about_ca_topic_score_codex":0.001997916,"about_ca_topic_score_gemma":0.007791997,"teacher_disagreement_score":0.007761363,"about_ca_system_score_codex":0.00074594363,"about_ca_system_score_gemma":0.0010425856,"threshold_uncertainty_score":0.02596432},"labels":[],"label_agreement":null},{"id":"W2010341193","doi":"10.1109/tcsi.2006.885977","title":"A New Current-Mode Incremental Signaling Scheme With Applications to Gb/s Parallel Links","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Transimpedance amplifier; Electronic engineering; CMOS; Bandwidth (computing); Computer science; Amplifier; Integrator; Topology (electrical circuits); Electrical engineering; Engineering; Operational amplifier; Telecommunications","score_opus":0.021304424786235367,"score_gpt":0.2776577184136402,"score_spread":0.25635329362740483,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010341193","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4262477,0.0013120649,0.5336705,0.000645707,0.00031704328,0.00036019643,0.00039866992,0.0044345898,0.03261362],"genre_scores_gemma":[0.8025424,0.00058261014,0.18730155,0.00019635855,0.0001352796,0.00011214624,0.0003212017,0.000092652605,0.00871581],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99981004,0.000024178284,0.000015516482,0.000042806685,0.00007777621,0.000029641375],"domain_scores_gemma":[0.9997038,0.000036810092,0.00006132691,0.00007650015,0.000099100194,0.000022300277],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002777043,0.00046237695,0.00018850641,0.00053118577,0.00036733612,0.0008469243,0.0010441163,0.00039479724,0.002893271],"category_scores_gemma":[0.00039860426,0.00016632068,0.0001832881,0.00057556544,0.00024958447,0.0009969533,0.0004539923,0.00047144192,0.00071198953],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002741902,0.00013993878,0.0011859627,0.0001850574,0.000023518658,0.00020032446,0.00019476867,0.0065810266,0.7740961,0.02725082,0.0022085554,0.18765976],"study_design_scores_gemma":[0.00007735711,0.0011214769,0.001604067,0.000039110437,0.00009624925,0.001202154,0.00009504512,0.14864701,0.7987057,0.0047674407,0.04354797,0.000096391996],"about_ca_topic_score_codex":0.00040132375,"about_ca_topic_score_gemma":0.0005821857,"teacher_disagreement_score":0.002893271,"about_ca_system_score_codex":0.00048285455,"about_ca_system_score_gemma":0.00042686574,"threshold_uncertainty_score":0.00967896},"labels":[],"label_agreement":null},{"id":"W2012852542","doi":"10.1364/ol.37.001262","title":"Quasi-phase-matched DC-induced three wave mixing versus four wave mixing: a simulated comparison","year":2012,"lang":"en","type":"article","venue":"Optics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Four-wave mixing; Optics; Mixing (physics); Phase (matter); Phase matching; Phase conjugation; Physics; Materials science; Nonlinear optics; Laser","score_opus":0.09101687698375713,"score_gpt":0.303010646601811,"score_spread":0.21199376961805386,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012852542","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9661855,0.000070134985,0.01971526,0.00007825922,0.000016653185,0.000041297684,0.00015369435,0.0001477434,0.013591383],"genre_scores_gemma":[0.9968892,0.00002978891,0.0022288149,0.000009944396,0.0000019058763,0.000015168238,0.000073632626,0.000016074815,0.0007355364],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998995,0.000016064847,0.0000031781854,0.000013081945,0.00004937098,0.000018764595],"domain_scores_gemma":[0.9996785,0.00018535632,0.00003504221,0.00003243333,0.000052075688,0.000016661017],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021561158,0.00013679783,0.00015980052,0.00019057989,0.00016732694,0.00037409473,0.00033702864,0.0002792442,0.0020420086],"category_scores_gemma":[0.0006421893,0.00007274937,0.00017058448,0.00029318352,0.0003017756,0.00025094717,0.000109303684,0.00017539218,0.00020003559],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015667368,0.0003434742,0.0062889406,0.0002858074,0.00009775157,0.00040658104,0.0002043598,0.5874099,0.35365915,0.027802028,0.00084905804,0.021086143],"study_design_scores_gemma":[0.00009221864,0.00032859124,0.002281642,0.0000074912646,0.00002362843,0.00008397747,0.000039084935,0.8930334,0.101135485,0.0015503118,0.001407039,0.000017180266],"about_ca_topic_score_codex":0.0015464843,"about_ca_topic_score_gemma":0.00082581997,"teacher_disagreement_score":0.0020420086,"about_ca_system_score_codex":0.00045975685,"about_ca_system_score_gemma":0.0002993902,"threshold_uncertainty_score":0.006831169},"labels":[],"label_agreement":null},{"id":"W2017417353","doi":"10.1109/icecs.2013.6815376","title":"Highly-linear voltage-to-time converter (VTC) circuit for time-based analog-to-digital converters (T-ADCs)","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Zewail City of Science and Technology","keywords":"Converters; Electronic engineering; CMOS; Linearity; Computer science; Voltage; Analog-to-digital converter; Successive approximation ADC; Sample and hold; Integrating ADC; Digital-to-analog converter; Electrical engineering; Capacitor; Boost converter; Engineering; Buck–boost converter","score_opus":0.01034228713585351,"score_gpt":0.20938357375309524,"score_spread":0.19904128661724174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2017417353","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0622439,0.004639632,0.9103924,0.0004933662,0.00076666626,0.0003154131,0.00026013283,0.004096271,0.016792165],"genre_scores_gemma":[0.7492676,0.0017732148,0.23553017,0.00089612603,0.00035247675,0.00012782363,0.00017543262,0.00015375757,0.011723366],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99958676,0.000046558293,0.000030043042,0.000087643995,0.00020430223,0.00004460986],"domain_scores_gemma":[0.99915516,0.0003252599,0.00014350367,0.000094133815,0.0002455804,0.000036341],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037864674,0.00025606892,0.00023323501,0.0005050532,0.00030196036,0.00076960895,0.0007694462,0.0006294565,0.0035537246],"category_scores_gemma":[0.0014116942,0.0001809796,0.00018505627,0.00071313314,0.00035315484,0.00097027776,0.00024464834,0.0006697783,0.0010327853],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002467777,0.00007122097,0.0015732505,0.0005372974,0.0000436732,0.00034805547,0.00015102405,0.0031006436,0.6874548,0.01655646,0.0044142897,0.28550252],"study_design_scores_gemma":[0.00005918024,0.0009852224,0.0023351517,0.00008776135,0.00009349206,0.0033680035,0.000069387745,0.054170705,0.8720439,0.002516876,0.064205885,0.000064471045],"about_ca_topic_score_codex":0.00047717176,"about_ca_topic_score_gemma":0.0009513488,"teacher_disagreement_score":0.0035537246,"about_ca_system_score_codex":0.00051517115,"about_ca_system_score_gemma":0.000435346,"threshold_uncertainty_score":0.011888385},"labels":[],"label_agreement":null},{"id":"W2018325506","doi":"10.1007/s10470-006-9013-9","title":"On-chip measurement of waveforms in mixed-signal circuits using a segmented subsampling technique","year":2006,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Phase-locked loop; Oscilloscope; Electronic engineering; CMOS; Waveform; Sampling (signal processing); Chip; SIGNAL (programming language); Computer science; Electronic circuit; Linearity; Time domain; Jitter; Voltage; Engineering; Electrical engineering; Telecommunications; Detector","score_opus":0.02554516055389087,"score_gpt":0.2354101217084456,"score_spread":0.20986496115455475,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2018325506","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6899929,0.00042501642,0.30281046,0.00012657621,0.00009933186,0.000104498555,0.00031619665,0.0019530731,0.0041719354],"genre_scores_gemma":[0.9014376,0.00009399837,0.09670395,0.00008080941,0.00003096543,0.000039900722,0.00014432099,0.000091257745,0.0013772553],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968195,0.00006860681,0.000014604962,0.00005115398,0.00015689945,0.000026709773],"domain_scores_gemma":[0.9994036,0.00024249642,0.00007341844,0.000098280245,0.00015086957,0.000031436226],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001957557,0.00034142978,0.00032223368,0.00043853084,0.0002585198,0.00049892644,0.00052050734,0.00033762245,0.0015643813],"category_scores_gemma":[0.000847418,0.00021866654,0.00012828509,0.0004787279,0.00017205483,0.00061134784,0.00023652698,0.00025081346,0.0003226748],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005058788,0.00009843114,0.0029488073,0.00011010483,0.00005077641,0.000080858445,0.0001565359,0.0014197265,0.8893905,0.0011735514,0.00045967675,0.10360508],"study_design_scores_gemma":[0.000063492225,0.0009492674,0.013835806,0.000020854259,0.00010528783,0.0006107069,0.00008784402,0.08691125,0.8922329,0.00064676406,0.004500381,0.00003547199],"about_ca_topic_score_codex":0.00072774244,"about_ca_topic_score_gemma":0.003257606,"teacher_disagreement_score":0.0015643813,"about_ca_system_score_codex":0.00030559063,"about_ca_system_score_gemma":0.0002671487,"threshold_uncertainty_score":0.005233407},"labels":[],"label_agreement":null},{"id":"W2018711107","doi":"10.1109/mwscas.2012.6292080","title":"A high performance NMOS-switch high swing cascode charge pump for phase-locked loops","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"NMOS logic; Cascode; Node (physics); Charge pump; CMOS; Swing; Electrical engineering; Computer science; Electronic engineering; Engineering; Voltage; Transistor; Capacitor; Amplifier","score_opus":0.02010448926174279,"score_gpt":0.2579622377488092,"score_spread":0.23785774848706642,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2018711107","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34074754,0.001209082,0.641593,0.0009061073,0.00043117764,0.00020360963,0.00020709587,0.0026532628,0.012049145],"genre_scores_gemma":[0.9365998,0.00027455934,0.0573126,0.00013635855,0.000090235,0.00004410946,0.00006858415,0.00003349251,0.005440342],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998425,0.000022999466,0.000007156868,0.000034233628,0.00007636352,0.00001666326],"domain_scores_gemma":[0.9998517,0.00002567018,0.000024511224,0.00001680915,0.00006281202,0.000018399476],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014522971,0.0002591506,0.0001474603,0.00022661364,0.00035690633,0.0004531328,0.0005510453,0.00037450276,0.002193953],"category_scores_gemma":[0.00023821056,0.00014795778,0.00018248506,0.0002924736,0.00015893132,0.0005316594,0.00020502116,0.00029211494,0.00047714243],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003380076,0.000078971956,0.0016096495,0.00014361885,0.0000635675,0.0004061371,0.0000852091,0.0027377692,0.92267907,0.0073022465,0.0022557934,0.06229988],"study_design_scores_gemma":[0.00018294889,0.0020242932,0.0045495373,0.00004134383,0.00016198283,0.0027463161,0.0000704459,0.11552226,0.82883275,0.0022894398,0.043510094,0.00006861913],"about_ca_topic_score_codex":0.00033814865,"about_ca_topic_score_gemma":0.0007889881,"teacher_disagreement_score":0.002193953,"about_ca_system_score_codex":0.0002682183,"about_ca_system_score_gemma":0.00027186883,"threshold_uncertainty_score":0.007339537},"labels":[],"label_agreement":null},{"id":"W2018777691","doi":"10.1117/12.732531","title":"Pseudorandom pulse code modulation of LEDs","year":2007,"lang":"de","type":"article","venue":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Philips (Canada)","funders":"","keywords":"Pulse-width modulation; Pseudorandom number generator; Duty cycle; Computer science; Modulation (music); Pulse (music); Pseudorandom noise; Electronic engineering; Optics; Physics; Electrical engineering; Telecommunications; Acoustics; Spread spectrum; Voltage; Code division multiple access; Algorithm; Detector; Engineering","score_opus":0.013150428401468623,"score_gpt":0.24517078925185573,"score_spread":0.2320203608503871,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2018777691","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36922973,0.0010484279,0.60066485,0.0007619348,0.00048627428,0.00019936264,0.0003148954,0.0031910574,0.02410336],"genre_scores_gemma":[0.8830867,0.0003062484,0.108296305,0.00031818153,0.00010071209,0.00015840337,0.00014496899,0.00021542507,0.007373094],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995895,0.00007611105,0.000016958556,0.00006056395,0.00020975771,0.000047241756],"domain_scores_gemma":[0.9991968,0.00024809298,0.00013386166,0.00013949431,0.0002286754,0.000052992993],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023837732,0.00019885636,0.00016641064,0.00037352505,0.00016861434,0.00038779818,0.00063076057,0.00033258524,0.0022257185],"category_scores_gemma":[0.0012327619,0.00012224347,0.00009277044,0.00032610918,0.0003106333,0.00048116146,0.0003249249,0.00036455985,0.0006226363],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033414728,0.00011559687,0.0009903288,0.00018796448,0.000011131658,0.00023524325,0.00015006443,0.008383547,0.7988194,0.029098323,0.0023996755,0.1592746],"study_design_scores_gemma":[0.000057103425,0.00041830842,0.0013560834,0.00003063834,0.000012014531,0.0004389447,0.000018812207,0.10254309,0.86862844,0.0041402765,0.022316204,0.00004013232],"about_ca_topic_score_codex":0.00015804029,"about_ca_topic_score_gemma":0.00030634704,"teacher_disagreement_score":0.0022257185,"about_ca_system_score_codex":0.00033353243,"about_ca_system_score_gemma":0.00019883721,"threshold_uncertainty_score":0.007445812},"labels":[],"label_agreement":null},{"id":"W2021367563","doi":"10.1109/cicc.2006.320985","title":"A 5Gb/s Transmitter with Reflection Cancellation for Backplane Transceivers","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Transmitter; Backplane; Transceiver; Reflection (computer programming); CMOS; Transmission (telecommunications); Electronic engineering; Computer science; Electrical impedance; Discontinuity (linguistics); Electrical engineering; Engineering; Telecommunications; Channel (broadcasting)","score_opus":0.005685642049441875,"score_gpt":0.19232278411560141,"score_spread":0.18663714206615953,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2021367563","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.536884,0.0017810174,0.4266174,0.0010932713,0.0006220361,0.0002850889,0.00037944576,0.007115735,0.025221962],"genre_scores_gemma":[0.7065036,0.00061848736,0.2650793,0.0006199528,0.00029206806,0.00010704889,0.0004693077,0.00025728304,0.026052883],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999519,0.000063429514,0.000030793613,0.00008057834,0.00020307086,0.000103194245],"domain_scores_gemma":[0.9997732,0.000049299586,0.000054720906,0.00003500782,0.000067417655,0.000020332978],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003234729,0.00049102935,0.00038945384,0.00032416687,0.00041825927,0.00076029485,0.0007176193,0.0007513525,0.0059964857],"category_scores_gemma":[0.00040204,0.0003299702,0.0004190896,0.00027467796,0.00021614635,0.00064793834,0.000389665,0.0005542606,0.0028291794],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042310817,0.00008077656,0.0013740988,0.0002033546,0.00006712033,0.00041866562,0.00014461316,0.0018874176,0.9390787,0.005160174,0.0020501437,0.04911168],"study_design_scores_gemma":[0.00013932375,0.0014604902,0.0018431266,0.000085277745,0.00013718453,0.0018732884,0.000042694028,0.028848005,0.92927784,0.0005921047,0.035651322,0.000049356295],"about_ca_topic_score_codex":0.00046198946,"about_ca_topic_score_gemma":0.00090635713,"teacher_disagreement_score":0.0059964857,"about_ca_system_score_codex":0.0004556878,"about_ca_system_score_gemma":0.00036984854,"threshold_uncertainty_score":0.0200603},"labels":[],"label_agreement":null},{"id":"W2021538269","doi":"10.1109/csics.2013.6659192","title":"A 32-nm CMOS Frequency Locked Loop for 20-GHz Synthesis with &amp;#177; 7.6 ppm Resolution","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada); Dalhousie University","funders":"","keywords":"Voltage-controlled oscillator; Frequency synthesizer; CMOS; Phase-locked loop; Offset (computer science); Frequency multiplier; Frequency offset; Loop (graph theory); Resolution (logic); Direct digital synthesizer; Phase noise; Electronic engineering; Frequency divider; Electrical engineering; Optoelectronics; Physics; Materials science; Voltage; Computer science; Engineering; Mathematics; Orthogonal frequency-division multiplexing","score_opus":0.01586347999698442,"score_gpt":0.21766035967990077,"score_spread":0.20179687968291635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2021538269","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20162298,0.0032075152,0.74139196,0.0013291244,0.0008371714,0.00049871794,0.0006369337,0.008598032,0.04187758],"genre_scores_gemma":[0.5479489,0.00053797883,0.43665686,0.00037895935,0.00014167848,0.00023640582,0.00028780504,0.00019511666,0.013616303],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965775,0.000044548873,0.000022366103,0.000073119074,0.00015654993,0.000045576053],"domain_scores_gemma":[0.9997719,0.000058989794,0.00004196592,0.000031136973,0.000076492666,0.000019476567],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033594837,0.00039212513,0.00029037838,0.0003417082,0.00031787436,0.00046921955,0.0004918163,0.00043018025,0.006202474],"category_scores_gemma":[0.00068580045,0.00020122124,0.00015190855,0.00024870367,0.00021095487,0.00063485536,0.00027249966,0.0004226533,0.0020518496],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019729916,0.00007317607,0.00035272716,0.00016731153,0.000014560122,0.00018575772,0.00010915364,0.0014564524,0.8887868,0.0081166215,0.0022741917,0.098265976],"study_design_scores_gemma":[0.00020922527,0.0010972656,0.00117141,0.000073491996,0.000057264937,0.0014430494,0.000049915223,0.0383128,0.8169794,0.0030546691,0.13748364,0.00006785331],"about_ca_topic_score_codex":0.00043047973,"about_ca_topic_score_gemma":0.0012855136,"teacher_disagreement_score":0.006202474,"about_ca_system_score_codex":0.00048274506,"about_ca_system_score_gemma":0.00072001584,"threshold_uncertainty_score":0.02074927},"labels":[],"label_agreement":null},{"id":"W2022188021","doi":"10.1109/ccece.2014.6900978","title":"Test considerations for jitter tolerance of wireline receivers","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Semtech (Canada)","funders":"","keywords":"Jitter; Computer science; CMOS; Built-in self-test; Bit error rate; Chip; PHY; Electronic engineering; Embedded system; Algorithm; Engineering; Physical layer; Telecommunications","score_opus":0.014713612488147603,"score_gpt":0.22915178560624247,"score_spread":0.21443817311809488,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2022188021","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19049303,0.0034534251,0.79347587,0.0005635427,0.00026424255,0.00026491348,0.00017515657,0.0022471661,0.009062576],"genre_scores_gemma":[0.84951234,0.0009721355,0.1440338,0.00026538712,0.00017400131,0.00011466856,0.0001766998,0.00027971264,0.0044714026],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973712,0.00056257256,0.00015481623,0.00021169872,0.0015251222,0.00017464536],"domain_scores_gemma":[0.9950262,0.0018704848,0.0006826486,0.0005117241,0.0018138698,0.00009515026],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017129505,0.0004685283,0.0003626919,0.0010667345,0.00050718145,0.0009432898,0.0013596055,0.00081863074,0.0022622957],"category_scores_gemma":[0.005699037,0.0002151996,0.0002706556,0.0006835646,0.00048511563,0.0010295548,0.00047665872,0.0005330256,0.0004693985],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00085080875,0.0001106614,0.0074460106,0.00060804706,0.00007618815,0.0009817978,0.00033809192,0.034832895,0.80020756,0.015731243,0.0010935427,0.13772313],"study_design_scores_gemma":[0.000046132853,0.0030381624,0.0061202776,0.000114553135,0.00012239393,0.0018121706,0.00015816702,0.078042574,0.8927997,0.002969233,0.014732171,0.000044613822],"about_ca_topic_score_codex":0.00059328246,"about_ca_topic_score_gemma":0.00076273055,"teacher_disagreement_score":0.0022622957,"about_ca_system_score_codex":0.000761815,"about_ca_system_score_gemma":0.000668414,"threshold_uncertainty_score":0.009059072},"labels":[],"label_agreement":null},{"id":"W2022720244","doi":"10.1109/isicir.2014.7029465","title":"Design of a 4-bit programmable delay with TDC-based BIST for use in serial data links","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"SerDes; Computer science; SIGNAL (programming language); Electronic engineering; Converters; Digital signal processing; Signal processing; Computer hardware; Digital-to-analog converter; Engineering; Voltage; Electrical engineering","score_opus":0.06342075414553876,"score_gpt":0.2640989095763574,"score_spread":0.20067815543081863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2022720244","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21314526,0.0012794533,0.7642662,0.0004937714,0.000346002,0.00071651855,0.00033251056,0.003299549,0.016120778],"genre_scores_gemma":[0.76784015,0.00025544412,0.22766866,0.00024323627,0.000051903444,0.00023378781,0.00014486979,0.000063218286,0.0034987414],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977404,0.000029807665,0.000017163444,0.000061116814,0.000082102095,0.00003573633],"domain_scores_gemma":[0.99964166,0.00006152906,0.0001143987,0.000036791735,0.00011501512,0.00003055889],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023449663,0.0003842694,0.0003457486,0.00068355317,0.00023654503,0.00050702336,0.001498321,0.00053180056,0.0014564305],"category_scores_gemma":[0.00039609647,0.00020335833,0.00022841257,0.000353413,0.00023646091,0.00045209538,0.00030626176,0.00026123365,0.0004603616],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005634407,0.00022950376,0.0024386786,0.0004917399,0.00008020699,0.0006249486,0.00014293956,0.022917897,0.7984244,0.010730457,0.0018429109,0.16151279],"study_design_scores_gemma":[0.00020812555,0.002926114,0.0020542324,0.00006490286,0.00014971918,0.0020090395,0.00004819295,0.23061894,0.7294158,0.001558315,0.030861605,0.00008501764],"about_ca_topic_score_codex":0.0006151452,"about_ca_topic_score_gemma":0.0009295802,"teacher_disagreement_score":0.001498321,"about_ca_system_score_codex":0.00067197456,"about_ca_system_score_gemma":0.0007254895,"threshold_uncertainty_score":0.004875481},"labels":[],"label_agreement":null},{"id":"W2023525788","doi":"10.1109/iscas.2009.5118206","title":"Last passage time models applied to phase noise of ring oscillators used in some PAN (personal area network) wireless standards","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase noise; Wireless; Ring (chemistry); Noise (video); Power (physics); Computer science; Personal area network; Wireless network; Electronic engineering; Wireless sensor network; Oscillator phase noise; Electrical engineering; Real-time computing; Telecommunications; Engineering; Computer network; Noise figure; Physics","score_opus":0.0131630490103301,"score_gpt":0.24483619705284734,"score_spread":0.23167314804251724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023525788","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0126943905,0.0010764726,0.9805126,0.00018916893,0.00013344357,0.000029623667,0.00004503821,0.00020635627,0.0051128785],"genre_scores_gemma":[0.86346656,0.0058173453,0.10182323,0.00038383366,0.00031669042,0.00020814352,0.00020967881,0.0003235315,0.027450943],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999728,0.00008413953,0.0000142355475,0.00004298054,0.00009944048,0.000031302665],"domain_scores_gemma":[0.9993419,0.00043185294,0.00008274245,0.000043303964,0.00008566413,0.0000144443],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00066235114,0.0007446932,0.0005369244,0.00066380994,0.0004170398,0.0007232743,0.0010671818,0.0012545126,0.0014327664],"category_scores_gemma":[0.0023817332,0.0002906667,0.0009939072,0.00055105344,0.0005975956,0.0011111653,0.00036271798,0.0011664074,0.0005052945],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000071895905,0.000048508864,0.0007298977,0.00016643856,0.000055776633,0.0004605278,0.00025737632,0.78224546,0.018860875,0.17636414,0.001099839,0.019639226],"study_design_scores_gemma":[0.0000025238128,0.000022829896,0.00006874126,0.000006611226,0.000009531167,0.00007244905,0.0000067409333,0.9889836,0.001348842,0.008495726,0.000975569,0.0000068939357],"about_ca_topic_score_codex":0.0019501834,"about_ca_topic_score_gemma":0.0009752087,"teacher_disagreement_score":0.0019501834,"about_ca_system_score_codex":0.00061799114,"about_ca_system_score_gemma":0.0002581053,"threshold_uncertainty_score":0.0047931075},"labels":[],"label_agreement":null},{"id":"W2025154037","doi":"10.1109/jssc.2006.870915","title":"A CMOS Finite Impulse Response Filter With a Crossover Traveling Wave Topology for Equalization up to 30 Gb/s","year":2006,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"CMOS; Amplifier; Bandwidth (computing); Electronic engineering; Topology (electrical circuits); Equalization (audio); Electrical engineering; Engineering; Physics; Telecommunications; Channel (broadcasting)","score_opus":0.025656716650338657,"score_gpt":0.2806999674452626,"score_spread":0.25504325079492396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2025154037","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27626187,0.0016560956,0.7048177,0.00030162247,0.00016325914,0.00012314084,0.0002142637,0.0040711863,0.012390909],"genre_scores_gemma":[0.63215476,0.00048627483,0.3569974,0.00019371844,0.00006399876,0.000058506692,0.00025303193,0.0001293168,0.009663046],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99991643,0.0000074839536,0.000004659655,0.000022880704,0.000032166678,0.00001634847],"domain_scores_gemma":[0.99991405,0.00002489196,0.00001379458,0.000012185987,0.000024878835,0.000010086711],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001160119,0.00023393611,0.00020301773,0.00023222029,0.00020524806,0.00033800554,0.0003801914,0.0003943171,0.0021930449],"category_scores_gemma":[0.00021998757,0.00010853511,0.00022815357,0.00018806997,0.00015152605,0.0004512153,0.00016035381,0.00030096047,0.0007189973],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001320981,0.000027690874,0.00028758237,0.000058434372,0.0000134039365,0.00013344393,0.000064126274,0.0012861902,0.92594767,0.0041367062,0.0005812804,0.06733143],"study_design_scores_gemma":[0.00005365905,0.00077098736,0.0020877966,0.000029328408,0.00006382132,0.001720559,0.00004195535,0.043511942,0.9089241,0.0017253339,0.04102951,0.000040984745],"about_ca_topic_score_codex":0.0007306534,"about_ca_topic_score_gemma":0.001455408,"teacher_disagreement_score":0.0021930449,"about_ca_system_score_codex":0.00036957045,"about_ca_system_score_gemma":0.00032827273,"threshold_uncertainty_score":0.0073364377},"labels":[],"label_agreement":null},{"id":"W2025368695","doi":"10.1109/rws.2012.6175291","title":"A type-based equalization technique for frequency response distortion compensation","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada","funders":"","keywords":"Distortion (music); Electronic engineering; Equalization (audio); Compensation (psychology); Computer science; Amplitude distortion; SIGNAL (programming language); Amplitude; Pulse-amplitude modulation; Equalizer; Pulse (music); Nonlinear distortion; Control theory (sociology); Amplifier; Algorithm; Telecommunications; Physics; Engineering; Bandwidth (computing); Optics","score_opus":0.03174462554897113,"score_gpt":0.28865605537278444,"score_spread":0.2569114298238133,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2025368695","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0042204726,0.00032469118,0.9926634,0.000049364255,0.00016537515,0.00003766686,0.000029490013,0.00055903033,0.0019506289],"genre_scores_gemma":[0.14139812,0.0008363366,0.8447934,0.00036388112,0.00033133145,0.00007434003,0.00016199863,0.00018587161,0.011854673],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99951494,0.00007242784,0.000032400632,0.000102602,0.00023979146,0.000037910828],"domain_scores_gemma":[0.9994467,0.0001451635,0.000059447233,0.000121160214,0.00021380738,0.000013677206],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003584973,0.0004709811,0.00044664755,0.0007709019,0.00033869565,0.0005529299,0.0009081877,0.00063189445,0.0032888988],"category_scores_gemma":[0.0013358168,0.00023864293,0.0005982849,0.0005890726,0.0003158567,0.0010572971,0.0003876705,0.0007739861,0.002082296],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028764622,0.0000645793,0.00081688334,0.00022924278,0.00012342825,0.00017597048,0.00007053666,0.011202744,0.42056286,0.017926928,0.0028343077,0.54570496],"study_design_scores_gemma":[0.000052275827,0.0003923833,0.0015409545,0.000048921152,0.0002031178,0.0027127715,0.00003369199,0.3070379,0.62913257,0.005409627,0.053292815,0.00014314584],"about_ca_topic_score_codex":0.00036992787,"about_ca_topic_score_gemma":0.00069515157,"teacher_disagreement_score":0.0032888988,"about_ca_system_score_codex":0.0002743681,"about_ca_system_score_gemma":0.000296712,"threshold_uncertainty_score":0.011002421},"labels":[],"label_agreement":null},{"id":"W2025656880","doi":"10.1109/mwscas.2005.1594472","title":"A novel current-mode incremental signaling for high-speed parallel links in 0.13 /spl mu/m CMOS","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Transimpedance amplifier; CMOS; Electronic engineering; Bandwidth (computing); Computer science; Cadence; Current mirror; Amplifier; Electrical engineering; Engineering; Operational amplifier; Telecommunications; Voltage; Transistor","score_opus":0.02619082976111815,"score_gpt":0.28384989274341615,"score_spread":0.257659062982298,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2025656880","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27913356,0.0012637834,0.7025515,0.0005841274,0.00031079125,0.00022423422,0.0001864199,0.003187341,0.012558282],"genre_scores_gemma":[0.808452,0.00035836638,0.18686853,0.00014664631,0.00007887877,0.00007477998,0.00009703643,0.00003735398,0.003886428],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998185,0.000028780216,0.000014017531,0.00003232056,0.00008135949,0.000024959369],"domain_scores_gemma":[0.9997856,0.000047803536,0.000045369638,0.000030725547,0.00007179461,0.000018703824],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002091681,0.0002898512,0.00012956225,0.0002463822,0.0003827497,0.00047486243,0.000988571,0.00033687364,0.0019738174],"category_scores_gemma":[0.0003710807,0.000144725,0.00017557139,0.00024322752,0.00026211134,0.0007761661,0.00026491692,0.00037421778,0.00037711105],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023024241,0.00010683491,0.00078427047,0.00021866767,0.000031492968,0.00025454542,0.00016264315,0.0068642935,0.8378551,0.022111032,0.0024407085,0.12894015],"study_design_scores_gemma":[0.00013188325,0.0019472197,0.001478737,0.000057277724,0.00014087235,0.0021518862,0.000088807086,0.1682748,0.7776285,0.005404811,0.04261112,0.000084102685],"about_ca_topic_score_codex":0.00043743823,"about_ca_topic_score_gemma":0.0011544022,"teacher_disagreement_score":0.0019738174,"about_ca_system_score_codex":0.00037056635,"about_ca_system_score_gemma":0.00044166873,"threshold_uncertainty_score":0.006603062},"labels":[],"label_agreement":null},{"id":"W2027923169","doi":"10.1109/iscas.2010.5538004","title":"A fine-resolution Time-to-Digital Converter for a 5GS/S ADC","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Time-to-digital converter; CMOS; Electronic engineering; Voltage; Power consumption; Embedding; Analog-to-digital converter; Computer science; Process (computing); Power (physics); Least significant bit; Converters; Electrical engineering; Engineering; Physics; Jitter","score_opus":0.005899368907925041,"score_gpt":0.21025814728841674,"score_spread":0.2043587783804917,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2027923169","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.091132216,0.0012061842,0.88350457,0.0004270574,0.0005465519,0.00026083647,0.0002504326,0.0032203044,0.01945184],"genre_scores_gemma":[0.62462664,0.00042712636,0.3643891,0.0002996481,0.00015977847,0.00009589803,0.00017857397,0.00007104096,0.009752203],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997439,0.00002658421,0.00001436258,0.000042908974,0.00014814083,0.000024082152],"domain_scores_gemma":[0.9998274,0.00005096454,0.000016991315,0.000026873002,0.00006184956,0.000015829886],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002643457,0.00024507113,0.00019042639,0.0003838397,0.00030006087,0.00062152697,0.00057014177,0.00047270165,0.004583492],"category_scores_gemma":[0.00058658957,0.00014094543,0.00016723906,0.00026406886,0.00015655394,0.00040459272,0.00016757124,0.00053681334,0.0011582633],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003074192,0.000113958136,0.0012884432,0.00023696774,0.000038337042,0.00030230897,0.000086715285,0.011298783,0.72116804,0.017475476,0.002703753,0.24497972],"study_design_scores_gemma":[0.00014244342,0.0011738533,0.0030834177,0.000087302076,0.000114474184,0.0025915082,0.00005930703,0.20858972,0.67181003,0.0036480278,0.10862096,0.00007892457],"about_ca_topic_score_codex":0.0008413273,"about_ca_topic_score_gemma":0.0019333629,"teacher_disagreement_score":0.004583492,"about_ca_system_score_codex":0.00040775945,"about_ca_system_score_gemma":0.00047905566,"threshold_uncertainty_score":0.015333235},"labels":[],"label_agreement":null},{"id":"W2028312043","doi":"10.4236/cs.2015.61002","title":"A Static Phase Offset Reduction Technique for Multiplying Delay-Locked Loop","year":2015,"lang":"en","type":"article","venue":"Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Control theory (sociology); Offset (computer science); Phase-locked loop; Charge pump; Loop gain; Delay-locked loop; Phase frequency detector; Detector; Voltage; Electronic engineering; Materials science; Engineering; Electrical engineering; Computer science; Capacitor","score_opus":0.06926467194022638,"score_gpt":0.30327115762297496,"score_spread":0.23400648568274857,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028312043","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054094613,0.0013816091,0.939972,0.0001498831,0.00013178584,0.000048321366,0.000033568347,0.0011488238,0.0030393677],"genre_scores_gemma":[0.64146423,0.0008630497,0.35192522,0.0001826591,0.0001881427,0.000047834048,0.00010612853,0.00007456117,0.0051482003],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997178,0.000028297087,0.000017266973,0.000060133087,0.00015544322,0.000021064337],"domain_scores_gemma":[0.9997613,0.000055176573,0.000059010774,0.000042203676,0.000072616276,0.00000979702],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013549946,0.00037355715,0.00023156495,0.00039327572,0.00034402584,0.00029739822,0.00043032444,0.00030173935,0.0012134683],"category_scores_gemma":[0.00044046246,0.0001696026,0.00023488463,0.0004811365,0.00021195406,0.0004878457,0.0002974989,0.00047019718,0.0003581533],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014961621,0.00003254304,0.00052580494,0.0001543975,0.000023117045,0.00013562498,0.000088773435,0.0026932089,0.6911396,0.004826353,0.0006376771,0.2995932],"study_design_scores_gemma":[0.000045511275,0.00074069656,0.0016846184,0.000034063363,0.000096002506,0.0024133474,0.00004132712,0.11103868,0.85290706,0.0020149914,0.028934384,0.000049273756],"about_ca_topic_score_codex":0.0002151918,"about_ca_topic_score_gemma":0.0003923549,"teacher_disagreement_score":0.0012134683,"about_ca_system_score_codex":0.00022848664,"about_ca_system_score_gemma":0.00020069756,"threshold_uncertainty_score":0.004059434},"labels":[],"label_agreement":null},{"id":"W2028755560","doi":"10.1109/ccece.2006.277714","title":"Three-Phase PLL Synchronization with Gated Error Control","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Phase-locked loop; Synchronization (alternating current); Control theory (sociology); Multiplexer; Phase detector; Phase (matter); SIGNAL (programming language); Computer science; Phase synchronization; Transient (computer programming); Power (physics); Line (geometry); Controller (irrigation); Electronic engineering; Voltage; Engineering; Multiplexing; Telecommunications; Mathematics; Control (management); Physics; Electrical engineering; Phase noise","score_opus":0.00635070359735484,"score_gpt":0.22152294251150614,"score_spread":0.2151722389141513,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028755560","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03814615,0.00018654056,0.9524282,0.00013576604,0.00013572384,0.00011850275,0.000047193997,0.0020922485,0.0067096],"genre_scores_gemma":[0.8840462,0.00010321026,0.11189813,0.00008761647,0.00005599048,0.00009847378,0.000058558562,0.00007724785,0.0035747061],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994821,0.00008899968,0.000031223983,0.00012240338,0.0002161458,0.00005917788],"domain_scores_gemma":[0.9996117,0.00011580998,0.00007256131,0.00008492311,0.000091811686,0.000023262695],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004783449,0.00032646162,0.00035574098,0.000345323,0.0003219484,0.0006766223,0.00090536935,0.00051460776,0.0025608356],"category_scores_gemma":[0.0010528734,0.0001269849,0.00018559577,0.00045451906,0.00042108714,0.00052464986,0.0006731966,0.00048737027,0.0006198673],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010092584,0.0003874425,0.0033439249,0.00025175733,0.00007119145,0.00047571285,0.0004851676,0.12077401,0.30125564,0.08843086,0.005277805,0.47823727],"study_design_scores_gemma":[0.00020011113,0.00050923426,0.0010346693,0.000031120304,0.000034722667,0.00041140016,0.000021402137,0.8350901,0.13663892,0.011188154,0.014788516,0.000051637744],"about_ca_topic_score_codex":0.0008976289,"about_ca_topic_score_gemma":0.0008005755,"teacher_disagreement_score":0.0025608356,"about_ca_system_score_codex":0.00036415795,"about_ca_system_score_gemma":0.00043508984,"threshold_uncertainty_score":0.008566797},"labels":[],"label_agreement":null},{"id":"W2031801696","doi":"10.1109/cicc.2013.6658551","title":"A 5GS/s 4-bit time-based single-channel CMOS ADC for radio astronomy","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates; CMC Microsystems","keywords":"Effective number of bits; Spurious-free dynamic range; CMOS; Successive approximation ADC; Analog-to-digital converter; Figure of merit; Electronic engineering; Physics; 12-bit; Electrical engineering; Sampling (signal processing); Voltage; Engineering; Capacitor; Optoelectronics; Detector","score_opus":0.01233437115746067,"score_gpt":0.18878589412370422,"score_spread":0.17645152296624356,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031801696","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11059,0.0060764565,0.84122765,0.0010315515,0.0012417256,0.0005279765,0.0009827492,0.007879919,0.030441953],"genre_scores_gemma":[0.50430316,0.0017563767,0.46566126,0.0005130198,0.00030888256,0.0001453323,0.00079331803,0.0001834884,0.02633521],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99960846,0.00002847183,0.00002660597,0.000060216662,0.00022990847,0.00004645118],"domain_scores_gemma":[0.9996908,0.00005235015,0.000038665054,0.000032732405,0.00015270655,0.00003295341],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003708026,0.00037136898,0.00036192717,0.00064854475,0.00046418095,0.0007232515,0.0010840745,0.0007188168,0.006937784],"category_scores_gemma":[0.00072090677,0.00021696524,0.00021664628,0.00047821613,0.000200504,0.001099948,0.00030924805,0.0005803718,0.0025633848],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044237528,0.0000903047,0.0012849441,0.0005252611,0.000047233563,0.00054006616,0.00009706137,0.0023785462,0.6839113,0.0076558385,0.0059333364,0.29709372],"study_design_scores_gemma":[0.000113401686,0.0014237608,0.002614355,0.00014093309,0.00015083504,0.00481715,0.00007458493,0.04989193,0.77132094,0.0019623048,0.1673841,0.000105754225],"about_ca_topic_score_codex":0.00067355117,"about_ca_topic_score_gemma":0.001943999,"teacher_disagreement_score":0.006937784,"about_ca_system_score_codex":0.00051251234,"about_ca_system_score_gemma":0.0008734572,"threshold_uncertainty_score":0.023209155},"labels":[],"label_agreement":null},{"id":"W2032923903","doi":"10.1142/s0218126614500728","title":"A 1/4-RATE LINEAR PHASE DETECTOR FOR HIGH SPEED PLL-BASED CLOCK AND DATA RECOVERY CIRCUIT","year":2014,"lang":"en","type":"article","venue":"Journal of Circuits Systems and Computers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa; École de Technologie Supérieure; Université du Québec à Montréal","funders":"","keywords":"Phase-locked loop; Phase detector; CMOS; Replica; Electronic engineering; Detector; Network topology; Delay-locked loop; Computer science; Topology (electrical circuits); Data recovery; Power consumption; Power (physics); Electrical engineering; Computer hardware; Jitter; Physics; Engineering; Voltage; Telecommunications","score_opus":0.03608531050774103,"score_gpt":0.26524340216282477,"score_spread":0.22915809165508375,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2032923903","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08372174,0.0027777853,0.9026591,0.00047955246,0.00044495222,0.0002794237,0.00029581218,0.0030167114,0.006324921],"genre_scores_gemma":[0.61542463,0.0011483134,0.37363565,0.0006211887,0.0002801517,0.00017991131,0.00031999729,0.000084506915,0.008305673],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965525,0.000042053565,0.00002389315,0.00008466084,0.00015460193,0.000039670314],"domain_scores_gemma":[0.9996953,0.00007643876,0.000071297145,0.000034925328,0.000101246645,0.000020848265],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003140473,0.0004044676,0.00047007125,0.0005605301,0.00031812448,0.00073349004,0.0015152337,0.0007833141,0.002895039],"category_scores_gemma":[0.00049710216,0.0003322734,0.00029181485,0.00057080324,0.00024242324,0.0010708683,0.0004191833,0.0006911271,0.00095598097],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028728187,0.00013866868,0.0006851036,0.0004298624,0.00005366054,0.00032713843,0.00007859019,0.0039509833,0.83625335,0.009125234,0.0023043156,0.14636575],"study_design_scores_gemma":[0.00023857353,0.0018154201,0.0015401433,0.00007969993,0.00021392184,0.003503012,0.000039046063,0.15531462,0.7800792,0.0023852633,0.054668184,0.00012288692],"about_ca_topic_score_codex":0.00032220787,"about_ca_topic_score_gemma":0.0007746805,"teacher_disagreement_score":0.002895039,"about_ca_system_score_codex":0.00053028937,"about_ca_system_score_gemma":0.0006969121,"threshold_uncertainty_score":0.009684861},"labels":[],"label_agreement":null},{"id":"W2033188687","doi":"10.1109/ccece.2008.4564786","title":"A low power and wide frequency range voltage controlled oscillator with quadrature outputs","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"dBc; Phase noise; Electrical engineering; Materials science; Frequency offset; Miniaturization; Voltage; Offset (computer science); Inductor; CMOS; Optoelectronics; Electronic engineering; Engineering; Computer science; Orthogonal frequency-division multiplexing","score_opus":0.007375203795612991,"score_gpt":0.17095281914407684,"score_spread":0.16357761534846385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2033188687","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3210032,0.002617783,0.6560625,0.0007267473,0.00068457215,0.0001617165,0.0002897591,0.001689656,0.016764123],"genre_scores_gemma":[0.85518414,0.0005130644,0.13368921,0.00030243472,0.00024191801,0.00005207989,0.00017383407,0.00006011682,0.009783265],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997465,0.000022791583,0.000011086416,0.00007427302,0.00011678625,0.00002853252],"domain_scores_gemma":[0.9998784,0.000022803939,0.000022790677,0.000015251928,0.000040165887,0.000020534559],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016441011,0.00017744626,0.00024324049,0.0002581762,0.00017305353,0.00044972467,0.0005958334,0.00041168183,0.0014224153],"category_scores_gemma":[0.0002482597,0.00016439286,0.00016653571,0.0002231911,0.00018542807,0.00039644458,0.00026838764,0.00030458195,0.00044560884],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012200457,0.00005082823,0.00073758373,0.00009836401,0.0000173782,0.00023539098,0.000065636945,0.0008026483,0.926169,0.0037192141,0.0008494903,0.06713251],"study_design_scores_gemma":[0.0004427296,0.004251822,0.010460563,0.00010693855,0.00021755545,0.007865099,0.00009226366,0.0757791,0.79457724,0.0034712404,0.10261436,0.00012113519],"about_ca_topic_score_codex":0.00019173985,"about_ca_topic_score_gemma":0.000396165,"teacher_disagreement_score":0.0014224153,"about_ca_system_score_codex":0.00011935773,"about_ca_system_score_gemma":0.00017027995,"threshold_uncertainty_score":0.0047584176},"labels":[],"label_agreement":null},{"id":"W2033529352","doi":"10.1109/newcas.2014.6933971","title":"Performance of edge tap decision feedback equalization methods for wireline receivers","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Semtech (Canada)","funders":"","keywords":"Wireline; Equalization (audio); Computer science; Enhanced Data Rates for GSM Evolution; Key (lock); Feedback loop; Electronic engineering; Power (physics); Computer hardware; Channel (broadcasting); Engineering; Wireless; Telecommunications","score_opus":0.02114817829961173,"score_gpt":0.3262488207385069,"score_spread":0.3051006424388952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2033529352","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.764236,0.002144932,0.22580937,0.00017071875,0.00008908216,0.00004540938,0.0001822528,0.0015996522,0.0057225004],"genre_scores_gemma":[0.95635724,0.0003020497,0.03911314,0.00006252664,0.000033626788,0.000014922851,0.00009324958,0.000039869552,0.0039833565],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997907,0.00003086273,0.0000112338475,0.000039930666,0.00009773329,0.000029523244],"domain_scores_gemma":[0.9993794,0.0003394124,0.000082905746,0.00004443795,0.00013609273,0.000017785125],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028528448,0.00030636837,0.0002031653,0.00024540036,0.00018704758,0.00039922833,0.00034824503,0.00044220185,0.0026814244],"category_scores_gemma":[0.0010687485,0.00010774254,0.000098076955,0.0002305876,0.00014926471,0.0005807146,0.00024289891,0.00022320983,0.00036778726],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0033410345,0.00014244819,0.003533345,0.00018331625,0.00006237646,0.000094306444,0.0001949418,0.010635232,0.609789,0.0022377465,0.0010481182,0.3687382],"study_design_scores_gemma":[0.00011074171,0.0016876725,0.009117756,0.00006177227,0.00006465084,0.00034966884,0.000088453475,0.22794399,0.7536231,0.0009655504,0.0059291064,0.000057401605],"about_ca_topic_score_codex":0.0006639605,"about_ca_topic_score_gemma":0.0011394363,"teacher_disagreement_score":0.0026814244,"about_ca_system_score_codex":0.0003418051,"about_ca_system_score_gemma":0.00013288167,"threshold_uncertainty_score":0.00897032},"labels":[],"label_agreement":null},{"id":"W2035881184","doi":"10.1007/s10470-012-9834-7","title":"A new power-efficient CDMA-based transmitter for high-speed serial links","year":2012,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Serial communication; Transmitter; Code division multiple access; Serial port; CMOS; Computer science; Electronic engineering; Modulation (music); Channel (broadcasting); Power (physics); Electrical engineering; Computer hardware; Engineering; Telecommunications; Physics","score_opus":0.01501657330271183,"score_gpt":0.23320887220557385,"score_spread":0.21819229890286201,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2035881184","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20970806,0.004349461,0.7574809,0.0010545388,0.0009041109,0.00019526735,0.00020000152,0.0017916358,0.024316043],"genre_scores_gemma":[0.4987347,0.001403472,0.46572393,0.00066568184,0.0006907844,0.00013042401,0.0002025222,0.000099460674,0.032348994],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997557,0.000033078097,0.000010104618,0.000058417747,0.00012506195,0.000017675113],"domain_scores_gemma":[0.9998186,0.000038491555,0.000026471134,0.000025369163,0.000066886154,0.000024265346],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022955946,0.0003502023,0.0003620107,0.0004611263,0.00052083866,0.0006934052,0.00097189867,0.0005392696,0.0024123336],"category_scores_gemma":[0.00025820895,0.00030159784,0.00021957286,0.00055796915,0.00030093637,0.0009041301,0.00043575122,0.00057384575,0.0010074015],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016155344,0.00008530155,0.00045509855,0.00012106257,0.000023208262,0.00012921922,0.00006417627,0.0008442963,0.93588835,0.006123296,0.0014908337,0.05461361],"study_design_scores_gemma":[0.00017459904,0.0010455581,0.0022998136,0.00006616391,0.00014095906,0.0023328022,0.000035518628,0.10874731,0.8195689,0.0018442627,0.063659444,0.0000847359],"about_ca_topic_score_codex":0.00017884099,"about_ca_topic_score_gemma":0.0008989551,"teacher_disagreement_score":0.0024123336,"about_ca_system_score_codex":0.00042917737,"about_ca_system_score_gemma":0.00044592647,"threshold_uncertainty_score":0.008069992},"labels":[],"label_agreement":null},{"id":"W2036116877","doi":"10.1155/wcn/2006/48489","title":"Design and Characterization of a 5.2 GHz/2.4 GHz Fractional- Frequency Synthesizer for Low-Phase Noise Performance","year":2006,"lang":"en","type":"article","venue":"EURASIP Journal on Wireless Communications and Networking","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase noise; Phase-locked loop; Frequency synthesizer; RFIC; Direct digital synthesizer; Noise (video); Jitter; Electronic engineering; Spurious relationship; Frequency multiplier; Phase (matter); PLL multibit; Computer science; Acoustics; Physics; Engineering; CMOS","score_opus":0.026454249119353374,"score_gpt":0.26262184976490527,"score_spread":0.2361676006455519,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036116877","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48513028,0.0008562633,0.50437105,0.0003929913,0.00009458957,0.0003541929,0.00038195512,0.0019800223,0.0064385934],"genre_scores_gemma":[0.88167125,0.00019243917,0.11449794,0.000062941486,0.000035753455,0.000100752426,0.00020993644,0.000117480995,0.0031116277],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99922836,0.0001168761,0.000045411038,0.00013756969,0.0004188405,0.000053043914],"domain_scores_gemma":[0.99901474,0.0003530909,0.00021706807,0.00012872797,0.0002392191,0.000047012],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00077807595,0.0005367407,0.00059468084,0.00056242355,0.00042062876,0.0006800882,0.00070288574,0.0007649583,0.0011632527],"category_scores_gemma":[0.0016728848,0.0002317916,0.0003744797,0.00018662482,0.0003079347,0.0006478837,0.00025874248,0.00032052098,0.00050107925],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024909945,0.00010431942,0.002680279,0.00028001584,0.000051238803,0.0003520408,0.00021967756,0.02508103,0.9186373,0.005332533,0.0005240887,0.046488326],"study_design_scores_gemma":[0.00009642374,0.001862004,0.0047469144,0.000039082777,0.00009381339,0.0010718921,0.00005678252,0.21203542,0.7638841,0.0008506051,0.015196673,0.000066292116],"about_ca_topic_score_codex":0.00083656766,"about_ca_topic_score_gemma":0.0010071961,"teacher_disagreement_score":0.0011632527,"about_ca_system_score_codex":0.00069119496,"about_ca_system_score_gemma":0.00078019046,"threshold_uncertainty_score":0.005014956},"labels":[],"label_agreement":null},{"id":"W2037295770","doi":"10.1007/s10470-007-9062-8","title":"A fully-integrated 5 Gbit/s CMOS clock and data recovery circuit","year":2007,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Retiming; Jitter; CMOS; Phase-locked loop; Electronic engineering; Dissipation; Offset (computer science); Phase detector; Phase frequency detector; Data recovery; Computer science; Electrical engineering; Engineering; Voltage; Physics; Computer hardware; Charge pump; Capacitor","score_opus":0.030812532513259556,"score_gpt":0.26043707638886837,"score_spread":0.22962454387560882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2037295770","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37443462,0.004217201,0.5487455,0.0018009658,0.0015122251,0.00081761146,0.0026892324,0.02533799,0.04044464],"genre_scores_gemma":[0.7669548,0.0005663302,0.20501514,0.0011190653,0.000248255,0.00013955425,0.0012151499,0.00027297248,0.024468837],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99957126,0.000019330982,0.000026689224,0.00010717923,0.00019820937,0.0000774149],"domain_scores_gemma":[0.99973553,0.00004689094,0.000032993692,0.00004230942,0.00011082051,0.000031362688],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022770738,0.00031779165,0.00045168828,0.00037405605,0.00038587447,0.00063258316,0.0018328235,0.00076427957,0.0067206845],"category_scores_gemma":[0.00046728438,0.0003110968,0.0002768853,0.00034557248,0.00015205928,0.0010155782,0.00041439512,0.0003823983,0.0020085406],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045061353,0.00018912448,0.0008148697,0.00034426711,0.00006865886,0.0003525194,0.00010036914,0.0021391285,0.85350037,0.0048578,0.009182987,0.12799928],"study_design_scores_gemma":[0.00022603456,0.0017088945,0.005202324,0.00008770386,0.0002495055,0.002175708,0.0000609898,0.0759939,0.84919304,0.0013799196,0.06358919,0.00013275362],"about_ca_topic_score_codex":0.001728932,"about_ca_topic_score_gemma":0.0040824357,"teacher_disagreement_score":0.0067206845,"about_ca_system_score_codex":0.00049255736,"about_ca_system_score_gemma":0.0010025764,"threshold_uncertainty_score":0.022482932},"labels":[],"label_agreement":null},{"id":"W2038328959","doi":"10.1145/1404371.1404381","title":"Time-domain analog signal processing techniques","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Signal processing; Analog signal; SIGNAL (programming language); Analog signal processing; Domain (mathematical analysis); Digital signal processing; Electronic engineering; Computer hardware; Engineering; Mathematics; Programming language","score_opus":0.012082942822450113,"score_gpt":0.23096756948548627,"score_spread":0.21888462666303615,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2038328959","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008428736,0.023861127,0.74900746,0.0031371196,0.0066926684,0.00030073363,0.0017016871,0.0044453335,0.20242509],"genre_scores_gemma":[0.14113581,0.028860485,0.25518993,0.002176998,0.002534006,0.0005117973,0.0036283538,0.0005678061,0.5653949],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996008,0.000058193637,0.000027100521,0.000059625385,0.00022089762,0.00003340317],"domain_scores_gemma":[0.99929476,0.0001984225,0.00004644732,0.00015562378,0.00027113457,0.0000335371],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047145673,0.000673017,0.0004972267,0.0007923918,0.0004112933,0.00093160453,0.0008389381,0.00081258296,0.13386875],"category_scores_gemma":[0.0015444166,0.00032582262,0.00034115437,0.0010394363,0.00036638763,0.0007428448,0.0006801951,0.0014003182,0.06887164],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032730034,0.000098324475,0.00021388111,0.0008588278,0.00005748912,0.00028030187,0.00009213627,0.0009100855,0.12630127,0.011383487,0.05985127,0.7996257],"study_design_scores_gemma":[0.000106904816,0.00056523905,0.0015926766,0.00049332774,0.00011152914,0.0016066851,0.00009453158,0.014186563,0.08161006,0.014144521,0.8854342,0.00005370388],"about_ca_topic_score_codex":0.0004271464,"about_ca_topic_score_gemma":0.00095012505,"teacher_disagreement_score":0.13386875,"about_ca_system_score_codex":0.00028187412,"about_ca_system_score_gemma":0.00034913092,"threshold_uncertainty_score":0.44783562},"labels":[],"label_agreement":null},{"id":"W2038415392","doi":"10.1109/icecs.2012.6463676","title":"A 500 MHz to 6 GHz frequency synthesizer architecture for cognitive radio applications","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal","funders":"","keywords":"dBc; Frequency synthesizer; Phase noise; Cognitive radio; Direct digital synthesizer; Frequency offset; Bandwidth (computing); Phase-locked loop; Offset (computer science); Radio spectrum; Radio frequency; Computer science; Electronic engineering; Electrical engineering; Telecommunications; Engineering; Wireless; Orthogonal frequency-division multiplexing","score_opus":0.014340214276820355,"score_gpt":0.26047742273718694,"score_spread":0.24613720846036657,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2038415392","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28203925,0.0007040483,0.6844118,0.00060774776,0.00021562306,0.00012814338,0.0001611393,0.00417878,0.027553374],"genre_scores_gemma":[0.8945726,0.00016911932,0.09893946,0.00018604651,0.00006986059,0.00003610355,0.00013012352,0.00004636132,0.0058502564],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99987733,0.000023706283,0.0000057472157,0.00002381714,0.000049165596,0.000020284233],"domain_scores_gemma":[0.9998945,0.000024877305,0.000013955129,0.000017402921,0.000034221695,0.00001503712],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016078757,0.00023591258,0.00011566208,0.00023809136,0.00022372672,0.00033574313,0.00033469155,0.0003257807,0.0033992608],"category_scores_gemma":[0.00034279752,0.000084611114,0.00015063792,0.0001122417,0.00009474335,0.0002857336,0.00015140747,0.00032621116,0.00077591476],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005030592,0.00019890029,0.0022167012,0.00015583141,0.0000737192,0.0004225833,0.00015476403,0.037130885,0.6228453,0.020074604,0.0037071297,0.3125165],"study_design_scores_gemma":[0.00032495617,0.0022905206,0.005914955,0.00008783582,0.00019901089,0.0028891715,0.00008962642,0.42416042,0.44502512,0.009592539,0.10933225,0.00009358121],"about_ca_topic_score_codex":0.0005460776,"about_ca_topic_score_gemma":0.0009665646,"teacher_disagreement_score":0.0033992608,"about_ca_system_score_codex":0.0002159974,"about_ca_system_score_gemma":0.00024232709,"threshold_uncertainty_score":0.011371613},"labels":[],"label_agreement":null},{"id":"W2039989283","doi":"10.1016/j.aeue.2009.04.010","title":"Optimal equalization for reducing the impact of channel group delay distortion on high-speed backplane data transmission","year":2009,"lang":"en","type":"article","venue":"AEU - International Journal of Electronics and Communications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Channel (broadcasting); Equalization (audio); Computer science; Distortion (music); Data transmission; Transmission (telecommunications); Electronic engineering; Telecommunications; Computer network; Computer hardware; Engineering; Bandwidth (computing); Amplifier","score_opus":0.03698093473862427,"score_gpt":0.3387498112388458,"score_spread":0.3017688765002215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2039989283","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14330223,0.0006752615,0.8494419,0.00025345184,0.00013261646,0.000023722418,0.00004843288,0.0005029338,0.0056195664],"genre_scores_gemma":[0.8616471,0.00034681184,0.13347375,0.0000926079,0.000071518996,0.000018336741,0.00005418731,0.0000424479,0.0042531257],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99975353,0.000043732503,0.000011847691,0.000046390443,0.0000926408,0.000051952706],"domain_scores_gemma":[0.99974054,0.00012072622,0.00002660842,0.000021918488,0.00008067457,0.000009576153],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015250563,0.00034833964,0.00026561294,0.00021102285,0.0002979357,0.0004243111,0.00024324794,0.00042094424,0.002619113],"category_scores_gemma":[0.00083065033,0.00019375111,0.00016477799,0.0002447363,0.00025445828,0.0005354589,0.0002613722,0.00036173884,0.00036259647],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012950966,0.00022247367,0.0011178195,0.00019348932,0.00008803465,0.00012760064,0.00013613893,0.11218128,0.533044,0.015752118,0.0021162739,0.33372566],"study_design_scores_gemma":[0.00008385729,0.00021110871,0.0015832294,0.000030880954,0.00008092273,0.00017884863,0.00004546281,0.77187866,0.21876024,0.0037700853,0.0033502264,0.000026553755],"about_ca_topic_score_codex":0.001098449,"about_ca_topic_score_gemma":0.0035550823,"teacher_disagreement_score":0.002619113,"about_ca_system_score_codex":0.00031819302,"about_ca_system_score_gemma":0.0006218378,"threshold_uncertainty_score":0.008761823},"labels":[],"label_agreement":null},{"id":"W2040663275","doi":"10.1109/spsc.2008.4686730","title":"Signal frequency channelizer/ synthesizer","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Space Agency","keywords":"Multiplexer; Payload (computing); Computer science; Demultiplexer; Frequency-division multiplexing; Bent molecular geometry; Computer hardware; Router; Electronic engineering; Direct digital synthesizer; Frequency synthesizer; Multiplexing; Materials science; Engineering; Phase-locked loop; Telecommunications; Computer network; Orthogonal frequency-division multiplexing; Jitter","score_opus":0.017778717214725834,"score_gpt":0.19713645883337688,"score_spread":0.17935774161865103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2040663275","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1690594,0.0004445646,0.78198814,0.00050085713,0.00029554602,0.00048093242,0.00063950574,0.008834721,0.037756372],"genre_scores_gemma":[0.7180356,0.00033162712,0.25451878,0.0004587943,0.00024774973,0.00021374723,0.00042315555,0.00031666484,0.025453905],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975604,0.00002270108,0.000013019311,0.000064321845,0.00010388244,0.000040081122],"domain_scores_gemma":[0.99980515,0.00005068263,0.00003630881,0.000040122675,0.000049804825,0.00001786568],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001810502,0.00029168554,0.00018738191,0.00062069943,0.00035345476,0.0006445567,0.0004222858,0.00030733875,0.011534525],"category_scores_gemma":[0.00035726698,0.00018122964,0.00013504684,0.0002947283,0.00032679108,0.00067644985,0.00044359697,0.0005617592,0.0020102025],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044831878,0.00010425369,0.00087576127,0.00016339195,0.000031932566,0.00028983256,0.000111388785,0.010968973,0.7079992,0.03021152,0.0041522835,0.24464308],"study_design_scores_gemma":[0.00019191395,0.00051563146,0.0014246574,0.000036687266,0.000044234348,0.0006373438,0.00005450125,0.07373711,0.8668707,0.0041509927,0.052272767,0.0000635442],"about_ca_topic_score_codex":0.00039300998,"about_ca_topic_score_gemma":0.0006075094,"teacher_disagreement_score":0.011534525,"about_ca_system_score_codex":0.00037703034,"about_ca_system_score_gemma":0.00041159338,"threshold_uncertainty_score":0.038586795},"labels":[],"label_agreement":null},{"id":"W2040995649","doi":"10.1049/iet-cds.2008.0324","title":"Inter-signal timing skew compensation of parallel links with current-mode incremental signalling","year":2009,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"CMC Microsystems","keywords":"Skew; Clock skew; Current-mode logic; SIGNAL (programming language); Computer science; Electronic engineering; CMOS; Channel (broadcasting); Clock domain crossing; Compensation (psychology); Jitter; Voltage; Control theory (sociology); Clock signal; Electrical engineering; Engineering; Synchronous circuit; Telecommunications; Control (management)","score_opus":0.02837997967115562,"score_gpt":0.26854125540322893,"score_spread":0.2401612757320733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2040995649","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34284925,0.001174305,0.64642805,0.00016401101,0.00023344147,0.0001049012,0.00007493562,0.0014195107,0.007551712],"genre_scores_gemma":[0.91683155,0.00025712483,0.07986141,0.00005934368,0.00006120212,0.000035393885,0.000085416854,0.000051379182,0.0027572925],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997024,0.000034742665,0.000019738729,0.000053208743,0.00014837632,0.000041458617],"domain_scores_gemma":[0.9994702,0.00008285083,0.0001657577,0.000109972214,0.00014821882,0.000023045559],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002789148,0.0005108419,0.00018689799,0.0005295458,0.0003782589,0.00058284024,0.001060905,0.00037748693,0.0014461916],"category_scores_gemma":[0.000753807,0.00014522224,0.00021848046,0.00046016267,0.00021453215,0.00083428697,0.00041072775,0.00040778937,0.00033447047],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048298977,0.0001452467,0.0020823493,0.00026913942,0.00005623005,0.00030482156,0.00021978078,0.049416758,0.62573284,0.009192765,0.00091538567,0.3111817],"study_design_scores_gemma":[0.000058755046,0.001243775,0.002153495,0.00006247276,0.00012727354,0.0013324962,0.00009833136,0.35798103,0.61067456,0.0034755848,0.022711381,0.00008093193],"about_ca_topic_score_codex":0.00058719784,"about_ca_topic_score_gemma":0.0010997505,"teacher_disagreement_score":0.0014461916,"about_ca_system_score_codex":0.00035687655,"about_ca_system_score_gemma":0.00050012727,"threshold_uncertainty_score":0.00483799},"labels":[],"label_agreement":null},{"id":"W2041845050","doi":"10.1109/ccece.2012.6334992","title":"A novel fractional-N PLL architecture with hybrid of DCO and VCO","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; PLL multibit; Electronic engineering; Computer science; Loop (graph theory); Chip; Filter (signal processing); Architecture; Lock (firearm); Control theory (sociology); Phase noise; Engineering; Electrical engineering; Voltage; Mathematics; Telecommunications; Artificial intelligence","score_opus":0.007922155733843146,"score_gpt":0.20394009897501753,"score_spread":0.19601794324117439,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2041845050","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.061156526,0.0024263111,0.91655755,0.00038242666,0.00055633567,0.00010013665,0.00009270307,0.0017666558,0.016961396],"genre_scores_gemma":[0.7165838,0.00090178044,0.27191943,0.0003460877,0.00040448867,0.000059188813,0.00011349581,0.00004463598,0.009627113],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983394,0.00001821788,0.000010688433,0.00005455279,0.000064463384,0.000018061597],"domain_scores_gemma":[0.9999107,0.000016570595,0.0000144614005,0.000012455978,0.00003481907,0.000010977151],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013364041,0.00024735287,0.00026221006,0.00032007453,0.0004579129,0.0005449771,0.00072523585,0.00050520274,0.0015485053],"category_scores_gemma":[0.00017210127,0.00013237026,0.00020598462,0.00034583695,0.0002425772,0.00072251615,0.00021602129,0.0002901863,0.00035161304],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044945284,0.00013369498,0.0015498576,0.00031586262,0.00006755003,0.00057989423,0.00015046216,0.014715094,0.58272827,0.030519148,0.0034712364,0.36531946],"study_design_scores_gemma":[0.00033307637,0.0017250072,0.0030464712,0.000121974655,0.0002949247,0.005357391,0.00009142356,0.454415,0.359088,0.015093428,0.16027774,0.00015564312],"about_ca_topic_score_codex":0.00077606185,"about_ca_topic_score_gemma":0.0018118316,"teacher_disagreement_score":0.0015485053,"about_ca_system_score_codex":0.00033377256,"about_ca_system_score_gemma":0.00035209724,"threshold_uncertainty_score":0.0051802397},"labels":[],"label_agreement":null},{"id":"W2042769681","doi":"10.1109/vlsic.2007.4342754","title":"A 14-Gb/s 32 mW AC coupled receiver in 90-nm CMOS","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Sensitivity (control systems); Electronic engineering; Amplifier; Electrical engineering; SIGNAL (programming language); Path (computing); Broadband; Computer science; Optoelectronics; Materials science; Physics; Engineering; Telecommunications","score_opus":0.009275906089537713,"score_gpt":0.23671643652552285,"score_spread":0.22744053043598514,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042769681","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6357075,0.0017644373,0.3308258,0.0007077575,0.00021870277,0.0002249371,0.00025308525,0.0070389817,0.023258764],"genre_scores_gemma":[0.8628213,0.00030518085,0.1256754,0.00018576407,0.000091499925,0.000039809995,0.00014051082,0.00010571837,0.010634867],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99962866,0.000036343416,0.000016643386,0.00008674468,0.00018386505,0.000047650166],"domain_scores_gemma":[0.99971527,0.00006140439,0.000050668892,0.000037796,0.0001067849,0.000028130089],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002971222,0.00028985838,0.00025714491,0.00024890172,0.00027328386,0.000492089,0.00091745553,0.00045140358,0.0027882631],"category_scores_gemma":[0.00045153545,0.00024402935,0.00012172281,0.0002180634,0.00020346654,0.00070444157,0.00033974735,0.0004395474,0.0011691265],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024607123,0.000075284624,0.00097058265,0.0001198373,0.000028996143,0.00016389879,0.0001565285,0.0016581236,0.94234496,0.002650997,0.0011750425,0.050409764],"study_design_scores_gemma":[0.00015352771,0.001972719,0.0031271572,0.00003939625,0.00013816591,0.001494244,0.000093132854,0.057615682,0.9007236,0.00075008586,0.03383707,0.000055234254],"about_ca_topic_score_codex":0.0009678339,"about_ca_topic_score_gemma":0.0020014856,"teacher_disagreement_score":0.0027882631,"about_ca_system_score_codex":0.0004244567,"about_ca_system_score_gemma":0.0004933538,"threshold_uncertainty_score":0.00932771},"labels":[],"label_agreement":null},{"id":"W2042857967","doi":"10.1049/el.2010.1344","title":"Frequency synthesis using digital-to-frequency conversion and filtering","year":2010,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Delta-sigma modulation; Phase-locked loop; Electronic engineering; Digital filter; Computer science; Frequency multiplier; Frequency modulation; Frequency synthesizer; Filter (signal processing); Ranging; Topology (electrical circuits); Engineering; Radio frequency; Electrical engineering; Telecommunications; Phase noise","score_opus":0.006101195955394038,"score_gpt":0.20130028005288875,"score_spread":0.1951990840974947,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042857967","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033298545,0.00045508385,0.9545566,0.00013069544,0.0002548452,0.00009101034,0.00006954639,0.0012157938,0.0099279],"genre_scores_gemma":[0.46286443,0.00036434774,0.52988815,0.00011424916,0.000118509735,0.00009396446,0.0001316601,0.00007534303,0.006349352],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997726,0.000028671015,0.000019227893,0.00004648212,0.000111617264,0.000021392614],"domain_scores_gemma":[0.9998467,0.00004850751,0.000018799714,0.000034575856,0.000041177995,0.00001028296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020481288,0.0002841509,0.0002788837,0.00040099735,0.00024804557,0.0005232734,0.0004234623,0.00042868344,0.0025595548],"category_scores_gemma":[0.00038222614,0.00013746916,0.00021607321,0.00035682417,0.0002515722,0.00047025725,0.000251041,0.0003249296,0.00076988694],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011872105,0.00006737398,0.00031876683,0.00023508763,0.000027827515,0.00013617927,0.00010191228,0.0076557356,0.74020976,0.028527476,0.0009512863,0.2216499],"study_design_scores_gemma":[0.000108409826,0.0006627349,0.000701465,0.000066268396,0.000055239572,0.0010569103,0.000036898517,0.15120167,0.7521465,0.01138258,0.08252454,0.000056835222],"about_ca_topic_score_codex":0.0001947383,"about_ca_topic_score_gemma":0.00029702845,"teacher_disagreement_score":0.0025595548,"about_ca_system_score_codex":0.00027467718,"about_ca_system_score_gemma":0.00023681221,"threshold_uncertainty_score":0.008562505},"labels":[],"label_agreement":null},{"id":"W2044257423","doi":"10.1109/asscc.2008.4708770","title":"A 10Gb/s active-inductor structure with peaking control in 90nm CMOS","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Inductor; CMOS; Electrical engineering; PMOS logic; Voltage; Electronic engineering; Computer science; Engineering; Transistor","score_opus":0.0072854392006395435,"score_gpt":0.18740059085103816,"score_spread":0.18011515165039862,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044257423","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.52218854,0.0023790635,0.42568502,0.0009353912,0.00043153702,0.0003627765,0.0008311266,0.012599194,0.034587387],"genre_scores_gemma":[0.8930874,0.00042644492,0.09508669,0.00021187439,0.000068385445,0.00008779156,0.00039858682,0.00016853592,0.010464405],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998036,0.000021289601,0.0000146542625,0.000041812727,0.000073048184,0.000045616405],"domain_scores_gemma":[0.9998116,0.000027216012,0.00003861858,0.000028497774,0.000074915915,0.000019181976],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016873045,0.0003124728,0.00022324282,0.00027889857,0.00026259862,0.0006620337,0.0013475335,0.0003959721,0.0030721258],"category_scores_gemma":[0.0002421384,0.00021323047,0.00022745505,0.00031417844,0.00021088606,0.0007784498,0.00026775632,0.0002986225,0.0012874298],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000329742,0.0001280724,0.00082351075,0.00039647045,0.000042466872,0.00024908994,0.00024660458,0.002768937,0.90614504,0.0069928993,0.003783333,0.07809375],"study_design_scores_gemma":[0.0001859598,0.0011814361,0.0016645412,0.00004644851,0.0001427572,0.0008441198,0.00010827839,0.05149771,0.8917142,0.0017159176,0.050844643,0.00005400159],"about_ca_topic_score_codex":0.0017333134,"about_ca_topic_score_gemma":0.0022025157,"teacher_disagreement_score":0.0030721258,"about_ca_system_score_codex":0.0009293788,"about_ca_system_score_gemma":0.0006247331,"threshold_uncertainty_score":0.010277212},"labels":[],"label_agreement":null},{"id":"W2044476924","doi":"10.1002/1098-2760(20001220)27:6<432::aid-mop19>3.0.co;2-8","title":"New phase and gain imbalance correction algorithm for six-port-based direct-digital millimetric receivers","year":2000,"lang":"en","type":"article","venue":"Microwave and Optical Technology Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke; Polytechnique Montréal","funders":"","keywords":"Computer science; SIGNAL (programming language); Port (circuit theory); Electronic engineering; Phase (matter); Microwave; Calibration; Error detection and correction; Software; Software-defined radio; Algorithm; Telecommunications; Engineering; Mathematics; Physics","score_opus":0.005999123427578706,"score_gpt":0.22131680649901572,"score_spread":0.215317683071437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044476924","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037880074,0.00007260101,0.9950487,0.000028222306,0.000036526973,0.000021718348,0.000014370566,0.0006666149,0.00032316282],"genre_scores_gemma":[0.03547284,0.000079114856,0.96261996,0.000037643564,0.00004023127,0.000065554,0.000090570604,0.000056378336,0.0015377392],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993337,0.00008910288,0.000046453828,0.0001205055,0.00037703858,0.000033125238],"domain_scores_gemma":[0.99922967,0.00015789938,0.000104538645,0.0001348531,0.00033823235,0.00003482191],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006564301,0.0006322348,0.00048023797,0.0007868284,0.00038070025,0.00081345806,0.001314913,0.00067173317,0.0021690766],"category_scores_gemma":[0.0017768813,0.00039816488,0.00025211845,0.0005426107,0.00032370733,0.0009467621,0.0007171349,0.0010921047,0.001291759],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020404808,0.000071523384,0.000942613,0.000075953634,0.000039703053,0.000058166843,0.000087638466,0.012597969,0.08784721,0.00595355,0.002088498,0.89003307],"study_design_scores_gemma":[0.00014351161,0.0003063076,0.0022002005,0.000028488712,0.00007450725,0.0008329148,0.00003805839,0.7968042,0.16473468,0.0066617737,0.02807077,0.00010468997],"about_ca_topic_score_codex":0.00055038393,"about_ca_topic_score_gemma":0.0011998066,"teacher_disagreement_score":0.0021690766,"about_ca_system_score_codex":0.00038225672,"about_ca_system_score_gemma":0.00053552905,"threshold_uncertainty_score":0.0072562695},"labels":[],"label_agreement":null},{"id":"W2044990188","doi":"10.4236/cs.2011.24050","title":"Single-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time Resolution","year":2011,"lang":"en","type":"article","venue":"Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Vernier scale; Time-to-digital converter; CMOS; Electronic engineering; Detector; Dynamic range; Resolution (logic); Phase detector; Dead time; Delay calculation; Computer science; Electrical engineering; Engineering; Physics; Propagation delay; Voltage; Optics; Telecommunications; Jitter","score_opus":0.022931542241212258,"score_gpt":0.1817303548176828,"score_spread":0.15879881257647055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044990188","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18134598,0.0014855897,0.7973276,0.00027752176,0.00043693275,0.00024845052,0.00029177932,0.0036457537,0.014940373],"genre_scores_gemma":[0.79268956,0.0005125077,0.19869505,0.00018051844,0.000094181785,0.00007484619,0.00021162022,0.00011031293,0.007431439],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99952185,0.000044126267,0.000024573295,0.00010040836,0.00025189275,0.000057203048],"domain_scores_gemma":[0.999553,0.00015702484,0.00005191515,0.00008091638,0.00013174106,0.000025266243],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036713656,0.00031404072,0.00050801167,0.0004112157,0.000256727,0.0010086164,0.0009605968,0.0006047653,0.0036276611],"category_scores_gemma":[0.00076895877,0.00023200098,0.00031163412,0.0004900458,0.00021251845,0.00078940956,0.00023732008,0.0004839992,0.0008177594],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041308967,0.00012951916,0.0012535274,0.00033156984,0.000056651952,0.0003946531,0.0001365465,0.009970712,0.7490665,0.009235562,0.0021924565,0.22681934],"study_design_scores_gemma":[0.00008748635,0.0006803882,0.0012804463,0.000030988118,0.00006883076,0.00227677,0.000030558618,0.17762747,0.79865664,0.0013461523,0.017856518,0.000057724883],"about_ca_topic_score_codex":0.00042401775,"about_ca_topic_score_gemma":0.001169043,"teacher_disagreement_score":0.0036276611,"about_ca_system_score_codex":0.00042133202,"about_ca_system_score_gemma":0.00040996802,"threshold_uncertainty_score":0.012135744},"labels":[],"label_agreement":null},{"id":"W2046237532","doi":"10.1109/icedsa.2010.5503082","title":"Design of A 100MHz &amp;#x2013; 1.66GHz, 0.13&amp;#x00B5;m CMOS phase locked loop","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Phase-locked loop; CMOS; Loop (graph theory); Charge pump; PLL multibit; Lock (firearm); Delay-locked loop; Electronic engineering; Computer science; Voltage; Electrical engineering; Engineering; Phase noise; Capacitor; Mathematics","score_opus":0.03659719391477078,"score_gpt":0.29145374819390724,"score_spread":0.25485655427913645,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2046237532","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.057819284,0.00086434965,0.9207381,0.0005193488,0.00042131045,0.00041481384,0.00047002366,0.00779446,0.010958403],"genre_scores_gemma":[0.4836718,0.00059373124,0.49094054,0.0009411841,0.00024211357,0.00048419274,0.0006114218,0.00034303023,0.022171926],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996693,0.000028204007,0.000020683769,0.000090202746,0.00014413848,0.000047376285],"domain_scores_gemma":[0.9997774,0.00003978216,0.000032669745,0.00001751715,0.000104737184,0.000027897106],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023183823,0.0003645786,0.00052762905,0.00032921985,0.00044070164,0.00092264026,0.0014394707,0.00075620477,0.004710288],"category_scores_gemma":[0.00038447182,0.0004071316,0.0002883303,0.00025000243,0.00024357169,0.00058483717,0.00041238376,0.00042836746,0.0023862987],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037968927,0.00013800582,0.001315595,0.00047652144,0.00010869621,0.00045757924,0.00018638739,0.013655044,0.80101424,0.00940147,0.005161967,0.1677049],"study_design_scores_gemma":[0.0006473887,0.0035864962,0.0048098397,0.00014755492,0.00031399424,0.0033831964,0.00010035519,0.23445006,0.61439,0.0041790307,0.13379747,0.00019459278],"about_ca_topic_score_codex":0.0009813523,"about_ca_topic_score_gemma":0.0013125401,"teacher_disagreement_score":0.004710288,"about_ca_system_score_codex":0.00048016815,"about_ca_system_score_gemma":0.0010852974,"threshold_uncertainty_score":0.015757501},"labels":[],"label_agreement":null},{"id":"W2048682335","doi":"10.1007/s11036-011-0308-4","title":"Multicarrier-Based QAPM Modulation System for the Low Power Consumption and High Data Rates","year":2011,"lang":"en","type":"article","venue":"Mobile Networks and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Ministry of Education, Science and Technology; National Research Foundation of Korea; National Research Foundation","keywords":"Orthogonal frequency-division multiplexing; Computer science; Quadrature amplitude modulation; Pulse-position modulation; Electronic engineering; Pulse-amplitude modulation; Modulation (music); Bit error rate; Keying; Bandwidth (computing); Phase-shift keying; Telecommunications; Channel (broadcasting); Physics; Engineering; Detector; Acoustics","score_opus":0.02953408969436595,"score_gpt":0.2557400173086121,"score_spread":0.22620592761424618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2048682335","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15441424,0.0047656116,0.81668764,0.0012151323,0.00033644185,0.0001299965,0.00014349628,0.0014422872,0.020865144],"genre_scores_gemma":[0.81437224,0.0017835023,0.17360833,0.00029969803,0.00019557394,0.00009330199,0.000090802394,0.00006295555,0.009493611],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997141,0.00007241809,0.000012301587,0.00003840379,0.00013438977,0.000028321307],"domain_scores_gemma":[0.99949455,0.00022931558,0.00006335663,0.00006785062,0.00013104906,0.000013857422],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003727345,0.00030516938,0.0002719808,0.0003639759,0.00035971004,0.0004997913,0.00035216688,0.0004144437,0.005137656],"category_scores_gemma":[0.0010833467,0.0000987148,0.00014592143,0.00052225345,0.0002568127,0.0007604608,0.00024506904,0.00045868484,0.001138019],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005559924,0.00013402369,0.0024877428,0.00047098548,0.00004224412,0.00014680691,0.00028514248,0.014114737,0.54160446,0.048652556,0.0040593646,0.38744596],"study_design_scores_gemma":[0.00016948245,0.0012499855,0.004176276,0.00013674948,0.00011464968,0.0013186171,0.00010385964,0.29043698,0.5914953,0.015137388,0.095569134,0.00009156486],"about_ca_topic_score_codex":0.0003351555,"about_ca_topic_score_gemma":0.0003910066,"teacher_disagreement_score":0.005137656,"about_ca_system_score_codex":0.00041580206,"about_ca_system_score_gemma":0.00032005744,"threshold_uncertainty_score":0.017187178},"labels":[],"label_agreement":null},{"id":"W2049334811","doi":"10.1109/wdd.2010.5592355","title":"All-digital agile frequency generator for Software-Defined Radios part I — Fundamentals","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ultra Electronics (Canada)","funders":"","keywords":"DPLL algorithm; Software-defined radio; Phase-locked loop; Computer science; Agile software development; Electronic engineering; Software; Scheme (mathematics); Generator (circuit theory); Automatic frequency control; Power (physics); Telecommunications; Engineering; Software engineering; Jitter","score_opus":0.016866150581087622,"score_gpt":0.24037526035186638,"score_spread":0.22350910977077876,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2049334811","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007876655,0.004372346,0.9607475,0.00038223923,0.00056996295,0.00012627918,0.00007028488,0.0010828299,0.024771934],"genre_scores_gemma":[0.3950386,0.010790836,0.546101,0.00054299866,0.0015528619,0.00034351746,0.00023911808,0.00030993193,0.04508117],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99986553,0.000023311048,0.00001079316,0.000021965927,0.0000688426,0.000009400532],"domain_scores_gemma":[0.9998553,0.00005257803,0.000014341172,0.000027432132,0.000041162526,0.000009215257],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019769333,0.0004099364,0.00022476177,0.00040777773,0.00022460453,0.0006654819,0.00044833202,0.0004967277,0.004850217],"category_scores_gemma":[0.00032305098,0.00023096014,0.00018745482,0.0003235071,0.00033852298,0.00068587816,0.000309677,0.0007997463,0.001758248],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015405538,0.000079849364,0.0006439054,0.0006960036,0.000023127543,0.00022730637,0.00023688408,0.008590688,0.20547983,0.13465531,0.009205202,0.64000785],"study_design_scores_gemma":[0.00009906012,0.0014226749,0.0017939465,0.0003250985,0.000060717546,0.003019916,0.00011355848,0.12535499,0.20474388,0.053992208,0.6089849,0.000089041234],"about_ca_topic_score_codex":0.00013725147,"about_ca_topic_score_gemma":0.00019147038,"teacher_disagreement_score":0.004850217,"about_ca_system_score_codex":0.00029867832,"about_ca_system_score_gemma":0.00023644106,"threshold_uncertainty_score":0.016225576},"labels":[],"label_agreement":null},{"id":"W2049970801","doi":"10.1109/cicc.2008.4672112","title":"Session 17 - Clocking circuits","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Jitter; Session (web analytics); CMOS; Phase-locked loop; Computer science; Electronic circuit; Digital electronics; Electronic engineering; Electrical engineering; Engineering; Telecommunications","score_opus":0.02721911597324588,"score_gpt":0.24107828733298794,"score_spread":0.21385917135974206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2049970801","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0122649325,0.014558635,0.07868108,0.003680113,0.02534646,0.0006535068,0.0020698544,0.0042397534,0.85850555],"genre_scores_gemma":[0.05889901,0.005869163,0.016379315,0.001288855,0.005513303,0.00026626847,0.0019460148,0.0011047758,0.9087332],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99929786,0.00007508057,0.00003635801,0.00013594751,0.00033863273,0.00011611838],"domain_scores_gemma":[0.99953437,0.000052794257,0.000017866138,0.000100031415,0.00021669436,0.000078208264],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000849499,0.0010872445,0.0007076292,0.0011154488,0.0011843115,0.0025974938,0.0010431176,0.0015034118,0.21513309],"category_scores_gemma":[0.00060637936,0.000290552,0.0005741023,0.0010327381,0.00033621237,0.0016074512,0.0013508312,0.0013772231,0.088297464],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006047256,0.00023040862,0.0006407296,0.0005652767,0.000046429504,0.00035021792,0.00021019278,0.0010609253,0.05521193,0.049090464,0.31418157,0.57780707],"study_design_scores_gemma":[0.000022236074,0.00022537753,0.00032111947,0.00006384113,0.000012715148,0.0003609734,0.000035869805,0.0009406824,0.022335649,0.0056711263,0.9699953,0.000015134299],"about_ca_topic_score_codex":0.00033154627,"about_ca_topic_score_gemma":0.0005239789,"teacher_disagreement_score":0.7848669,"about_ca_system_score_codex":0.0009667133,"about_ca_system_score_gemma":0.0008648414,"threshold_uncertainty_score":0.7196919},"labels":[],"label_agreement":null},{"id":"W2050476983","doi":"10.1049/el.2011.1406","title":"Digital storage, addition and subtraction of time-mode variables","year":2011,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Subtraction; Key (lock); Computer science; Mode (computer interface); Electronic engineering; Signal processing; Computer hardware; Digital signal; SIGNAL (programming language); Digital signal processing; Arithmetic; Algorithm; Real-time computing; Engineering; Mathematics","score_opus":0.005778327348110802,"score_gpt":0.1841319881794773,"score_spread":0.1783536608313665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050476983","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09648584,0.0027864664,0.87982583,0.00040805395,0.0015618717,0.00018755048,0.00050449726,0.002601819,0.015638042],"genre_scores_gemma":[0.4958027,0.0015312973,0.47970966,0.00028937732,0.00043768596,0.00017339391,0.00031985575,0.00012507153,0.021610994],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997732,0.000023118331,0.000019334278,0.000039827053,0.00012463979,0.000019943811],"domain_scores_gemma":[0.9996032,0.00012026507,0.000060023358,0.00008493883,0.00010683822,0.0000247105],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027370628,0.0003752123,0.0002683848,0.00053261954,0.00027759976,0.0009055872,0.00097418635,0.00033839841,0.00439354],"category_scores_gemma":[0.0009811111,0.00017888634,0.00017401556,0.00060833734,0.00043538853,0.0013391185,0.0003677846,0.00052762224,0.0010541867],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00050313113,0.00009323705,0.000476467,0.00035647667,0.000035334124,0.00028640288,0.00018617547,0.0015765625,0.43622676,0.048838302,0.0024825768,0.50893867],"study_design_scores_gemma":[0.00010189729,0.0005832891,0.00093323673,0.00004699492,0.00006438286,0.0016628265,0.00008233233,0.029827576,0.8833072,0.010593571,0.07272202,0.00007472461],"about_ca_topic_score_codex":0.00016963058,"about_ca_topic_score_gemma":0.0005094446,"teacher_disagreement_score":0.00439354,"about_ca_system_score_codex":0.00027621715,"about_ca_system_score_gemma":0.0004565006,"threshold_uncertainty_score":0.014697909},"labels":[],"label_agreement":null},{"id":"W2050549560","doi":"10.1007/s00034-014-9901-7","title":"A 10-Bit, 12 ps Resolution CMOS Time-to-Digital Converter Dedicated to Ultra-Fast Optical Timing Applications","year":2014,"lang":"en","type":"article","venue":"Circuits Systems and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Time-to-digital converter; Vernier scale; Jitter; Differential nonlinearity; CMOS; Electronic engineering; Computer science; Physics; Optics; Engineering","score_opus":0.013870480098624521,"score_gpt":0.21730560866380905,"score_spread":0.20343512856518453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050549560","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18676925,0.004032879,0.6807335,0.0022043134,0.003166145,0.0013168935,0.0032467023,0.023235492,0.095294796],"genre_scores_gemma":[0.6479982,0.0011537838,0.25095823,0.002295663,0.00040625758,0.00034316644,0.0012798954,0.0008730318,0.09469171],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99960095,0.000030658295,0.00001848541,0.0001230682,0.00016509701,0.00006183019],"domain_scores_gemma":[0.99966574,0.00008489724,0.000025604191,0.000046556113,0.00011411379,0.00006300196],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032100384,0.00059117365,0.00066967076,0.0007805062,0.000649792,0.0009274181,0.0011379356,0.00096915895,0.015253584],"category_scores_gemma":[0.00065462454,0.0003134646,0.00019525182,0.00070962036,0.00029098277,0.00084993005,0.00035040703,0.0009579609,0.0067676352],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005494846,0.00019131009,0.0006350154,0.00030299905,0.000028890721,0.0005546283,0.00013895385,0.0006088128,0.86983156,0.005285342,0.009580157,0.11229275],"study_design_scores_gemma":[0.00016458372,0.0008388693,0.0030395715,0.0000935865,0.000087378336,0.0038635228,0.000078917015,0.020663511,0.84812295,0.0019709182,0.12096978,0.00010644176],"about_ca_topic_score_codex":0.0007827653,"about_ca_topic_score_gemma":0.0021375746,"teacher_disagreement_score":0.015253584,"about_ca_system_score_codex":0.00054449786,"about_ca_system_score_gemma":0.0013082991,"threshold_uncertainty_score":0.05102831},"labels":[],"label_agreement":null},{"id":"W2050607432","doi":"10.1109/4.845188","title":"Differential CMOS circuits for 622-MHz/933-MHz clock and data recovery applications","year":2000,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":58,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Phase-locked loop; Ring oscillator; Electronic engineering; Computer science; Electronic circuit; CPU multiplier; Filter (signal processing); Chip; Controller (irrigation); Clock skew; Clock signal; Electrical engineering; Engineering","score_opus":0.034351966777154075,"score_gpt":0.29243890037231035,"score_spread":0.2580869335951563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050607432","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08341011,0.007072658,0.86613274,0.0006116834,0.00047144215,0.00028955378,0.0006502812,0.0048028114,0.03655877],"genre_scores_gemma":[0.66608083,0.0021065054,0.3144588,0.00079180556,0.0001598201,0.00019928515,0.0006676321,0.00022401617,0.015311277],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978906,0.000026514112,0.00001270604,0.00003676534,0.00010195225,0.000033039036],"domain_scores_gemma":[0.9997584,0.000066967776,0.000030581676,0.00003660688,0.00009529794,0.000012055217],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015425273,0.0003639759,0.0001619701,0.00021743971,0.000273169,0.0005226705,0.0006668904,0.00036906239,0.008663576],"category_scores_gemma":[0.000636505,0.00017483567,0.00019004675,0.0003018323,0.00017312153,0.00059757364,0.00029966893,0.00040462418,0.0015157913],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034314767,0.00007092911,0.0010678101,0.00051037536,0.000046403464,0.00028201521,0.00019293076,0.0074390485,0.59953624,0.02933276,0.007156397,0.3540221],"study_design_scores_gemma":[0.0002059819,0.0014330235,0.0040473184,0.00019049084,0.00023681873,0.0031811623,0.00012897425,0.083519034,0.5360183,0.014956077,0.35598716,0.00009564911],"about_ca_topic_score_codex":0.0004984114,"about_ca_topic_score_gemma":0.0012591418,"teacher_disagreement_score":0.008663576,"about_ca_system_score_codex":0.00044357943,"about_ca_system_score_gemma":0.0003246772,"threshold_uncertainty_score":0.02898252},"labels":[],"label_agreement":null},{"id":"W2050805487","doi":"10.1109/ccece.2013.6567731","title":"A hardware test platform in field-programmable logic for parallelized digital signal processing","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"FIFO (computing and electronics); Computer science; Field-programmable gate array; Computer hardware; Embedded system; Gate array; Digital signal processor; Digital signal processing; Parallel computing","score_opus":0.020648814291708503,"score_gpt":0.2468156775012543,"score_spread":0.2261668632095458,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050805487","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16166963,0.00048557034,0.8225319,0.00014971611,0.000263041,0.00079336046,0.00018796309,0.0063136346,0.0076051727],"genre_scores_gemma":[0.5809426,0.00022782004,0.41100118,0.00016740597,0.00005313212,0.00055488024,0.00032284172,0.00029128778,0.006438928],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994041,0.0001083823,0.000031812444,0.00007806261,0.00031889888,0.000058694462],"domain_scores_gemma":[0.99912566,0.0002810027,0.00013138968,0.00020592663,0.00019734127,0.000058634203],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00059280824,0.00047476942,0.0003226902,0.00053983246,0.0003228293,0.00048718232,0.0012797096,0.00049014227,0.0027678367],"category_scores_gemma":[0.0012537679,0.0002658564,0.00025792673,0.00023620133,0.00046559682,0.00091092614,0.00051993463,0.0005847067,0.00053732685],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00067753677,0.000488848,0.0036743672,0.00062304526,0.00008557653,0.0010921262,0.00026634446,0.02178754,0.7552227,0.018107023,0.0027881055,0.19518676],"study_design_scores_gemma":[0.00017977759,0.0048187254,0.003804689,0.00010690691,0.000068815534,0.0016422091,0.000056377794,0.092290156,0.86229956,0.0028021983,0.03186238,0.00006825826],"about_ca_topic_score_codex":0.0004034375,"about_ca_topic_score_gemma":0.00052993745,"teacher_disagreement_score":0.0027678367,"about_ca_system_score_codex":0.00042169986,"about_ca_system_score_gemma":0.0007299943,"threshold_uncertainty_score":0.009259343},"labels":[],"label_agreement":null},{"id":"W2050911174","doi":"10.1109/tvlsi.2012.2211048","title":"Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Triode; Capacitance; Inverter; CMOS; Transistor; Voltage; dBc; Noise margin; Ring oscillator; Phase noise; Propagation delay; Materials science; Electrical engineering; Electronic engineering; Physics; Optoelectronics; Control theory (sociology); Computer science; Engineering; Capacitor; Electrode; Quantum mechanics","score_opus":0.01489179149791314,"score_gpt":0.22981035869247596,"score_spread":0.21491856719456282,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050911174","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06397395,0.0009137598,0.92656696,0.00012687224,0.000032550935,0.000088880624,0.00005969371,0.00028375853,0.007953653],"genre_scores_gemma":[0.90489644,0.0006521848,0.091331236,0.000056969893,0.00002452187,0.00011573623,0.000039127804,0.00004537693,0.002838453],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998472,0.000034766857,0.000005357614,0.00002633702,0.00007010464,0.000016229513],"domain_scores_gemma":[0.9998667,0.00005332621,0.000026490567,0.00001581569,0.00003101391,0.000006695054],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025460898,0.00029211884,0.00024090458,0.00018833987,0.00014529898,0.00033393747,0.000730369,0.0004083795,0.0010157397],"category_scores_gemma":[0.00059676287,0.00025069917,0.00035156563,0.0001502963,0.00029038556,0.0005078812,0.0002682812,0.00026865338,0.00021988501],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013057586,0.00003719255,0.0011591949,0.0002728649,0.00008527045,0.00028295934,0.00015318731,0.7007979,0.17906754,0.082276285,0.00061983266,0.035117142],"study_design_scores_gemma":[0.000010189136,0.00009865817,0.00018895161,0.0000072979,0.000013730322,0.000089751884,0.000008528375,0.98464286,0.009089269,0.0041921227,0.0016510559,0.000007539642],"about_ca_topic_score_codex":0.0006309839,"about_ca_topic_score_gemma":0.0005831437,"teacher_disagreement_score":0.0010157397,"about_ca_system_score_codex":0.00048523303,"about_ca_system_score_gemma":0.00039051636,"threshold_uncertainty_score":0.003520608},"labels":[],"label_agreement":null},{"id":"W2051660573","doi":"10.1109/iscas.2014.6865252","title":"Reducing the analog-digital productivity gap using time-mode signal processing","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Analog signal; Analog signal processing; Mixed-signal integrated circuit; Signal processing; Electronic engineering; Productivity; Digital signal processing; Metric (unit); Analog image processing; Digital signal; Analog device; SIGNAL (programming language); Digital image processing; Engineering; Integrated circuit; Computer hardware; Artificial intelligence; Image processing","score_opus":0.019384767636162488,"score_gpt":0.25589101643839146,"score_spread":0.23650624880222898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2051660573","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06469179,0.00084062683,0.91719455,0.0009892185,0.00023721589,0.00012053878,0.00006390018,0.0014439549,0.014418275],"genre_scores_gemma":[0.4840145,0.0010535481,0.50599694,0.00056120096,0.00024293279,0.000117921765,0.00014126717,0.00035502305,0.0075166305],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984896,0.00023251801,0.00010488117,0.00017076317,0.00085393555,0.00014825411],"domain_scores_gemma":[0.9946201,0.0026967754,0.0006230411,0.0006083635,0.0012888209,0.0001628364],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002055971,0.0010872275,0.00041301403,0.0017850847,0.0004327736,0.0026065612,0.0010733216,0.00064445386,0.006974498],"category_scores_gemma":[0.007674984,0.00023908727,0.00041480578,0.0012217996,0.00056652055,0.0029538933,0.0018182253,0.00088563695,0.0015009064],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00080293557,0.0004435437,0.0032959545,0.00036600415,0.000048701964,0.0005863102,0.00063832774,0.030820372,0.18445487,0.054447692,0.0025989572,0.7214963],"study_design_scores_gemma":[0.00028487731,0.0038917658,0.005040055,0.00034165886,0.0001717772,0.0017466187,0.0010388528,0.44922748,0.3539942,0.097075805,0.08703627,0.00015066267],"about_ca_topic_score_codex":0.00057986594,"about_ca_topic_score_gemma":0.00070540153,"teacher_disagreement_score":0.006974498,"about_ca_system_score_codex":0.0006708567,"about_ca_system_score_gemma":0.0009854424,"threshold_uncertainty_score":0.023332},"labels":[],"label_agreement":null},{"id":"W2053805165","doi":"10.1049/el.2012.1150","title":"Low-power design technique for decision-feedback equalisation in serial links","year":2012,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Equaliser; Gigabit; Power (physics); CMOS; Electronic engineering; Computer science; Equalizer; Feedback loop; Serial communication; Engineering; Computer hardware; Telecommunications; Channel (broadcasting)","score_opus":0.015091743666350922,"score_gpt":0.25255303863646517,"score_spread":0.23746129497011426,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2053805165","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036002405,0.00060265575,0.95605683,0.00018879856,0.00012279171,0.00011615102,0.000048849783,0.0006386994,0.00622272],"genre_scores_gemma":[0.5525844,0.0005650175,0.43393943,0.00023285777,0.00014410577,0.00015888685,0.000114932554,0.00008639352,0.012173956],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997849,0.000029799747,0.000015484782,0.000036927147,0.00010710914,0.000025701092],"domain_scores_gemma":[0.9997851,0.00007280634,0.00004521291,0.000021541226,0.00006766502,0.000007710197],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022497681,0.0003985482,0.00017891175,0.0003844656,0.00033466954,0.00060369127,0.0006697183,0.00030997655,0.0036960824],"category_scores_gemma":[0.0005634307,0.00024991782,0.00017167741,0.00030834335,0.0002643026,0.000539339,0.00033376715,0.00041705804,0.00067768205],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021186577,0.00007315498,0.00052948843,0.00030999782,0.000054358312,0.0001607789,0.00018392266,0.00863017,0.7536477,0.018427843,0.001549039,0.21622166],"study_design_scores_gemma":[0.00017237212,0.001125359,0.0016088169,0.000098566175,0.00012252845,0.0013628419,0.00008661614,0.15823412,0.77714825,0.0068528363,0.053141076,0.000046583704],"about_ca_topic_score_codex":0.00041361034,"about_ca_topic_score_gemma":0.0012982021,"teacher_disagreement_score":0.0036960824,"about_ca_system_score_codex":0.00041712247,"about_ca_system_score_gemma":0.0004027378,"threshold_uncertainty_score":0.012364626},"labels":[],"label_agreement":null},{"id":"W2054274626","doi":"10.1109/mwscas.2010.5548572","title":"Modifications of a Dynamic-Logic Phase Frequency Detector for extended detection range","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase frequency detector; Detector; CMOS; Phase difference; Electronic engineering; Phase detector; Phase (matter); Computer science; Range (aeronautics); Phase-locked loop; Linear phase; Polarity (international relations); Electronic circuit; Dynamic range; Control theory (sociology); Engineering; Electrical engineering; Physics; Phase noise; Telecommunications; Artificial intelligence","score_opus":0.0169954956553769,"score_gpt":0.29106736215987083,"score_spread":0.27407186650449394,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2054274626","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.089184076,0.000732425,0.9008283,0.00030641607,0.00040604977,0.00013564959,0.00008205904,0.0018886373,0.0064364],"genre_scores_gemma":[0.5430572,0.00037577937,0.4501103,0.00043949907,0.00017617013,0.000085224594,0.00012600317,0.00008106039,0.0055487654],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996574,0.000036363526,0.000027401502,0.000082078346,0.00015810608,0.000038668928],"domain_scores_gemma":[0.9994778,0.00015081647,0.00006322477,0.000101512414,0.00017587676,0.000030739266],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002746633,0.00042931488,0.00030496897,0.00042096188,0.00021223717,0.00058626896,0.001110094,0.00072786934,0.0021427607],"category_scores_gemma":[0.00093519513,0.00027077046,0.00027946127,0.00023558822,0.00029316256,0.0010716864,0.00035162308,0.00074830855,0.00066925416],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000358588,0.00011242419,0.000827886,0.00019747815,0.00004108016,0.00025730545,0.00008722335,0.0041171266,0.81316316,0.010825261,0.0009242547,0.16908823],"study_design_scores_gemma":[0.0001501696,0.0010587845,0.0018101762,0.000031655654,0.0001198584,0.0029270693,0.000024625297,0.09458233,0.84578353,0.0031139879,0.05030739,0.00009042745],"about_ca_topic_score_codex":0.00022124819,"about_ca_topic_score_gemma":0.00039434416,"teacher_disagreement_score":0.0021427607,"about_ca_system_score_codex":0.00033502548,"about_ca_system_score_gemma":0.00029242982,"threshold_uncertainty_score":0.0071682334},"labels":[],"label_agreement":null},{"id":"W2057037115","doi":"10.1109/asscc.2011.6123620","title":"Extending HyperTransport&amp;#x2122; technology to 8.0 Gb/s in 32-nm SOI-CMOS processors","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Jitter; CMOS; Silicon on insulator; Transceiver; Bandwidth (computing); Phase-locked loop; Electrical engineering; Optoelectronics; Low-power electronics; Electronic circuit; Electronic engineering; Computer science; Materials science; Engineering; Power (physics); Physics; Telecommunications; Silicon; Power consumption","score_opus":0.03610744453279254,"score_gpt":0.2635301392205046,"score_spread":0.22742269468771206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057037115","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6678392,0.0019621893,0.25999463,0.0014792415,0.0002901492,0.00031412486,0.00023695396,0.0029533019,0.06493014],"genre_scores_gemma":[0.82921726,0.001241024,0.14800863,0.00033971938,0.00011043092,0.00019905395,0.00022692342,0.00017287297,0.020484071],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985623,0.000017707818,0.000009618598,0.00002563375,0.000048259866,0.00004252108],"domain_scores_gemma":[0.9998579,0.00002732153,0.000028271379,0.00002816766,0.00004331926,0.0000150957085],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020087254,0.0004059124,0.0001810331,0.00022012331,0.00024188687,0.00060824025,0.0005501825,0.00031807536,0.0039105625],"category_scores_gemma":[0.00035133274,0.00021485967,0.00015033901,0.00029003003,0.00028521701,0.001075471,0.00057044293,0.00047988992,0.0012289099],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029581675,0.00013329399,0.0024509095,0.00024931182,0.000021512578,0.00080272916,0.0006757752,0.014059746,0.8146196,0.03557127,0.0039679883,0.12715198],"study_design_scores_gemma":[0.00012910059,0.0017095149,0.0030723033,0.00013731903,0.000095187264,0.0018737104,0.00032095355,0.09545062,0.6774146,0.012265076,0.20745003,0.00008156861],"about_ca_topic_score_codex":0.00068739697,"about_ca_topic_score_gemma":0.0013495396,"teacher_disagreement_score":0.0039105625,"about_ca_system_score_codex":0.00040232064,"about_ca_system_score_gemma":0.00054599455,"threshold_uncertainty_score":0.013082147},"labels":[],"label_agreement":null},{"id":"W2062166336","doi":"10.1109/ccece.2012.6334824","title":"Bang-Bang CDR's acquisition, locking, and jitter tolerance","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; SerDes; Resistor; Computer science; Phase-locked loop; Electronic engineering; Phase detector; Capacitor; Electronic circuit; Filter (signal processing); Voltage; Electrical engineering; Engineering","score_opus":0.00665218452913326,"score_gpt":0.20801615521418523,"score_spread":0.20136397068505196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2062166336","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4733068,0.0020153173,0.4980188,0.00018363618,0.00010855385,0.00017986944,0.00021163866,0.0032065243,0.022768734],"genre_scores_gemma":[0.98397887,0.00031066657,0.013211365,0.0000448153,0.000010613205,0.000032388565,0.0000421112,0.000058384045,0.0023109373],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993868,0.000060453753,0.000048836726,0.00012211237,0.00030259183,0.00007917697],"domain_scores_gemma":[0.9992981,0.0002876662,0.00010661195,0.00011712807,0.00017422812,0.000016251444],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041381267,0.00024771728,0.00026886273,0.0004217727,0.00025037408,0.00058193883,0.00039322153,0.00038900782,0.001425167],"category_scores_gemma":[0.0017274546,0.00015321255,0.00027287248,0.00029532152,0.00026942726,0.0006191142,0.00022963433,0.00033357026,0.00028766913],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000996844,0.00009883082,0.004488283,0.0005912011,0.000051351544,0.0005099862,0.00042803507,0.04113935,0.7788032,0.015950693,0.00067222037,0.15627001],"study_design_scores_gemma":[0.00009645065,0.0010794556,0.0076197963,0.000082182,0.00011334249,0.0020869065,0.00010879105,0.27984047,0.69496256,0.0035907212,0.010307529,0.00011180535],"about_ca_topic_score_codex":0.0009396005,"about_ca_topic_score_gemma":0.0010968789,"teacher_disagreement_score":0.001425167,"about_ca_system_score_codex":0.0003344166,"about_ca_system_score_gemma":0.00039953194,"threshold_uncertainty_score":0.004767716},"labels":[],"label_agreement":null},{"id":"W2064493738","doi":"10.1109/tcsii.2006.889727","title":"Current-Mode Phase-Locked Loops&amp;mdash; A New Architecture","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; CMOS; dBc; Phase noise; Inductor; PLL multibit; Electronic engineering; Capacitor; Offset (computer science); Inductance; Electrical engineering; Voltage-controlled oscillator; Engineering; Materials science; Voltage; Computer science","score_opus":0.026100280793225107,"score_gpt":0.2795555638533263,"score_spread":0.2534552830601012,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2064493738","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03857615,0.0039015277,0.911891,0.0010461832,0.000939221,0.0001193469,0.0001404094,0.006869123,0.036516957],"genre_scores_gemma":[0.61693114,0.0020908928,0.3287143,0.0013982835,0.0008757991,0.00011562185,0.0002861705,0.00013203447,0.04945579],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997675,0.000030025443,0.000015087407,0.00005711832,0.00010466855,0.000025591904],"domain_scores_gemma":[0.9998417,0.00002693065,0.000012894631,0.00003168386,0.00007096127,0.00001587886],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020392277,0.00025200308,0.0002044837,0.00035956487,0.00023521116,0.000742534,0.00080895924,0.00041518576,0.006185244],"category_scores_gemma":[0.00027371722,0.00015155956,0.00016458107,0.00023349156,0.0003850631,0.0012477641,0.0005446884,0.0005615531,0.0018560181],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004748095,0.00011524725,0.0011126136,0.00038029868,0.00004175603,0.00031578576,0.0002997599,0.004239519,0.2541745,0.09694224,0.009700905,0.6322025],"study_design_scores_gemma":[0.000188097,0.0016646337,0.0012168643,0.00011942496,0.00014494201,0.0029383851,0.00014141615,0.13850729,0.20820296,0.0303517,0.616445,0.00007931162],"about_ca_topic_score_codex":0.00023789461,"about_ca_topic_score_gemma":0.0004703023,"teacher_disagreement_score":0.006185244,"about_ca_system_score_codex":0.00030150844,"about_ca_system_score_gemma":0.0002773056,"threshold_uncertainty_score":0.020691693},"labels":[],"label_agreement":null},{"id":"W2068012288","doi":"10.1109/milcom.2006.302168","title":"Performance of Multiple-Access Frequency-Hopped Systems in the Presence of Spurious Tones","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada","funders":"Ministère de la Défense Nationale; Defence Research and Development Canada","keywords":"Frequency-shift keying; Spurious relationship; Frequency-hopping spread spectrum; Computer science; Jamming; Electronic engineering; Frequency deviation; Direct digital synthesizer; Tone (literature); Bit error rate; Frequency synthesizer; Phase-shift keying; SIGNAL (programming language); Modulation (music); Telecommunications; Automatic frequency control; Phase-locked loop; Demodulation; Engineering; Physics; Acoustics; Decoding methods","score_opus":0.0154379800190006,"score_gpt":0.24338147131332222,"score_spread":0.22794349129432162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2068012288","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94786394,0.0012137216,0.042035557,0.00017395882,0.00007879041,0.000031850384,0.00011584598,0.0006045055,0.0078819115],"genre_scores_gemma":[0.99637514,0.00014563157,0.0026762944,0.000016184866,0.000017220387,0.000009009162,0.000042996253,0.00001645957,0.0007009942],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989949,0.00022923047,0.000049415026,0.00015594442,0.00042102748,0.00014959232],"domain_scores_gemma":[0.99782467,0.0013666253,0.00020039192,0.00022933455,0.00031862274,0.00006032824],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00093895436,0.00049551495,0.00059450377,0.0003336326,0.000571725,0.0011323856,0.00040028602,0.0009143227,0.001750845],"category_scores_gemma":[0.0030442248,0.00012689545,0.0001902919,0.00041131175,0.0004988731,0.0010273786,0.00067239325,0.00049828977,0.00055249396],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.004170328,0.00036627625,0.0187089,0.00066113577,0.00039394692,0.0013943912,0.0012492139,0.30446157,0.49785247,0.016491642,0.0011931433,0.15305696],"study_design_scores_gemma":[0.00011139965,0.0030980918,0.013205143,0.00009233057,0.00016472377,0.0011335727,0.00027723826,0.75545186,0.21751058,0.005439797,0.0034147978,0.00010040478],"about_ca_topic_score_codex":0.00066398457,"about_ca_topic_score_gemma":0.00042576116,"teacher_disagreement_score":0.001750845,"about_ca_system_score_codex":0.00035225204,"about_ca_system_score_gemma":0.00029277796,"threshold_uncertainty_score":0.0058571696},"labels":[],"label_agreement":null},{"id":"W2068478325","doi":"10.1007/s10470-013-0083-1","title":"A power-efficient 2-dimensional on-chip eye-opening monitor for Gbps serial links","year":2013,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Serial communication; Computer science; Chip; CMOS; Reduction (mathematics); Power (physics); Computer hardware; Cadence; Enhanced Data Rates for GSM Evolution; Process (computing); Electronic engineering; Embedded system; Physics; Engineering; Telecommunications; Mathematics","score_opus":0.013672696363482695,"score_gpt":0.2405132890544171,"score_spread":0.2268405926909344,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2068478325","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8071183,0.001733042,0.17918359,0.0004528563,0.00017275578,0.000112562586,0.0006231744,0.0023850063,0.00821874],"genre_scores_gemma":[0.91236997,0.000373036,0.08227986,0.00015955426,0.000064139436,0.000043805132,0.00015772381,0.00012068277,0.004431228],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983346,0.000031001375,0.0000068882123,0.000038275713,0.000076109965,0.000014151874],"domain_scores_gemma":[0.9997824,0.00007601061,0.00004618555,0.00003287158,0.000045000714,0.000017454951],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019761492,0.00024559934,0.00021844773,0.00033098285,0.00019438803,0.00048735697,0.0007862112,0.00036728583,0.0016977055],"category_scores_gemma":[0.0004348541,0.00024784982,0.000102812104,0.0002532126,0.00014293117,0.0006894032,0.00038593885,0.00028184458,0.00022757912],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034548115,0.00006291398,0.0017197101,0.00011988846,0.00002141602,0.00012582503,0.00011461198,0.0010280096,0.9388293,0.0012547871,0.0015711413,0.054806996],"study_design_scores_gemma":[0.00005910458,0.0004679253,0.008529196,0.000026229523,0.000058203896,0.0008667556,0.00006117484,0.058429394,0.9160848,0.00049508427,0.014865864,0.00005629266],"about_ca_topic_score_codex":0.0003229047,"about_ca_topic_score_gemma":0.0009686988,"teacher_disagreement_score":0.0016977055,"about_ca_system_score_codex":0.0002766813,"about_ca_system_score_gemma":0.00019867005,"threshold_uncertainty_score":0.0056794286},"labels":[],"label_agreement":null},{"id":"W2069324906","doi":"10.1109/ccece.2008.4564698","title":"A low power and high speed PPM design for ultra wideband communications","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Delay-locked loop; Latency (audio); CMOS; Process corners; Voltage; Integrated circuit design; Computer science; Power consumption; Electronic engineering; Electrical engineering; Power (physics); Engineering; Phase-locked loop; Physics","score_opus":0.027502362956897015,"score_gpt":0.21042747186000504,"score_spread":0.18292510890310804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2069324906","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050649982,0.0020785977,0.9343113,0.0004704245,0.00028384395,0.00017246869,0.00012250079,0.0011876031,0.010723373],"genre_scores_gemma":[0.51480854,0.0010431857,0.47164032,0.0005359781,0.00024842488,0.00016752185,0.00018690106,0.000065918946,0.011303245],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99984837,0.000019483277,0.000008702831,0.000035344925,0.00007370133,0.000014424689],"domain_scores_gemma":[0.99987066,0.00002539503,0.000029981757,0.000013274249,0.000052257506,0.000008357397],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015198781,0.00021234425,0.00018007349,0.0002402898,0.0002370225,0.0003548365,0.00049130863,0.0004237068,0.0020727788],"category_scores_gemma":[0.00032460262,0.00015762824,0.00013868492,0.00021926909,0.00015388442,0.00047420722,0.00021524537,0.00032230772,0.00057867],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011353456,0.00003609282,0.00038118946,0.00036147094,0.000026689453,0.00015072907,0.00009692287,0.0026038145,0.8206793,0.01392777,0.0017158345,0.15990657],"study_design_scores_gemma":[0.00022895052,0.002078725,0.0022469282,0.00009118328,0.00012566443,0.0031033482,0.00007977455,0.07244368,0.7498474,0.005314628,0.16438884,0.000050966148],"about_ca_topic_score_codex":0.0001732738,"about_ca_topic_score_gemma":0.00046653155,"teacher_disagreement_score":0.0020727788,"about_ca_system_score_codex":0.0003117866,"about_ca_system_score_gemma":0.0003868983,"threshold_uncertainty_score":0.006934166},"labels":[],"label_agreement":null},{"id":"W2070853780","doi":"10.1109/cicc.2009.5280776","title":"Test methods and ICs for high-speed serdes","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"SerDes; Computer science; Phase-locked loop; Equalization (audio); Bandwidth (computing); Chip; Electronic engineering; Embedded system; System on a chip; Computer hardware; Engineering; Jitter; Telecommunications","score_opus":0.019178218695372454,"score_gpt":0.327606595299766,"score_spread":0.30842837660439354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2070853780","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024299925,0.012768492,0.8859681,0.0013662549,0.0019317446,0.00044756546,0.0003403736,0.0037206656,0.06915688],"genre_scores_gemma":[0.29336897,0.009091743,0.6320049,0.0009878984,0.00062290736,0.0006179909,0.0005143288,0.00092419964,0.06186708],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990336,0.00015592341,0.000044632776,0.000077902136,0.000630708,0.000057193814],"domain_scores_gemma":[0.9988771,0.00032075457,0.00008789698,0.00024056352,0.00043803378,0.000035652687],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012907898,0.0007509391,0.00051188795,0.0010607364,0.00041376057,0.0011218196,0.0011176309,0.0008039652,0.007739547],"category_scores_gemma":[0.0017047013,0.00038632922,0.00036448197,0.00045434322,0.0005955356,0.0013396223,0.00058076915,0.00082104077,0.0022674517],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002654513,0.00015227507,0.002028606,0.0011920693,0.00008831136,0.00063720456,0.00037123018,0.012369539,0.3796178,0.15637852,0.023554774,0.42334417],"study_design_scores_gemma":[0.000068909,0.0009116793,0.0030470798,0.0004574525,0.000068002344,0.002161877,0.00021330237,0.07467373,0.39475116,0.027525265,0.49602547,0.0000961607],"about_ca_topic_score_codex":0.00025846978,"about_ca_topic_score_gemma":0.00049801933,"teacher_disagreement_score":0.007739547,"about_ca_system_score_codex":0.00072098506,"about_ca_system_score_gemma":0.0004788707,"threshold_uncertainty_score":0.025891364},"labels":[],"label_agreement":null},{"id":"W2071857229","doi":"10.1049/el.2012.3722","title":"Hardware‐efficient phase‐detection technique for digital clock and data recovery","year":2013,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Computer hardware; Phase detector; Data recovery; Digital clock; Clock recovery; Embedded system; Electronic engineering; Engineering; Electrical engineering; Jitter; Clock signal; Telecommunications","score_opus":0.011060196765919059,"score_gpt":0.24286498976760876,"score_spread":0.2318047930016897,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2071857229","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13880116,0.0020587014,0.8514409,0.00031923412,0.00032443358,0.00016356449,0.00010318736,0.0015495658,0.0052391877],"genre_scores_gemma":[0.5848043,0.00083846255,0.40863234,0.00015860598,0.00011470544,0.00008476309,0.00010108847,0.000053095817,0.0052126483],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973804,0.000027984526,0.000012787299,0.00003819687,0.00015429451,0.00002871279],"domain_scores_gemma":[0.9996644,0.00010269116,0.00008454253,0.000051424013,0.00008292219,0.00001409163],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002532474,0.00022035369,0.00020381915,0.00047446627,0.00026376665,0.00038303976,0.0006468453,0.00030623373,0.0020995461],"category_scores_gemma":[0.00056982995,0.00022948481,0.00013927929,0.00042012765,0.00023754715,0.0004685268,0.00033069708,0.00056534924,0.00047088496],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000094066934,0.000055746255,0.00026691254,0.00010739493,0.00001370895,0.00009023916,0.000057932506,0.00074435887,0.9003048,0.004531532,0.0005708093,0.09316259],"study_design_scores_gemma":[0.000064797365,0.0006853362,0.0010741112,0.00003154678,0.00003902543,0.0013188223,0.000024907724,0.03132306,0.94397855,0.0011170475,0.020308552,0.000034179142],"about_ca_topic_score_codex":0.00026463746,"about_ca_topic_score_gemma":0.00059423636,"teacher_disagreement_score":0.0020995461,"about_ca_system_score_codex":0.0003299331,"about_ca_system_score_gemma":0.00045792162,"threshold_uncertainty_score":0.007023692},"labels":[],"label_agreement":null},{"id":"W2072029420","doi":"10.1109/tcsi.2003.818615","title":"Time-domain response and sensitivity of periodically switched nonlinear circuits","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Electronic circuit; Sensitivity (control systems); Nonlinear system; Computation; Algorithm; Computer science; Mathematics; Control theory (sociology); Electronic engineering; Engineering","score_opus":0.011824913418373263,"score_gpt":0.23189571227320402,"score_spread":0.22007079885483075,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2072029420","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21821031,0.00012237516,0.77445465,0.00011967882,0.00003720976,0.00005094588,0.000109576766,0.0006074431,0.0062878462],"genre_scores_gemma":[0.95074105,0.00007703888,0.047590636,0.000030069217,0.000007365118,0.000041571882,0.000047760044,0.00003875805,0.0014256225],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99988246,0.000022517303,0.0000032397172,0.000016658762,0.000065717555,0.000009467737],"domain_scores_gemma":[0.9997775,0.00013451627,0.00001960891,0.000026486634,0.00003382853,0.00000801133],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020478164,0.00018375268,0.00019623054,0.00017414686,0.00012111463,0.00020520069,0.0004012643,0.0002448948,0.0010604332],"category_scores_gemma":[0.00074468047,0.00010486528,0.00021486642,0.000102887825,0.000321576,0.00032601156,0.00017795032,0.0002864791,0.00008765182],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016868512,0.000067737514,0.0013888554,0.00014509774,0.000042062868,0.00015411378,0.00019499223,0.7835257,0.15565917,0.019241888,0.00055321644,0.038858406],"study_design_scores_gemma":[0.0000030767724,0.000011172429,0.0001156568,0.0000016900192,0.000001814766,0.000013164138,0.0000037093744,0.99233055,0.00672385,0.00054222276,0.00025047737,0.0000027153583],"about_ca_topic_score_codex":0.0012334202,"about_ca_topic_score_gemma":0.0008282784,"teacher_disagreement_score":0.0012334202,"about_ca_system_score_codex":0.0003780518,"about_ca_system_score_gemma":0.00030677754,"threshold_uncertainty_score":0.0035474896},"labels":[],"label_agreement":null},{"id":"W2072036433","doi":"10.1007/s10470-012-0004-8","title":"Current-mode phase-locked loop with constant-Q active inductor CCO and active transformer loop filter","year":2012,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Inductor; Phase-locked loop; Phase noise; Active filter; CMOS; Voltage-controlled oscillator; Electronic engineering; PLL multibit; Electrical engineering; Engineering; Materials science; Control theory (sociology); Voltage; Computer science","score_opus":0.022765336320952307,"score_gpt":0.27491912369233484,"score_spread":0.25215378737138255,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2072036433","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06119289,0.000577086,0.9128342,0.00033181114,0.0002419742,0.0003844927,0.00017461705,0.0042323293,0.020030554],"genre_scores_gemma":[0.88839936,0.00014942314,0.1038386,0.0003018524,0.00015731093,0.00013458917,0.00013273452,0.000105170824,0.006780981],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99958235,0.00006282307,0.000029163997,0.00012947994,0.00015790857,0.00003823276],"domain_scores_gemma":[0.9995442,0.00013061425,0.00007026704,0.000059618025,0.00017194661,0.000023288183],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028102938,0.00040084374,0.00042496645,0.00048408363,0.00063031586,0.00085997465,0.0014233888,0.00064400746,0.004874328],"category_scores_gemma":[0.0006867128,0.00015989882,0.00025746826,0.0006455634,0.00031289284,0.0007440396,0.0003195757,0.000394006,0.0010839006],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013360524,0.0005036882,0.0025555792,0.0006700319,0.00012379742,0.0004032492,0.0004920622,0.009385317,0.6167137,0.029674951,0.006521247,0.33162037],"study_design_scores_gemma":[0.0011141293,0.0022916635,0.004811465,0.00011588559,0.00037247333,0.003404065,0.0000986836,0.35096318,0.54947454,0.010807048,0.076407135,0.00013984337],"about_ca_topic_score_codex":0.00085826125,"about_ca_topic_score_gemma":0.0016378204,"teacher_disagreement_score":0.004874328,"about_ca_system_score_codex":0.0005161446,"about_ca_system_score_gemma":0.0006106645,"threshold_uncertainty_score":0.016306221},"labels":[],"label_agreement":null},{"id":"W2073166182","doi":"10.1109/rfic.2010.5477284","title":"A D-band PLL covering the 81&amp;#x2013;82 GHz, 86&amp;#x2013;92 GHz and 162&amp;#x2013;164 GHz bands","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage-controlled oscillator; dBc; Colpitts oscillator; Phase noise; Phase-locked loop; Physics; Electrical engineering; Materials science; Optoelectronics; Voltage; Engineering","score_opus":0.01444912547682759,"score_gpt":0.2361804337391261,"score_spread":0.2217313082622985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073166182","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42419976,0.0034517464,0.5073938,0.00069958816,0.000624583,0.0003320085,0.0011342356,0.0060521597,0.056112133],"genre_scores_gemma":[0.8757488,0.00073319796,0.1049072,0.0007236332,0.00020855288,0.00014445567,0.00057628704,0.00021175714,0.016746096],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997292,0.000025566043,0.000021404687,0.000101306396,0.00007218862,0.000050211176],"domain_scores_gemma":[0.99977154,0.00007906444,0.000041615545,0.000032554046,0.00004626956,0.000029067323],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019216555,0.00027609948,0.00034013332,0.0007518102,0.00039786813,0.00082781404,0.00034268165,0.000517061,0.0045517236],"category_scores_gemma":[0.00039129707,0.00017369445,0.00018927385,0.0006599642,0.00024899334,0.00038142008,0.00036189612,0.00031441066,0.0019477746],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046155666,0.00009439239,0.0034510626,0.00023699577,0.000026212096,0.0002688994,0.00010376906,0.0017174009,0.8052618,0.0024365555,0.002391772,0.18354963],"study_design_scores_gemma":[0.00025249118,0.0014755565,0.008005106,0.000048487505,0.00009786416,0.0023544733,0.00007084927,0.01587651,0.8363833,0.0012134947,0.1341513,0.00007051426],"about_ca_topic_score_codex":0.00031387727,"about_ca_topic_score_gemma":0.000545405,"teacher_disagreement_score":0.0045517236,"about_ca_system_score_codex":0.00027774324,"about_ca_system_score_gemma":0.00033441916,"threshold_uncertainty_score":0.015227079},"labels":[],"label_agreement":null},{"id":"W2073470179","doi":"10.1049/iet-cds.2013.0424","title":"Study of injection‐locked non‐harmonic oscillators using Volterra series","year":2015,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Control theory (sociology); Mathematics; Harmonic; Topology (electrical circuits); Harmonic oscillator; Relaxation oscillator; Injection locking; Comparator; Series (stratigraphy); Ring (chemistry); Voltage; Physics; Engineering; Computer science; Voltage-controlled oscillator; Electrical engineering; Acoustics; Quantum mechanics","score_opus":0.05747212507923848,"score_gpt":0.27509635585077025,"score_spread":0.21762423077153176,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073470179","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26052213,0.0007785968,0.7245514,0.00013282763,0.000046049307,0.00006165264,0.000026485686,0.0001633412,0.013717496],"genre_scores_gemma":[0.96478593,0.00038021614,0.030121593,0.000027860257,0.000019333864,0.000042122894,0.000013917533,0.000040825114,0.0045682215],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998754,0.000040235664,0.0000039459674,0.000016544744,0.000053004816,0.000010787093],"domain_scores_gemma":[0.99965227,0.00026995083,0.00003381549,0.000014515301,0.000023355025,0.000006047682],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030068945,0.0002699891,0.00021556555,0.0002992621,0.00014181808,0.00039673023,0.0003270753,0.00029264734,0.0010820167],"category_scores_gemma":[0.0010695257,0.00014824416,0.0002953632,0.0001826278,0.00040477945,0.00046589805,0.00012642912,0.00042202967,0.00012934771],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010587554,0.000125857,0.0013343084,0.00025677547,0.00010464215,0.00044723068,0.0004439145,0.5569617,0.22003369,0.1858627,0.00025899947,0.034064278],"study_design_scores_gemma":[0.000002859192,0.000026426376,0.0001605136,0.000005039855,0.0000047896337,0.000035689645,0.000010387537,0.99017173,0.0059904954,0.0031858212,0.0004023478,0.0000039481806],"about_ca_topic_score_codex":0.00057740894,"about_ca_topic_score_gemma":0.00039508133,"teacher_disagreement_score":0.0010820167,"about_ca_system_score_codex":0.00030102732,"about_ca_system_score_gemma":0.0001785057,"threshold_uncertainty_score":0.0036196709},"labels":[],"label_agreement":null},{"id":"W2074853895","doi":"10.1049/ip-cdt:20045063","title":"High-resolution flash time-to-digital conversion and calibration for system-on-chip testing","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Jitter; Computer science; Electronic engineering; Flash (photography); Chip; Time-to-digital converter; CMOS; Computer hardware; Engineering; Clock signal","score_opus":0.009977435183330746,"score_gpt":0.20212722472792635,"score_spread":0.1921497895445956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2074853895","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.061921287,0.0021504639,0.92014223,0.00028044917,0.0002531961,0.00023712394,0.00018071587,0.0036720347,0.011162516],"genre_scores_gemma":[0.650634,0.00090442813,0.34242758,0.00021854915,0.00009373998,0.00019002333,0.0002730145,0.0001664819,0.005092131],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988337,0.00022020417,0.000048796246,0.000075308526,0.00077880017,0.00004310358],"domain_scores_gemma":[0.99791485,0.00094680226,0.0001764559,0.0004347648,0.00047641044,0.000050744806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00091079035,0.00037258602,0.00032734734,0.0005797214,0.00025648554,0.00054765807,0.0006679272,0.0005627799,0.0037466004],"category_scores_gemma":[0.0033077253,0.00017995438,0.0001287439,0.0006163844,0.00033394826,0.0005926289,0.00036547816,0.00051528733,0.0006594631],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029537134,0.00012561797,0.003043935,0.000391351,0.000038768165,0.00041280288,0.00017130881,0.01764639,0.5959464,0.013588908,0.0050084884,0.36333066],"study_design_scores_gemma":[0.000097155986,0.0009791225,0.0055153146,0.00010783046,0.00005794902,0.002158176,0.00007960038,0.21648064,0.7254497,0.0040729675,0.044927176,0.00007449769],"about_ca_topic_score_codex":0.00048583932,"about_ca_topic_score_gemma":0.000999635,"teacher_disagreement_score":0.0037466004,"about_ca_system_score_codex":0.0004948751,"about_ca_system_score_gemma":0.000513517,"threshold_uncertainty_score":0.012533605},"labels":[],"label_agreement":null},{"id":"W2075061452","doi":"10.1109/apccas.2006.342525","title":"A Wide Input-Range ¿¿ Modulator for Applications to Spread-Spectrum Clock Generator","year":2006,"lang":"es","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"National Science Council; Public Health Agency of Canada","keywords":"Clock generator; Phase-locked loop; Delta-sigma modulation; CMOS; Dynamic range; Electronic engineering; Generator (circuit theory); Computer science; Modulation (music); Frequency modulation; Signal generator; Physics; Electrical engineering; Power (physics); Engineering; Phase noise; Electronic circuit; Clock signal; Voltage; Radio frequency","score_opus":0.011294910136904616,"score_gpt":0.25038731844824663,"score_spread":0.23909240831134201,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2075061452","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18995778,0.008488791,0.7793889,0.0011492269,0.0005420116,0.00012791186,0.00010503377,0.0023447645,0.017895648],"genre_scores_gemma":[0.73886514,0.0020795004,0.24784777,0.00042615278,0.00029626166,0.000069894384,0.000100983256,0.00004339286,0.0102707725],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999387,0.0000101137,0.0000030889726,0.000011645816,0.000030082125,0.000006358988],"domain_scores_gemma":[0.999931,0.000017886954,0.000007791565,0.0000068993118,0.000027870436,0.000008564675],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009424748,0.00012923083,0.00013182119,0.00014226761,0.00013253014,0.00019214377,0.0002814627,0.0003079811,0.0011798465],"category_scores_gemma":[0.00015532057,0.00006596409,0.00006277314,0.00017806081,0.00010478721,0.00029173197,0.00014216334,0.00028205718,0.00044323516],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001703146,0.000030377832,0.000804497,0.00012034459,0.000008839947,0.0002812564,0.000084343774,0.0012006654,0.81790525,0.0070337034,0.0014839862,0.1708764],"study_design_scores_gemma":[0.00012380794,0.001361205,0.0025104866,0.000075073614,0.00006358043,0.0033426918,0.000073069816,0.07277093,0.7711856,0.0034937004,0.14496602,0.00003382594],"about_ca_topic_score_codex":0.00008892883,"about_ca_topic_score_gemma":0.00022620993,"teacher_disagreement_score":0.0011798465,"about_ca_system_score_codex":0.000097816366,"about_ca_system_score_gemma":0.00013317978,"threshold_uncertainty_score":0.00394696},"labels":[],"label_agreement":null},{"id":"W2076701911","doi":"10.1109/iscas.2010.5537254","title":"Peak-to-peak jitter reduction technique for the Free-Running Period Synthesizer (FRPS)","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université du Québec à Chicoutimi","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Field-programmable gate array; Digital-to-analog converter; Computer science; Reduction (mathematics); Electronic engineering; Voltage; Electrical engineering; Computer hardware; Mathematics; Engineering; Telecommunications","score_opus":0.009334979600795315,"score_gpt":0.23785784018658993,"score_spread":0.2285228605857946,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2076701911","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035228886,0.00116179,0.9578767,0.00012329394,0.00016521888,0.0000740513,0.00007352017,0.0017699334,0.0035266161],"genre_scores_gemma":[0.36429098,0.000876153,0.6273506,0.00020023686,0.00031533508,0.00009880438,0.00023095481,0.00020149059,0.0064354283],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996611,0.00005792461,0.000017205866,0.000063350024,0.00017957175,0.000020891935],"domain_scores_gemma":[0.99960905,0.00010802629,0.0000875139,0.000082860686,0.00009830279,0.000014317307],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025950317,0.00039339648,0.00022903651,0.00049192767,0.0002765808,0.000352273,0.0005940987,0.00032185606,0.0019161435],"category_scores_gemma":[0.000750245,0.00018641942,0.00028168256,0.00046885244,0.00020024035,0.0004539659,0.00022138622,0.00054282666,0.0007176361],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025452423,0.00004975979,0.00055143394,0.00024242396,0.00006588676,0.00014759165,0.00009547144,0.0034786223,0.53493434,0.005978004,0.0018314363,0.45237064],"study_design_scores_gemma":[0.000094750416,0.001346352,0.005574251,0.0000606243,0.00021893698,0.00328825,0.00005860083,0.10867376,0.8180112,0.0029498122,0.05965612,0.00006726684],"about_ca_topic_score_codex":0.00028222075,"about_ca_topic_score_gemma":0.0006600067,"teacher_disagreement_score":0.0019161435,"about_ca_system_score_codex":0.00024213402,"about_ca_system_score_gemma":0.00031065848,"threshold_uncertainty_score":0.006410122},"labels":[],"label_agreement":null},{"id":"W2078068977","doi":"10.1007/s10836-012-5289-0","title":"High Speed On-Chip Signal Generation for Debug and Diagnosis","year":2012,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Electronic engineering; Delta-sigma modulation; CMOS; Computer science; SIGNAL (programming language); Filter (signal processing); Time domain; Chip; Digital signal processing; Frequency domain; Software portability; Digital signal processor; Engineering; Computer hardware; Embedded system; Electrical engineering; Phase noise","score_opus":0.03852424400412385,"score_gpt":0.25816769457102806,"score_spread":0.2196434505669042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078068977","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.102381185,0.0028473274,0.850955,0.0007603046,0.00068533054,0.000423657,0.0007376635,0.008340814,0.03286863],"genre_scores_gemma":[0.62674576,0.00094321446,0.3574967,0.00042220144,0.0001666766,0.0001944118,0.0007480621,0.00026380862,0.013019116],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968827,0.000068377776,0.000010528498,0.000041913296,0.0001545012,0.000036573572],"domain_scores_gemma":[0.999653,0.00013018199,0.000030442943,0.00008098647,0.000088984336,0.000016461954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031967045,0.00050165365,0.00026096232,0.0009420723,0.00023021855,0.0004922983,0.00072371244,0.0005433477,0.0075113205],"category_scores_gemma":[0.0007682501,0.00016533054,0.00013701884,0.00052247226,0.00024485536,0.0005291699,0.0004646285,0.0004102382,0.0015623486],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034142038,0.00014357538,0.0013620832,0.00036831317,0.000033773475,0.00022403659,0.00014961233,0.0063941767,0.4213749,0.02307723,0.009644331,0.5368865],"study_design_scores_gemma":[0.00015381473,0.0011502216,0.0028276136,0.00014532836,0.00008026429,0.0011145725,0.00009550191,0.11882897,0.6522506,0.011495165,0.21178603,0.00007193425],"about_ca_topic_score_codex":0.00023338561,"about_ca_topic_score_gemma":0.0005820126,"teacher_disagreement_score":0.0075113205,"about_ca_system_score_codex":0.0003680263,"about_ca_system_score_gemma":0.00032308238,"threshold_uncertainty_score":0.025127888},"labels":[],"label_agreement":null},{"id":"W2078336264","doi":"10.1109/tcsi.2014.2365871","title":"Analysis and Modeling of the Phase Detector Hysteresis in Bang-Bang PLLs","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada); Carleton University","funders":"","keywords":"Jitter; Phase-locked loop; Phase detector; Spurious relationship; Computer science; Electronic engineering; Detector; Retiming; Control theory (sociology); CMOS; Algorithm; Engineering; Voltage; Electrical engineering; Telecommunications","score_opus":0.015597966377742311,"score_gpt":0.2253653581093112,"score_spread":0.2097673917315689,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078336264","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12098855,0.0014682785,0.867549,0.00012631022,0.00004468464,0.000064855194,0.00008358761,0.0007266634,0.008948126],"genre_scores_gemma":[0.97627604,0.0005786949,0.019566275,0.0000301899,0.000013926232,0.0000439672,0.00002923478,0.00005193548,0.0034095887],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99985397,0.000023656608,0.000008159351,0.000020656675,0.000073648844,0.000019894036],"domain_scores_gemma":[0.9997718,0.00012908636,0.000036528487,0.000020073845,0.00003449613,0.000008132966],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002820564,0.0002490121,0.00027988496,0.00028414468,0.00017728948,0.0004955891,0.00058655714,0.00065560604,0.000919166],"category_scores_gemma":[0.0007097979,0.00027131106,0.00028220567,0.00020422337,0.000324013,0.0004835307,0.00020907259,0.00043052447,0.00019882337],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013168043,0.000040903175,0.001195089,0.00019054579,0.000032572432,0.0002659186,0.00018464896,0.8987521,0.06550875,0.015069483,0.00025554176,0.0183727],"study_design_scores_gemma":[0.000002206822,0.000018172788,0.00015428981,0.0000045134375,0.000003700454,0.000026047208,0.000004348635,0.9968971,0.001985677,0.00058539724,0.00031545313,0.000003112955],"about_ca_topic_score_codex":0.0027775576,"about_ca_topic_score_gemma":0.0017387137,"teacher_disagreement_score":0.0027775576,"about_ca_system_score_codex":0.000534778,"about_ca_system_score_gemma":0.00042031493,"threshold_uncertainty_score":0.005522847},"labels":[],"label_agreement":null},{"id":"W2078499673","doi":"10.1049/el:20052206","title":"DFE architectures for high-speed backplane applications","year":2005,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Bottleneck; CMOS; Electronic engineering; Computer science; Computer architecture; Engineering; Embedded system; Computer hardware","score_opus":0.004886060884543007,"score_gpt":0.2140287960979434,"score_spread":0.20914273521340038,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078499673","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19863765,0.0047155074,0.7713931,0.0012692537,0.00028676883,0.000118142874,0.0002519617,0.0020893998,0.021238187],"genre_scores_gemma":[0.8518461,0.0013512652,0.13337617,0.0002678123,0.0001184068,0.000054265416,0.00020481274,0.00004047196,0.012740758],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99989223,0.000018016028,0.0000069480625,0.000016075704,0.000044032375,0.000022807822],"domain_scores_gemma":[0.999824,0.00006124555,0.000021125119,0.000023015758,0.000060684895,0.000010038839],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020277862,0.00035070896,0.00018978528,0.00034326335,0.00029688884,0.00059955555,0.00046100584,0.0006708148,0.005285411],"category_scores_gemma":[0.00042490463,0.00014671011,0.00012111463,0.00027024897,0.00018910247,0.0009860843,0.00028828715,0.00043053,0.00081170426],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005280786,0.00013930442,0.0012081858,0.0003095942,0.000044765056,0.00033368112,0.00020423728,0.02657338,0.56818277,0.04118505,0.00539963,0.35589135],"study_design_scores_gemma":[0.0002305701,0.00090121647,0.0024638958,0.00015043786,0.00006515081,0.0015403117,0.00012899318,0.36778614,0.49844795,0.030879535,0.09730942,0.000096432486],"about_ca_topic_score_codex":0.0003974648,"about_ca_topic_score_gemma":0.0010615324,"teacher_disagreement_score":0.005285411,"about_ca_system_score_codex":0.00033672125,"about_ca_system_score_gemma":0.00014278186,"threshold_uncertainty_score":0.01768148},"labels":[],"label_agreement":null},{"id":"W2078850499","doi":"10.1109/ismvl.2014.51","title":"Differential-Time and Pulse-Amplitude Modulation Signaling for Serial Link Transceivers","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Pulse-amplitude modulation; Transceiver; Transmitter; Computer science; Pulse-position modulation; Electronic engineering; Analog transmission; Modulation (music); Bandwidth (computing); SIGNAL (programming language); Clock signal; Amplitude modulation; Pulse-frequency modulation; CMOS; Frequency modulation; Pulse (music); Transmission (telecommunications); Telecommunications; Channel (broadcasting); Physics; Engineering; Analog signal; Acoustics; Detector; Jitter","score_opus":0.01028238116619544,"score_gpt":0.21570916731685585,"score_spread":0.2054267861506604,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078850499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29951406,0.0032113965,0.66192317,0.00073076156,0.0004837574,0.0001247322,0.0002388954,0.0016095126,0.032163657],"genre_scores_gemma":[0.9098566,0.00087599026,0.08042748,0.00013505797,0.00010290908,0.000052288437,0.00016731022,0.000040396277,0.008341903],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998522,0.000031416945,0.0000102572185,0.000016109223,0.0000743499,0.000015674674],"domain_scores_gemma":[0.99982387,0.0000447882,0.00003673266,0.00002081288,0.000065269196,0.000008556509],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024335766,0.00026019712,0.00011148329,0.0002706115,0.00018702724,0.00044032643,0.00041266315,0.00024847683,0.0025228614],"category_scores_gemma":[0.00042490245,0.00009946229,0.00012001418,0.00033244072,0.00012868142,0.00045899756,0.0001546222,0.00021505683,0.0005609652],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029642435,0.00010398678,0.002799204,0.00061814557,0.000032716554,0.0003935358,0.00019386497,0.026074743,0.70903844,0.051980015,0.002860339,0.20560864],"study_design_scores_gemma":[0.00007699589,0.0017825376,0.0023084653,0.00011332881,0.00008182644,0.0020020863,0.00010751368,0.25539955,0.64829636,0.006778738,0.0829986,0.000053976895],"about_ca_topic_score_codex":0.00015464418,"about_ca_topic_score_gemma":0.0003631595,"teacher_disagreement_score":0.0025228614,"about_ca_system_score_codex":0.0002586517,"about_ca_system_score_gemma":0.00025203265,"threshold_uncertainty_score":0.008439779},"labels":[],"label_agreement":null},{"id":"W2079016261","doi":"10.1109/jssc.2003.822896","title":"A 2.4-GHz Ring-Oscillator-Based CMOS Frequency Synthesizer With a Fractional Divider Dual-PLL Architecture","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":64,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Phase noise; dBc; PLL multibit; Ring oscillator; Frequency synthesizer; Voltage-controlled oscillator; Frequency divider; CMOS; Chip; Electrical engineering; Frequency multiplier; Electronic engineering; Physics; Engineering; Voltage","score_opus":0.01292243431477897,"score_gpt":0.23695794483840904,"score_spread":0.22403551052363008,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2079016261","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35147542,0.0020675655,0.6144279,0.00057593355,0.00040619698,0.0002759642,0.00048097075,0.006150739,0.02413922],"genre_scores_gemma":[0.6962914,0.0003556645,0.29386398,0.00022878613,0.00015837928,0.000106503554,0.00028091972,0.0000727102,0.008641721],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997712,0.000026084117,0.000015497719,0.000075081036,0.00008019377,0.000031926178],"domain_scores_gemma":[0.99985933,0.000024101155,0.00003359633,0.000020306745,0.00004497564,0.00001769241],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014808522,0.00029614312,0.0004333098,0.00040737193,0.00027533845,0.00042855248,0.0005563481,0.00042138586,0.002037695],"category_scores_gemma":[0.0003004777,0.00023720789,0.00024401752,0.00021833321,0.0001789022,0.0004005511,0.00020331178,0.00028020347,0.000698442],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025639316,0.00006627992,0.0008606195,0.00013322894,0.000035743942,0.000273331,0.000064793894,0.004868235,0.8910191,0.004522843,0.001392166,0.096507214],"study_design_scores_gemma":[0.00030544633,0.0016734533,0.0032602793,0.000035849975,0.0001691026,0.0030710276,0.000036183836,0.09483942,0.83102727,0.0013360395,0.06415112,0.00009479863],"about_ca_topic_score_codex":0.00041048738,"about_ca_topic_score_gemma":0.000937407,"teacher_disagreement_score":0.002037695,"about_ca_system_score_codex":0.00035586057,"about_ca_system_score_gemma":0.00039663192,"threshold_uncertainty_score":0.0068168044},"labels":[],"label_agreement":null},{"id":"W2079829506","doi":"10.1109/bmas.2006.283472","title":"Event-Driven Modeling and Simulation of an Digital PLL","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Computer science; MATLAB; Modeling and simulation; Flexibility (engineering); Component (thermodynamics); Noise (video); Event (particle physics); Discrete event simulation; Domain (mathematical analysis); Behavioral modeling; Loop (graph theory); Simulation; Electronic engineering; Jitter; Artificial intelligence; Engineering; Telecommunications","score_opus":0.010800215452348086,"score_gpt":0.24056797272951275,"score_spread":0.22976775727716467,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2079829506","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022534754,0.000062980034,0.96585476,0.00011697188,0.00004462343,0.000074892705,0.00019917046,0.0009958191,0.010116009],"genre_scores_gemma":[0.8057992,0.0003552234,0.18156707,0.00012318329,0.00003948666,0.0004097488,0.0004961267,0.00014763413,0.01106227],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99969816,0.00007468451,0.000018433882,0.00004416462,0.00013647164,0.000028054754],"domain_scores_gemma":[0.9996618,0.00016730215,0.000033132637,0.000044058183,0.00007446033,0.000019175683],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037823187,0.00034758713,0.0003973805,0.00032989722,0.0003073575,0.0008598673,0.00081238017,0.00074405136,0.003231721],"category_scores_gemma":[0.001071546,0.00020930354,0.00043396873,0.00025747073,0.0003337328,0.00070603576,0.00041834838,0.0005351905,0.00046903532],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003894048,0.00002950222,0.00035119944,0.000031033418,0.000013875126,0.00009027455,0.000045666053,0.9740467,0.0030588063,0.014652519,0.00027123993,0.007370254],"study_design_scores_gemma":[0.000006393523,0.000011180199,0.00004120329,0.0000026618816,0.0000037394232,0.00001537484,0.00000394682,0.9960368,0.0010192564,0.0017927523,0.001063503,0.0000031991967],"about_ca_topic_score_codex":0.0031202885,"about_ca_topic_score_gemma":0.0013803219,"teacher_disagreement_score":0.003231721,"about_ca_system_score_codex":0.00035214287,"about_ca_system_score_gemma":0.00075869175,"threshold_uncertainty_score":0.01081121},"labels":[],"label_agreement":null},{"id":"W2080345293","doi":"10.1109/mwscas.2006.381795","title":"An Area-Efficient CMOS Current-Mode Phase-Locked Loop","year":2006,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Delay-locked loop; CMOS; Phase frequency detector; Inductor; Voltage; Electronic engineering; Control theory (sociology); Waveform; Voltage-controlled oscillator; Loop (graph theory); Current (fluid); Engineering; Charge pump; Computer science; Electrical engineering; Capacitor; Phase noise","score_opus":0.025079663859186384,"score_gpt":0.29157735826588926,"score_spread":0.2664976944067029,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2080345293","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042493526,0.001817458,0.9374063,0.00047716178,0.0003667812,0.00011688648,0.00009934408,0.0020292695,0.015193361],"genre_scores_gemma":[0.6115553,0.0010312586,0.37567872,0.00047425478,0.0003180178,0.000096117314,0.00013825246,0.00007359498,0.010634515],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975425,0.00002000912,0.000012530466,0.00004859836,0.00014380568,0.000020814288],"domain_scores_gemma":[0.99986184,0.000033756452,0.000022423,0.0000114873,0.000060954997,0.000009565175],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016450058,0.00021523428,0.00019717393,0.0002686101,0.0001957626,0.00044758306,0.0008199602,0.0003516003,0.0022259823],"category_scores_gemma":[0.00041152822,0.0001265367,0.00014749673,0.00024409547,0.00018301305,0.00070751185,0.00026061645,0.00031093374,0.0006912885],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024272798,0.00010558182,0.0005432894,0.00027087756,0.000025774736,0.00019412192,0.00009843524,0.008140956,0.6654063,0.031603493,0.0031940606,0.29017434],"study_design_scores_gemma":[0.0002834109,0.0011928325,0.0009243604,0.00006812755,0.00010374666,0.0015069289,0.000044964676,0.2552546,0.59515834,0.00766128,0.13773157,0.00006982593],"about_ca_topic_score_codex":0.00022893629,"about_ca_topic_score_gemma":0.00044719307,"teacher_disagreement_score":0.0022259823,"about_ca_system_score_codex":0.00027517782,"about_ca_system_score_gemma":0.00036642657,"threshold_uncertainty_score":0.0074467063},"labels":[],"label_agreement":null},{"id":"W2081102695","doi":"10.1109/esscirc.2014.6942116","title":"A 10Gb/s 4.1mW 2-IIR + 1-discrete-tap DFE in 28nm-LP CMOS","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; CMOS; Nyquist frequency; Computer science; Nyquist rate; Nyquist–Shannon sampling theorem; Channel (broadcasting); Electronic engineering; Swing; Physics; Digital filter; Engineering; Telecommunications; Sampling (signal processing); Bandwidth (computing); Acoustics","score_opus":0.004331020408554317,"score_gpt":0.2043768451544573,"score_spread":0.200045824745903,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2081102695","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5513988,0.004826114,0.38197264,0.0018768235,0.0010028332,0.0009257129,0.0030279465,0.017092878,0.037876297],"genre_scores_gemma":[0.6571735,0.001225401,0.30725965,0.0006089908,0.00018508139,0.00025010385,0.0010862302,0.0003199112,0.03189106],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996871,0.000028710012,0.000014868375,0.00009470001,0.00011857217,0.0000560224],"domain_scores_gemma":[0.9998404,0.000042125663,0.000021041882,0.000017579188,0.0000585726,0.000020259975],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003618916,0.00043049452,0.00070717884,0.0005089224,0.0006083632,0.00066132075,0.0011243578,0.0007824357,0.0055916063],"category_scores_gemma":[0.0003329107,0.00027235525,0.00023732416,0.00041984196,0.0002066058,0.0007332594,0.00026655308,0.0005226399,0.0018916694],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000353955,0.00013591029,0.0009832098,0.00030121082,0.000053242726,0.0003199828,0.00015495945,0.0011653779,0.93188417,0.0025717115,0.004553979,0.057522338],"study_design_scores_gemma":[0.00024038281,0.0017288136,0.0027173895,0.000081398466,0.00013591151,0.0012752683,0.00010953413,0.025602715,0.8775126,0.00056829007,0.08994547,0.00008218551],"about_ca_topic_score_codex":0.0015018199,"about_ca_topic_score_gemma":0.0040915795,"teacher_disagreement_score":0.0055916063,"about_ca_system_score_codex":0.00080501125,"about_ca_system_score_gemma":0.0007417646,"threshold_uncertainty_score":0.018705785},"labels":[],"label_agreement":null},{"id":"W2082583466","doi":"10.1049/joe.2014.0044","title":"CMOS time‐to‐digital converters for mixed‐mode signal processing","year":2014,"lang":"en","type":"article","venue":"The Journal of Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Transcranial direct-current stimulation; CMOS; Computer science; Sampling (signal processing); Electronic engineering; Filter (signal processing); Engineering; Psychology","score_opus":0.00574703905747987,"score_gpt":0.20596248120787186,"score_spread":0.200215442150392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2082583466","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013919129,0.08724634,0.8102319,0.0015381754,0.0015691489,0.000241754,0.00043095252,0.0015075563,0.083314985],"genre_scores_gemma":[0.29807964,0.08123517,0.5472444,0.0012590906,0.0014773984,0.00025023485,0.00049766875,0.00016282681,0.0697935],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978536,0.000021888261,0.000014124982,0.000027109349,0.00013759731,0.000013943617],"domain_scores_gemma":[0.99983585,0.00005775259,0.000015714695,0.000019917345,0.00006457604,0.0000061621963],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020762498,0.00042645354,0.00021830491,0.0005191856,0.0002776302,0.00087516534,0.00046731642,0.00046397705,0.0069281585],"category_scores_gemma":[0.0005696244,0.00022034445,0.00020307349,0.0006818004,0.00024727438,0.00097460405,0.00028733528,0.00076795806,0.0018879395],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013856335,0.00005404965,0.00053214515,0.0011913332,0.00004983663,0.00024817666,0.00017668938,0.0076686437,0.13598041,0.15464716,0.0114447195,0.6878683],"study_design_scores_gemma":[0.000044704015,0.00039173456,0.0010082301,0.00042591887,0.000071933675,0.0019313773,0.00011054139,0.044078644,0.1318762,0.047717787,0.7722763,0.00006655227],"about_ca_topic_score_codex":0.00045582093,"about_ca_topic_score_gemma":0.000975798,"teacher_disagreement_score":0.0069281585,"about_ca_system_score_codex":0.0006220444,"about_ca_system_score_gemma":0.0003904209,"threshold_uncertainty_score":0.023176968},"labels":[],"label_agreement":null},{"id":"W2087873367","doi":"10.1007/s10470-005-1607-0","title":"CMOS Digital Time Amplifiers for High Resolution Timing Measurement","year":2005,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Amplifier; Electronic engineering; Linearity; Computer science; CMOS; Time-to-digital converter; Time domain; Context (archaeology); Electrical engineering; Engineering","score_opus":0.026568088897417384,"score_gpt":0.22788314417194858,"score_spread":0.2013150552745312,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087873367","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021173181,0.0073579717,0.930264,0.0009387611,0.0012507364,0.00023406754,0.0006718438,0.0043161064,0.03379341],"genre_scores_gemma":[0.3075542,0.003701343,0.6333832,0.0010557527,0.00095977844,0.0002195967,0.0007669939,0.0003337841,0.052025355],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99939036,0.000063149404,0.000032401724,0.00010399409,0.00036585206,0.00004417663],"domain_scores_gemma":[0.9991285,0.00033171874,0.000103399376,0.00011813806,0.00027587818,0.00004238988],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042031228,0.0005198271,0.000355702,0.0006979922,0.0004182184,0.0011435094,0.00093030854,0.0007290749,0.01495852],"category_scores_gemma":[0.0018463704,0.00036481916,0.00016000756,0.0009321589,0.0002370953,0.0012375932,0.0005199153,0.00082391425,0.0038883993],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028558535,0.00007757438,0.0006567883,0.00037677263,0.000041736163,0.00020212965,0.00017501874,0.0015972458,0.630691,0.04098944,0.0137192225,0.31118745],"study_design_scores_gemma":[0.0000975256,0.000350137,0.0013190212,0.0001156076,0.00011263033,0.0014535763,0.00006496041,0.039269716,0.7685266,0.008215471,0.1804162,0.000058543792],"about_ca_topic_score_codex":0.00040600085,"about_ca_topic_score_gemma":0.0014488967,"teacher_disagreement_score":0.01495852,"about_ca_system_score_codex":0.0005350849,"about_ca_system_score_gemma":0.00040208542,"threshold_uncertainty_score":0.05004126},"labels":[],"label_agreement":null},{"id":"W2087903106","doi":"10.1109/cicc.2010.5617604","title":"Gain and equalization adaptation to optimize the vertical eye opening in a wireline receiver","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Wireline; Equalization (audio); Automatic gain control; Electronic engineering; Variable-gain amplifier; Equalizer; CMOS; Adaptation (eye); Computer science; SIGNAL (programming language); Power (physics); Amplifier; Electrical engineering; Engineering; Channel (broadcasting); Telecommunications; Wireless; Physics; Operational amplifier; Optics","score_opus":0.015914666209816634,"score_gpt":0.26488035486837036,"score_spread":0.24896568865855373,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087903106","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23864275,0.00021255501,0.75585145,0.00013318629,0.0000415178,0.00006912401,0.000040418814,0.0024083767,0.0026006252],"genre_scores_gemma":[0.8611571,0.000116940435,0.1349319,0.00009990386,0.000050541974,0.00003541644,0.000061790764,0.00015552236,0.0033908696],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997619,0.000031710468,0.000015102524,0.00006618149,0.00008161,0.000043445292],"domain_scores_gemma":[0.9994537,0.000120325545,0.00019719738,0.00007281053,0.00013741988,0.000018577071],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023026355,0.0004953423,0.00018744875,0.00023239084,0.00017395816,0.00036483168,0.0006954418,0.00039188765,0.0014947064],"category_scores_gemma":[0.0007768691,0.00017514435,0.00013230628,0.00022025286,0.0001702288,0.0006211595,0.0003341989,0.00033052056,0.0005455267],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000115769006,0.00004295177,0.0008541242,0.00002931465,0.000014424711,0.00007902527,0.000058949463,0.0068986868,0.9395337,0.0011660107,0.00024110921,0.050965875],"study_design_scores_gemma":[0.000032497195,0.0005174013,0.0034225662,0.000014793439,0.000050889394,0.0006219133,0.00002426125,0.11263023,0.8768056,0.00046940002,0.0053807283,0.000029754065],"about_ca_topic_score_codex":0.0004908995,"about_ca_topic_score_gemma":0.0009466579,"teacher_disagreement_score":0.0014947064,"about_ca_system_score_codex":0.00038702867,"about_ca_system_score_gemma":0.00022600924,"threshold_uncertainty_score":0.0050002933},"labels":[],"label_agreement":null},{"id":"W2088743615","doi":"10.1109/tcsi.2012.2215696","title":"A 6.0–13.5 GHz Alias-Locked Loop Frequency Synthesizer in 130 nm CMOS","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Nanjing University; Tsinghua University","keywords":"Frequency divider; Phase-locked loop; CMOS; Frequency synthesizer; Ring oscillator; Computer science; Electronic engineering; Alias; Loop (graph theory); Aliasing; Electrical engineering; Engineering; Phase noise; Filter (signal processing); Mathematics","score_opus":0.017471098714297324,"score_gpt":0.21692552518138614,"score_spread":0.1994544264670888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2088743615","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30126625,0.0007798804,0.66621745,0.0005588941,0.00019405001,0.00034391414,0.0005439704,0.0089644855,0.021131177],"genre_scores_gemma":[0.7692167,0.0002620683,0.22142662,0.00015195698,0.000037425747,0.00009969051,0.00026846965,0.00016274517,0.008374381],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973756,0.00003590672,0.000015101724,0.000056823385,0.000119371376,0.000035132656],"domain_scores_gemma":[0.99985015,0.00004114744,0.00003517876,0.000016255924,0.000044377,0.000012890266],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025237724,0.00029649993,0.00033495683,0.00021282036,0.00019418889,0.00035753788,0.00046802126,0.000352803,0.0021647369],"category_scores_gemma":[0.000367268,0.00017925429,0.00025661616,0.0001332856,0.00012569226,0.0004127285,0.0001343913,0.00028655695,0.00065974094],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037427872,0.0000908017,0.0015850688,0.00034524,0.000079054604,0.00042157105,0.00023370626,0.020571658,0.88318133,0.008337882,0.0031681638,0.08161126],"study_design_scores_gemma":[0.00028267122,0.0021286497,0.0026400047,0.00004677677,0.00018184242,0.0016010583,0.00005881104,0.15679267,0.78330094,0.0014844412,0.051398046,0.000084052095],"about_ca_topic_score_codex":0.00088576524,"about_ca_topic_score_gemma":0.0012547952,"teacher_disagreement_score":0.0021647369,"about_ca_system_score_codex":0.00039760958,"about_ca_system_score_gemma":0.00049722154,"threshold_uncertainty_score":0.0072417855},"labels":[],"label_agreement":null},{"id":"W2089070946","doi":"10.1049/joe.2014.0249","title":"Minimum jitter‐based adaptive decision feedback equaliser for giga‐bit‐per‐second serial links","year":2015,"lang":"en","type":"article","venue":"The Journal of Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Equaliser; Jitter; Computer science; Serial communication; Channel (broadcasting); SerDes; Bit error rate; Cadence; Electronic engineering; Control theory (sociology); Computer hardware; Engineering; Telecommunications; Artificial intelligence","score_opus":0.03617835386511612,"score_gpt":0.25943516018641377,"score_spread":0.22325680632129766,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089070946","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1820634,0.0013987045,0.8092963,0.00027003177,0.00016630323,0.000049588,0.00009207912,0.00061977346,0.006043815],"genre_scores_gemma":[0.89554495,0.00035280723,0.09766065,0.00010701507,0.0000421668,0.000032179745,0.00007171563,0.00003028478,0.0061583333],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997687,0.00003639575,0.000013777061,0.000043598284,0.00011215589,0.000025420519],"domain_scores_gemma":[0.9998155,0.000082683124,0.000031478077,0.000014779885,0.00004864502,0.0000069675284],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002465427,0.0003066287,0.000217649,0.00030050546,0.00026273358,0.00043284436,0.00048263458,0.0005058373,0.0013690764],"category_scores_gemma":[0.0006409822,0.00013095535,0.00016441042,0.00020984949,0.0001741525,0.00041982837,0.00029536037,0.00043930908,0.00020267848],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010049841,0.00010256153,0.0016127924,0.00022493592,0.000059178994,0.00025967608,0.00016889471,0.06853391,0.6372608,0.010195398,0.0013393185,0.27923766],"study_design_scores_gemma":[0.00010886626,0.00070563745,0.0026365067,0.00007079835,0.000078006335,0.00064285914,0.00006909008,0.5790718,0.39947066,0.002878283,0.01419698,0.00007059096],"about_ca_topic_score_codex":0.00066731195,"about_ca_topic_score_gemma":0.0016096162,"teacher_disagreement_score":0.0013690764,"about_ca_system_score_codex":0.00038146312,"about_ca_system_score_gemma":0.0002254071,"threshold_uncertainty_score":0.0045800805},"labels":[],"label_agreement":null},{"id":"W2092774693","doi":"10.1109/iscas.2013.6572381","title":"Phase-locked loop architecture for enhanced voltage-controlled oscillator phase-noise suppression","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Phase-locked loop; PLL multibit; Phase noise; Bandwidth (computing); Phase frequency detector; Voltage-controlled oscillator; Charge pump; Electronic engineering; Computer science; Control theory (sociology); Voltage; Engineering; Electrical engineering; Telecommunications","score_opus":0.009836532712631775,"score_gpt":0.26670218331849566,"score_spread":0.25686565060586386,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2092774693","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09356804,0.0017034556,0.885651,0.00035941848,0.0003252162,0.0001101584,0.00008516286,0.0037272556,0.014470288],"genre_scores_gemma":[0.8224349,0.0005753504,0.16666389,0.00033439932,0.00022329352,0.00007539129,0.00011266722,0.000055681416,0.009524393],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999785,0.00003585005,0.000011452203,0.00004800626,0.00010003199,0.000019659932],"domain_scores_gemma":[0.9998172,0.00004633181,0.000021972952,0.000019302133,0.000086712156,0.000008449913],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017199841,0.0002216126,0.00018605449,0.00020822787,0.00022760993,0.00040253147,0.0007523345,0.0004764582,0.0025427626],"category_scores_gemma":[0.00042049206,0.00009391313,0.00012395735,0.00028031357,0.00021688809,0.0004841155,0.00020506533,0.00042599035,0.0007199699],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036894664,0.00016153447,0.00079555484,0.00022874011,0.0000395818,0.00029011996,0.00017499003,0.01601388,0.7232287,0.023070402,0.0020854473,0.23354216],"study_design_scores_gemma":[0.00025854373,0.001999909,0.0016855431,0.000067543,0.00012706123,0.0015489606,0.00004239757,0.43924028,0.46893287,0.0071237343,0.07892139,0.00005177768],"about_ca_topic_score_codex":0.000310072,"about_ca_topic_score_gemma":0.00087264477,"teacher_disagreement_score":0.0025427626,"about_ca_system_score_codex":0.0002659469,"about_ca_system_score_gemma":0.00023339227,"threshold_uncertainty_score":0.008506417},"labels":[],"label_agreement":null},{"id":"W2092996214","doi":"10.1049/el.2009.0639","title":"Two-tap travelling-wave infinite impulse response filter with 12 dB peaking at 24 GHz","year":2009,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; Finite impulse response; Filter (signal processing); Electronic engineering; Control theory (sociology); Low-pass filter; Impulse (physics); Acoustics; Topology (electrical circuits); Digital filter; Engineering; Physics; Electrical engineering; Computer science","score_opus":0.010892151956560079,"score_gpt":0.2108694499001901,"score_spread":0.19997729794363003,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2092996214","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16749814,0.00033317972,0.81935257,0.000307135,0.0001332055,0.000082848586,0.00013627805,0.0036074314,0.008549235],"genre_scores_gemma":[0.71240914,0.0001919914,0.27165416,0.00024087066,0.00008454581,0.00008439099,0.00018052908,0.0002205618,0.014933753],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979216,0.000024550189,0.000010711108,0.000039731145,0.0000952203,0.00003757879],"domain_scores_gemma":[0.99971074,0.0000792928,0.000037417958,0.000040286166,0.00009985595,0.000032378066],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002764337,0.0004315786,0.0004820872,0.00036505316,0.00029363838,0.0005179872,0.0007085236,0.0009490304,0.0035251952],"category_scores_gemma":[0.0005093745,0.00020525372,0.000254305,0.00034237193,0.00023576755,0.00046661738,0.00021181002,0.00046735856,0.0016630945],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036265727,0.00008209415,0.00037259748,0.00009562157,0.000021480237,0.0003201744,0.00011512436,0.0011069998,0.9260638,0.0023860284,0.00084549224,0.06822782],"study_design_scores_gemma":[0.0001310088,0.0015845612,0.00229469,0.000036775647,0.000085573236,0.0027256072,0.00004726885,0.05025868,0.91660255,0.0014594829,0.024694413,0.00007940873],"about_ca_topic_score_codex":0.0003372742,"about_ca_topic_score_gemma":0.0005775884,"teacher_disagreement_score":0.0035251952,"about_ca_system_score_codex":0.00026649973,"about_ca_system_score_gemma":0.00030062295,"threshold_uncertainty_score":0.011792958},"labels":[],"label_agreement":null},{"id":"W2093405367","doi":"10.1109/tcsi.2007.905536","title":"Modeling and Design of Multilevel Bang&amp;#x2013;Bang CDRs in the Presence of ISI and Noise","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Intersymbol interference; Noise (video); White noise; Computer science; Markov chain; Phase noise; Detector; Control theory (sociology); Algorithm; Electronic engineering; Statistics; Mathematics; Telecommunications; Engineering","score_opus":0.04162800476423593,"score_gpt":0.27174816149621633,"score_spread":0.2301201567319804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2093405367","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17614304,0.0006567133,0.81321365,0.0002521404,0.000041732532,0.00010204438,0.00013240456,0.0008494993,0.008608711],"genre_scores_gemma":[0.9639142,0.00030694975,0.033820163,0.000038630962,0.000014060402,0.000052558902,0.00004105771,0.000020490488,0.0017920149],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979836,0.000029749774,0.00000944355,0.0000318488,0.00010521833,0.000025371455],"domain_scores_gemma":[0.9998116,0.00006848672,0.000040575338,0.000019204159,0.000050412134,0.000009805401],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002364625,0.0002719842,0.00034866694,0.00021253566,0.0002821898,0.00055064127,0.0007623902,0.00051450863,0.00085880974],"category_scores_gemma":[0.00048666,0.00023355435,0.00043273318,0.00016914523,0.00021815218,0.00036879667,0.00020147255,0.00036258315,0.00021647326],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008984548,0.000036221107,0.001391688,0.00008624754,0.00004392873,0.00016729922,0.00008136874,0.92054045,0.04872121,0.008382586,0.00031588986,0.020143194],"study_design_scores_gemma":[0.000003429718,0.000031673415,0.0001387121,0.000003839249,0.000008739169,0.000025667116,0.0000032030528,0.99631625,0.0026927895,0.00040443012,0.00036830452,0.0000029766493],"about_ca_topic_score_codex":0.0037601423,"about_ca_topic_score_gemma":0.004603079,"teacher_disagreement_score":0.0037601423,"about_ca_system_score_codex":0.0006541391,"about_ca_system_score_gemma":0.00072793866,"threshold_uncertainty_score":0.0074765086},"labels":[],"label_agreement":null},{"id":"W2093516120","doi":"10.1007/s10470-008-9186-5","title":"A new hybrid phase detector for reduced lock time and timing jitter of phase-locked loops","year":2008,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Detector; Phase detector; Phase detector characteristic; Jitter; Phase frequency detector; Phase (matter); Electronic engineering; PLL multibit; Control theory (sociology); Physics; Engineering; Computer science; Voltage; Electrical engineering; Optics; Charge pump","score_opus":0.027272306889550565,"score_gpt":0.2660842254604228,"score_spread":0.23881191857087225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2093516120","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1644654,0.0023360236,0.822028,0.0005130787,0.00071592943,0.00010634158,0.00023050077,0.0028658295,0.0067389016],"genre_scores_gemma":[0.5716818,0.0004352658,0.41535032,0.0006930294,0.00040610466,0.000098255274,0.00028329637,0.00018070977,0.010871087],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99940073,0.00006770839,0.000025211993,0.00015713063,0.00030380904,0.00004536013],"domain_scores_gemma":[0.9995975,0.000117654265,0.000049547732,0.000052164018,0.00013732907,0.000045833123],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004088639,0.00037762552,0.00066099403,0.00069015496,0.0004340537,0.0010182192,0.0016104402,0.001049857,0.0023528568],"category_scores_gemma":[0.00046693106,0.0004144226,0.00027927535,0.0004973126,0.00034209495,0.001264499,0.0007943806,0.0006216309,0.0006923685],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002675468,0.00007634302,0.0003645454,0.000090861075,0.00004243115,0.000093644616,0.00002860194,0.0009825306,0.9239534,0.0069092917,0.0012872207,0.065903686],"study_design_scores_gemma":[0.00012637593,0.0005631606,0.0012020001,0.000015568472,0.000095281364,0.0010896027,0.000010969302,0.11439156,0.8615068,0.0016510668,0.019267665,0.00007986706],"about_ca_topic_score_codex":0.00012655891,"about_ca_topic_score_gemma":0.00043505064,"teacher_disagreement_score":0.0023528568,"about_ca_system_score_codex":0.0004048034,"about_ca_system_score_gemma":0.00030791067,"threshold_uncertainty_score":0.007871091},"labels":[],"label_agreement":null},{"id":"W2094282675","doi":"10.1109/tcsi.2012.2190669","title":"A Digital Implementation of a Dual-Path Time-to-Time Integrator","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Integrator; Trimming; Realization (probability); Computer science; Asynchronous communication; CMOS; Electronic engineering; Response time; Computer hardware; Engineering; Mathematics; Telecommunications","score_opus":0.008867781280808507,"score_gpt":0.22151932995663806,"score_spread":0.21265154867582955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094282675","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056780934,0.0005774434,0.93082064,0.00021464918,0.00039399083,0.000160774,0.00013354156,0.0018436532,0.009074388],"genre_scores_gemma":[0.45123768,0.0002984269,0.5426286,0.00020832104,0.00011423665,0.000089025736,0.000109056746,0.000044100743,0.005270578],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997384,0.000027612357,0.000018359411,0.00007543469,0.00010882359,0.000031342777],"domain_scores_gemma":[0.99979466,0.000043875338,0.000028375609,0.000045612953,0.000064217435,0.000023245262],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025443715,0.0003122554,0.00026667002,0.00043629468,0.0003054086,0.0008050182,0.0012598729,0.00063766725,0.0026934685],"category_scores_gemma":[0.0005082357,0.0002529988,0.0002190123,0.0003553512,0.00024551526,0.0006925559,0.00034126933,0.00060386676,0.0007775423],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032414251,0.00016109082,0.00075082463,0.00022679265,0.000041486444,0.0003513685,0.00015107704,0.005000566,0.818586,0.031802695,0.0012644514,0.14133954],"study_design_scores_gemma":[0.00029556017,0.0014602308,0.0013243295,0.000059996088,0.00014601654,0.0023856184,0.000047227742,0.2649864,0.6655533,0.005522923,0.058136467,0.00008203935],"about_ca_topic_score_codex":0.00032287333,"about_ca_topic_score_gemma":0.00067157444,"teacher_disagreement_score":0.0026934685,"about_ca_system_score_codex":0.00035810447,"about_ca_system_score_gemma":0.000494566,"threshold_uncertainty_score":0.009010553},"labels":[],"label_agreement":null},{"id":"W2095334951","doi":"10.1007/s10470-013-0078-y","title":"A low-complexity digital background calibration of sample-time error in time-interleaved A/D converters","year":2013,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal","funders":"","keywords":"Skew; Computer science; Comparator; Converters; Algorithm; Calibration; Nyquist–Shannon sampling theorem; Electronic engineering; Channel (broadcasting); SIGNAL (programming language); Block (permutation group theory); Power (physics); Mathematics; Engineering; Telecommunications; Voltage; Electrical engineering; Statistics","score_opus":0.02126472258915374,"score_gpt":0.23095303572857634,"score_spread":0.2096883131394226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095334951","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042596504,0.0005817739,0.95177686,0.00014296011,0.00012659923,0.00007049985,0.000072538256,0.0015475485,0.0030848668],"genre_scores_gemma":[0.52043384,0.00043018043,0.47374788,0.00021417475,0.00013484304,0.000065782966,0.00017685072,0.00019481743,0.0046017184],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885225,0.0001905073,0.00003609669,0.0002512587,0.000609467,0.000060485643],"domain_scores_gemma":[0.9992514,0.00025864012,0.00006386255,0.00016577405,0.00022046943,0.000039820316],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00059105427,0.00070168474,0.0006384651,0.00086373586,0.00073595496,0.0012042932,0.00159876,0.0007853564,0.0022048508],"category_scores_gemma":[0.0020198645,0.00048214418,0.00034699216,0.0008977118,0.00038585847,0.0011575067,0.0009498354,0.0010493016,0.00090139476],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009616824,0.00018477846,0.002459248,0.000291066,0.0000816696,0.0002816658,0.00019461926,0.008763888,0.49940825,0.013132655,0.0019035348,0.47233704],"study_design_scores_gemma":[0.000110444955,0.00038746223,0.003551868,0.000058116537,0.00014212716,0.0011758088,0.00004731817,0.3965034,0.5811278,0.0026031958,0.014213821,0.00007853238],"about_ca_topic_score_codex":0.0011067068,"about_ca_topic_score_gemma":0.0020880508,"teacher_disagreement_score":0.0022048508,"about_ca_system_score_codex":0.0006598419,"about_ca_system_score_gemma":0.0008398127,"threshold_uncertainty_score":0.007376015},"labels":[],"label_agreement":null},{"id":"W2095617538","doi":"10.1109/rtc.2009.5321977","title":"A Sub-Nanosecond Edge Detection System using embedded FPGA fabrics","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Field-programmable gate array; Computer science; Signal edge; Oversampling; Time-to-digital converter; Electronic engineering; Computer hardware; Engineering; Digital signal processing; Jitter; Analog signal; Clock signal; Bandwidth (computing)","score_opus":0.014347639677058028,"score_gpt":0.22814518048784332,"score_spread":0.2137975408107853,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095617538","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59181154,0.0010202446,0.37799704,0.0002574377,0.0004754706,0.00033620663,0.0006080143,0.013061175,0.014432889],"genre_scores_gemma":[0.8616316,0.00023687465,0.13090144,0.000102993254,0.000055583376,0.00008010359,0.00023190396,0.00007863347,0.0066809906],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979955,0.000023756424,0.000014514213,0.00005745056,0.00006910089,0.000035562967],"domain_scores_gemma":[0.99978024,0.000054130927,0.000040578863,0.000037447513,0.000058944115,0.000028667242],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000241649,0.0003314985,0.00030751375,0.00044103718,0.00021485373,0.0004744665,0.00052995735,0.00027399766,0.0028425974],"category_scores_gemma":[0.0003197811,0.00014614589,0.00009576704,0.0002114462,0.00011129635,0.00039479422,0.00020989469,0.00027063832,0.0006149477],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00092836336,0.00018931758,0.002884163,0.00026113162,0.000047988244,0.00044356714,0.00015029221,0.0056462013,0.7347593,0.0028015706,0.0026725049,0.2492156],"study_design_scores_gemma":[0.00020025366,0.001966319,0.0060707415,0.00005339912,0.000085278014,0.0015202747,0.000066486384,0.10993734,0.85420555,0.000629854,0.025192317,0.000072265335],"about_ca_topic_score_codex":0.00049190817,"about_ca_topic_score_gemma":0.00058485306,"teacher_disagreement_score":0.0028425974,"about_ca_system_score_codex":0.000312009,"about_ca_system_score_gemma":0.00030616688,"threshold_uncertainty_score":0.009509444},"labels":[],"label_agreement":null},{"id":"W2095802519","doi":"10.1109/cicc.2008.4672161","title":"A 6.5 Gb/s backplane transmitter with 6-tap FIR equalizer and variable tap spacing","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems; Intel Corporation","keywords":"Transmitter; Jitter; Backplane; Intersymbol interference; Finite impulse response; Computer science; Impulse (physics); Impulse response; Equalizer; Electronic engineering; Telecommunications; Engineering; Physics; Computer hardware; Mathematics; Decoding methods","score_opus":0.00871413833566262,"score_gpt":0.16425645396322147,"score_spread":0.15554231562755885,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095802519","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46816,0.0008324472,0.51372606,0.0005556713,0.00043712932,0.00016563173,0.00024297298,0.0027282767,0.013151816],"genre_scores_gemma":[0.71809405,0.0004397491,0.26668212,0.0002604498,0.000117564,0.000041997882,0.00026026482,0.000076677985,0.014027163],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997936,0.000027327722,0.000010547939,0.00004254576,0.000092406,0.000033592394],"domain_scores_gemma":[0.99987864,0.00003158101,0.000018908071,0.000018536135,0.000034203014,0.00001808112],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025118608,0.00021662522,0.0003105063,0.00022413305,0.0002982091,0.0004578378,0.00053326646,0.0006113132,0.0024953838],"category_scores_gemma":[0.00025061722,0.00019929996,0.00023149166,0.00022159696,0.00016276744,0.0005002362,0.00021193667,0.0005495792,0.0010334984],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003665337,0.00015401747,0.0023165883,0.00017422582,0.00006687212,0.00036273082,0.00012303796,0.0060105617,0.92117274,0.006694171,0.0012172392,0.061341196],"study_design_scores_gemma":[0.00012122927,0.0016161081,0.0032598728,0.00007025679,0.00013584053,0.0024042043,0.0000472796,0.11802219,0.8432489,0.00076166756,0.030259382,0.00005307389],"about_ca_topic_score_codex":0.0004720636,"about_ca_topic_score_gemma":0.00086617784,"teacher_disagreement_score":0.0024953838,"about_ca_system_score_codex":0.00032108187,"about_ca_system_score_gemma":0.00031881916,"threshold_uncertainty_score":0.008347869},"labels":[],"label_agreement":null},{"id":"W2095901006","doi":"10.1109/tadvp.2009.2013454","title":"Frequency-Division Bidirectional Communication Over Chip-to-Chip Channels","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Advanced Packaging","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems; Intel Corporation","keywords":"Transmitter; Emphasis (telecommunications); Chip; Electronic engineering; Channel (broadcasting); Computer science; Frequency divider; Filter (signal processing); Division (mathematics); SIGNAL (programming language); Electrical engineering; Telecommunications; Engineering; CMOS; Mathematics","score_opus":0.013651039349877136,"score_gpt":0.26308329869239633,"score_spread":0.2494322593425192,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095901006","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.389593,0.00066165335,0.5251001,0.00053641276,0.00022712578,0.00011886187,0.0004234048,0.004422007,0.07891745],"genre_scores_gemma":[0.9475565,0.00020232142,0.035631295,0.00007909914,0.00004177042,0.0000518413,0.0002032435,0.000086773056,0.016147094],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973947,0.00005237617,0.000010984256,0.000036155223,0.0001148257,0.000046246805],"domain_scores_gemma":[0.9994141,0.00021776953,0.00006834481,0.00012010936,0.00016307073,0.000016511485],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023740019,0.00015296468,0.00010569179,0.00024664897,0.0003104107,0.00034400585,0.00030644637,0.00027777767,0.0070421393],"category_scores_gemma":[0.0006353166,0.000093780225,0.000059114496,0.0002475442,0.00014820318,0.0003989348,0.00037550105,0.00019132072,0.0013175068],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007149919,0.0002498793,0.0052710176,0.00036089082,0.000046521352,0.00042962463,0.0005928577,0.030776711,0.41271502,0.033307444,0.019310754,0.49622428],"study_design_scores_gemma":[0.0001075633,0.00042501642,0.0030378276,0.000065839784,0.000041277748,0.0007079588,0.00018010731,0.34729233,0.554561,0.008747755,0.084776424,0.000057004265],"about_ca_topic_score_codex":0.0005590661,"about_ca_topic_score_gemma":0.0012639926,"teacher_disagreement_score":0.0070421393,"about_ca_system_score_codex":0.00019047996,"about_ca_system_score_gemma":0.00017958721,"threshold_uncertainty_score":0.023558319},"labels":[],"label_agreement":null},{"id":"W2096146488","doi":"10.1109/newcas.2013.6573579","title":"Analytical comparison between passive loop filter topologies for frequency synthesizer PLLs","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Filter (signal processing); Control theory (sociology); Loop (graph theory); Filter design; Electronic engineering; Computer science; Active filter; Topology (electrical circuits); Network topology; Low-pass filter; Phase noise; Engineering; Mathematics; Electrical engineering","score_opus":0.0369026861955693,"score_gpt":0.29065935295236883,"score_spread":0.25375666675679953,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096146488","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051730514,0.0024787723,0.91897595,0.00019752738,0.00010430017,0.000069279275,0.00009974142,0.00069858506,0.025645407],"genre_scores_gemma":[0.8694659,0.0030589786,0.11839849,0.000118849464,0.00018199468,0.00009336469,0.00022911477,0.00022013759,0.008233244],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995278,0.00010804379,0.000021471003,0.0000483934,0.00025455572,0.000039822593],"domain_scores_gemma":[0.9989697,0.0006173895,0.00008516888,0.00005356019,0.00025672803,0.00001751898],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00078057573,0.0004896036,0.00040724376,0.0010481522,0.00034422058,0.0011823305,0.0006537483,0.0008238453,0.0036718566],"category_scores_gemma":[0.003087318,0.00022358257,0.00047554506,0.0005084913,0.000315249,0.0015862053,0.00021360487,0.00028715975,0.00088198506],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011912286,0.00019600474,0.0017020379,0.0016881628,0.0001469051,0.00032685546,0.00064284395,0.18724146,0.24830133,0.2132162,0.003043557,0.34230343],"study_design_scores_gemma":[0.00018887548,0.0027837222,0.0023254324,0.00033879545,0.00029959646,0.0018102854,0.00029533642,0.67695093,0.15589686,0.07375777,0.085258044,0.00009430908],"about_ca_topic_score_codex":0.00030991744,"about_ca_topic_score_gemma":0.00039095795,"teacher_disagreement_score":0.0036718566,"about_ca_system_score_codex":0.0006991979,"about_ca_system_score_gemma":0.0002885283,"threshold_uncertainty_score":0.012283564},"labels":[],"label_agreement":null},{"id":"W2096244624","doi":"10.1109/4.913748","title":"Generation of accurate on-chip time constants and stable transconductances","year":2001,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; CMOS; Jitter; Resistor; Chip; Transistor; Charge pump; Process variation; Electrical engineering; Process corners; Materials science; Voltage; Electronic engineering; Optoelectronics; Engineering; Capacitor","score_opus":0.06307525292732287,"score_gpt":0.28624387439222493,"score_spread":0.22316862146490207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096244624","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1170967,0.00057053706,0.8718444,0.00020384626,0.00023588966,0.00016441043,0.00034690168,0.0043983688,0.0051389583],"genre_scores_gemma":[0.58396465,0.00031835728,0.41051924,0.00012555091,0.000083484636,0.00014409206,0.00033511416,0.0004752026,0.0040343367],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991009,0.00010386765,0.000046680212,0.00022120195,0.00045110087,0.00007618422],"domain_scores_gemma":[0.9983192,0.00042574859,0.00024175167,0.00043751864,0.0005319346,0.000043854314],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00055224914,0.0005835774,0.0003964913,0.00050571153,0.00029127812,0.00071840244,0.00096376904,0.00055317127,0.0015084135],"category_scores_gemma":[0.0032290507,0.00033308213,0.00023656512,0.0004433167,0.00036462676,0.0008632611,0.00042128627,0.0007222236,0.00065670634],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015703606,0.000042725536,0.000586611,0.0001371596,0.000037657792,0.00014603738,0.00018460398,0.0051018847,0.856155,0.004254014,0.0011489212,0.13204838],"study_design_scores_gemma":[0.00003138277,0.00017789524,0.00059048866,0.0000079825095,0.00003432228,0.00023001274,0.000021121221,0.020272607,0.9678808,0.0009261415,0.009801363,0.000026015421],"about_ca_topic_score_codex":0.00037907905,"about_ca_topic_score_gemma":0.000695591,"teacher_disagreement_score":0.0015084135,"about_ca_system_score_codex":0.00048098952,"about_ca_system_score_gemma":0.00037240385,"threshold_uncertainty_score":0.005046129},"labels":[],"label_agreement":null},{"id":"W2096334846","doi":"10.1109/cicc.1997.606583","title":"Self-calibration of digital phase-locked loops","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Phase-locked loop; Transfer function; Electronic engineering; Computer science; Calibration; Phase (matter); Electronic circuit; Direct digital synthesizer; SIGNAL (programming language); Loop (graph theory); Frequency synthesizer; Electrical engineering; Engineering; Physics","score_opus":0.01687834914581511,"score_gpt":0.22637203083617358,"score_spread":0.20949368169035848,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096334846","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.100841336,0.0015559335,0.88939613,0.00019859581,0.00037806123,0.000085524945,0.00010888713,0.0025558188,0.00487972],"genre_scores_gemma":[0.79822594,0.0005864356,0.19661193,0.00023278294,0.00016515254,0.00009876325,0.00013055773,0.00016118547,0.0037872666],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982582,0.00030615932,0.00006775823,0.00028055182,0.001015474,0.00007198058],"domain_scores_gemma":[0.99819154,0.00067209196,0.0002779221,0.0003583962,0.00045036935,0.000049623734],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00081560685,0.00031976769,0.0003610842,0.0009306095,0.0002994804,0.00066554185,0.00096313754,0.0006249963,0.0012636683],"category_scores_gemma":[0.004371473,0.00024369294,0.00017912069,0.00056133454,0.00051143585,0.0010755218,0.00080668944,0.000667353,0.00051717315],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033366575,0.00009678496,0.0025624111,0.00026577554,0.000046239027,0.00017752383,0.00022716972,0.007846906,0.7095597,0.017951194,0.0012213597,0.25971133],"study_design_scores_gemma":[0.000047856014,0.0003325568,0.0017314946,0.00003474312,0.000033443117,0.0008097887,0.000027665546,0.11133977,0.8675728,0.004578775,0.013432013,0.0000591764],"about_ca_topic_score_codex":0.00014769277,"about_ca_topic_score_gemma":0.00016032232,"teacher_disagreement_score":0.0012636683,"about_ca_system_score_codex":0.00045959713,"about_ca_system_score_gemma":0.00028744762,"threshold_uncertainty_score":0.0043133497},"labels":[],"label_agreement":null},{"id":"W2097013428","doi":"10.1109/iscas.2012.6271995","title":"A 25 Gb/s full-rate CDR circuit based on quadrature phase generation in data path","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Quadrature (astronomy); Chip; Computer science; Electronic engineering; Duty cycle; CMOS; Electrical engineering; Engineering; Voltage; Telecommunications","score_opus":0.07119874733838605,"score_gpt":0.29939253699139684,"score_spread":0.2281937896530108,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097013428","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37996203,0.005672401,0.57397944,0.0007077638,0.0007599347,0.0006095972,0.0008943415,0.007846213,0.029568208],"genre_scores_gemma":[0.78763354,0.0010238508,0.20111015,0.00045053067,0.00013900944,0.000090742804,0.00039407742,0.00009003964,0.0090679955],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973315,0.000024166373,0.000018581239,0.00006863002,0.000112005466,0.00004339369],"domain_scores_gemma":[0.9998103,0.000047380705,0.000028019369,0.000030338691,0.0000699973,0.00001408001],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021932305,0.00022964986,0.00027082776,0.00040681096,0.00024564547,0.0006463939,0.0010174006,0.00044070248,0.0025584153],"category_scores_gemma":[0.00040643167,0.00017090846,0.00021750668,0.00040501455,0.00019382633,0.00050764455,0.00022079027,0.00030699436,0.00074238825],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034308006,0.00008951656,0.0010072505,0.0004256337,0.00007423236,0.0003770722,0.00013915278,0.0032725427,0.79694873,0.008709449,0.0026009856,0.18601242],"study_design_scores_gemma":[0.00024671282,0.001581211,0.003593264,0.00009674477,0.00029391734,0.0030066897,0.000053489588,0.046954893,0.8482688,0.0011922051,0.09462133,0.00009072309],"about_ca_topic_score_codex":0.0010189683,"about_ca_topic_score_gemma":0.0027908697,"teacher_disagreement_score":0.0025584153,"about_ca_system_score_codex":0.0005074714,"about_ca_system_score_gemma":0.00075870875,"threshold_uncertainty_score":0.00855875},"labels":[],"label_agreement":null},{"id":"W2097037199","doi":"10.1109/icecs.2007.4511260","title":"Discrete-time Decimation filter Design for Multistandard RF Sub-sampling Receiver","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Decimation; Baseband; Electronic engineering; Anti-aliasing filter; Reconstruction filter; Filter (signal processing); Computer science; Switched capacitor; Engineering; Filter design; Root-raised-cosine filter; Electrical engineering; Capacitor","score_opus":0.03458475572144156,"score_gpt":0.28909392548911944,"score_spread":0.2545091697676779,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097037199","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0365613,0.00054472924,0.95948285,0.000101773236,0.00009511493,0.00007927347,0.000055137243,0.000661265,0.002418544],"genre_scores_gemma":[0.5110582,0.0007919953,0.47870532,0.00018253185,0.00013120347,0.000120008845,0.00026091642,0.00008669589,0.008663142],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997596,0.00002731314,0.00001725553,0.00006201648,0.000104471466,0.000029235229],"domain_scores_gemma":[0.9997639,0.000049743012,0.000030105677,0.000024582227,0.000117499694,0.000014148352],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002840718,0.0004307244,0.00029898828,0.00035379492,0.00027988656,0.00072673714,0.0007455393,0.0006126691,0.002351513],"category_scores_gemma":[0.00039030067,0.00023369332,0.0003037937,0.00031549402,0.00015803473,0.000357611,0.00015208666,0.0005237742,0.0006806938],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047570397,0.0000943048,0.00085788674,0.00023606718,0.00008391738,0.00024195267,0.0001671107,0.018803364,0.67637813,0.008869028,0.0013725245,0.29241994],"study_design_scores_gemma":[0.00017747129,0.0011731215,0.002703056,0.00004924986,0.00015737154,0.001251937,0.000059141097,0.38990673,0.569535,0.0021861454,0.032740757,0.00006003681],"about_ca_topic_score_codex":0.0015562397,"about_ca_topic_score_gemma":0.0022595504,"teacher_disagreement_score":0.002351513,"about_ca_system_score_codex":0.0006686201,"about_ca_system_score_gemma":0.0006636692,"threshold_uncertainty_score":0.007866621},"labels":[],"label_agreement":null},{"id":"W2097051050","doi":"10.1109/chinacom.2008.4685108","title":"Using bit-edge equalization in highspeed backplane data transmission","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Intersymbol interference; Backplane; Computer science; Bit error rate; Equalization (audio); Channel (broadcasting); Electronic engineering; Transmission (telecommunications); Transmitter; Algorithm; Telecommunications; Engineering; Computer hardware","score_opus":0.20523055120890699,"score_gpt":0.32656435609898415,"score_spread":0.12133380489007717,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097051050","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14665814,0.0012385991,0.8463475,0.00009780737,0.000105124906,0.000049170038,0.00002486437,0.00080384477,0.0046749283],"genre_scores_gemma":[0.65553063,0.0006734754,0.33908483,0.00008340022,0.0000575216,0.000023017628,0.00006896131,0.000057058565,0.0044210963],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99976677,0.00003685706,0.000012031336,0.000027746792,0.0001336819,0.00002288343],"domain_scores_gemma":[0.9997843,0.000077701116,0.00003257527,0.00003207134,0.00006546847,0.000007984131],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021190314,0.0003288848,0.00022358238,0.00038484696,0.00023497244,0.00036438523,0.0003419762,0.00031144582,0.0011872703],"category_scores_gemma":[0.0005069021,0.00013455788,0.00014570981,0.0003165609,0.00019690488,0.0007196643,0.00028917906,0.0002988908,0.00035127113],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005668827,0.00010069431,0.0018822647,0.00017285015,0.00005117282,0.00017107376,0.000112159854,0.0303216,0.39660886,0.0049335705,0.0006543026,0.5644246],"study_design_scores_gemma":[0.0000444178,0.00047179512,0.0033182527,0.00004236784,0.000056542216,0.0007144203,0.00004483103,0.33815336,0.6454266,0.0012468745,0.010431603,0.00004898462],"about_ca_topic_score_codex":0.00047317412,"about_ca_topic_score_gemma":0.0011405705,"teacher_disagreement_score":0.0011872703,"about_ca_system_score_codex":0.00019319639,"about_ca_system_score_gemma":0.00018070234,"threshold_uncertainty_score":0.003971815},"labels":[],"label_agreement":null},{"id":"W2097268594","doi":"10.1109/iscas.2008.4541722","title":"A phase-frequency detector and a charge pump design for PLL applications","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; dBc; Phase noise; CMOS; Charge pump; Phase frequency detector; Detector; Electrical engineering; Chip; Phase detector; Frequency offset; Physics; Electronic engineering; Voltage-controlled oscillator; Integrated circuit design; Offset (computer science); Engineering; Computer science; Voltage; Orthogonal frequency-division multiplexing; Capacitor","score_opus":0.04281181723911315,"score_gpt":0.27149402545063067,"score_spread":0.22868220821151752,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097268594","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024621438,0.002115394,0.9606964,0.0006190373,0.00073808525,0.00034976692,0.00017823311,0.0023656508,0.008316063],"genre_scores_gemma":[0.26823863,0.001487277,0.7101638,0.0011478536,0.0007307674,0.0005443225,0.00036789876,0.00016005417,0.017159365],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99933666,0.00008616659,0.00004647532,0.00014356682,0.00033622238,0.00005094385],"domain_scores_gemma":[0.99952185,0.000086382184,0.000070736845,0.000045800465,0.00023682074,0.000038276776],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003999391,0.0005373402,0.0004779472,0.0005069937,0.00038105715,0.0008213033,0.0015391946,0.0013218536,0.0059490586],"category_scores_gemma":[0.0008254384,0.00040321835,0.0003990991,0.0005747429,0.00027937308,0.0012155644,0.00041133136,0.0007298357,0.0019675058],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00063903787,0.00017281994,0.0010804543,0.0007007436,0.00012667324,0.00040846848,0.0001159537,0.0040047234,0.7003165,0.02194506,0.007979415,0.26251018],"study_design_scores_gemma":[0.0003975134,0.0036614072,0.0029951439,0.00012807712,0.00040276765,0.0053020823,0.000057828947,0.13807362,0.60695213,0.0045677978,0.23732626,0.00013533859],"about_ca_topic_score_codex":0.00043891143,"about_ca_topic_score_gemma":0.0007234659,"teacher_disagreement_score":0.0059490586,"about_ca_system_score_codex":0.0005338592,"about_ca_system_score_gemma":0.0007308947,"threshold_uncertainty_score":0.019901574},"labels":[],"label_agreement":null},{"id":"W2098252701","doi":"10.1109/iscas.1999.780641","title":"Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Adder; Delta-sigma modulation; Application-specific integrated circuit; Frequency synthesizer; CMOS; Electronic engineering; Direct digital synthesizer; Computer science; Power (physics); Engineering; Phase-locked loop; Physics; Phase noise","score_opus":0.029286709947895426,"score_gpt":0.23782354689197904,"score_spread":0.20853683694408362,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098252701","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29522735,0.0023555742,0.6803518,0.00034493988,0.00013871696,0.00011021187,0.00010507938,0.0011273916,0.020238876],"genre_scores_gemma":[0.8014527,0.00048424897,0.19111313,0.00007514015,0.000055752364,0.000035943744,0.00007312746,0.000021299824,0.006688648],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999298,0.000012933776,0.000003336126,0.000010260813,0.000037521793,0.0000060975794],"domain_scores_gemma":[0.9999434,0.000021171612,0.00000859491,0.000006670895,0.000016350172,0.000003827073],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008471025,0.00013398148,0.00013647001,0.00011545161,0.0001482371,0.0002818795,0.00021966228,0.00017525158,0.0014992008],"category_scores_gemma":[0.0002089309,0.000061474595,0.00008264866,0.0001179084,0.00010304551,0.00021355419,0.00008696662,0.00019004964,0.00024707615],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002490703,0.000036401743,0.0006665804,0.00017208196,0.000018781018,0.00014654563,0.00009976013,0.0075522363,0.79658854,0.018649204,0.0010061254,0.17481467],"study_design_scores_gemma":[0.00014881746,0.0015940944,0.002563935,0.00005199996,0.00007826401,0.0014142505,0.00005957585,0.19292693,0.7109031,0.0066441637,0.083590694,0.000024187762],"about_ca_topic_score_codex":0.00021895989,"about_ca_topic_score_gemma":0.00064179127,"teacher_disagreement_score":0.0014992008,"about_ca_system_score_codex":0.00018910372,"about_ca_system_score_gemma":0.00019753484,"threshold_uncertainty_score":0.0050153136},"labels":[],"label_agreement":null},{"id":"W2098685036","doi":"10.1109/mdt.2009.117","title":"Mixed-Signal Production Test: A Measurement Principle Perspective","year":2009,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Production (economics); Test (biology); Perspective (graphical); Computer science; SIGNAL (programming language); Key (lock); Automatic test equipment; Industrial engineering; Reliability engineering; Engineering; Artificial intelligence; Computer security","score_opus":0.04579763987425376,"score_gpt":0.24804956341235768,"score_spread":0.20225192353810392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098685036","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004129666,0.0032840588,0.96485907,0.002039267,0.00035815162,0.00007852203,0.000035476085,0.00037419348,0.024841603],"genre_scores_gemma":[0.5401254,0.008446734,0.42714635,0.0029060515,0.0019168044,0.00040082762,0.00016279836,0.00040874412,0.018486142],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9968412,0.0007404051,0.00008874124,0.00023989835,0.0019810728,0.00010863703],"domain_scores_gemma":[0.9975561,0.0015944449,0.000121627985,0.0002398125,0.00043887313,0.0000490778],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017398744,0.0008762326,0.0009240281,0.001262737,0.0004913679,0.0033438809,0.0021191663,0.002051172,0.0028425811],"category_scores_gemma":[0.0037941725,0.00054766715,0.0003732677,0.0008120125,0.0032901948,0.0033046564,0.0015375883,0.0024731148,0.001133785],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002548412,0.00013796212,0.0013259335,0.0006466122,0.000067774614,0.0007575911,0.00046518128,0.009622853,0.098452196,0.59965277,0.005393334,0.28322288],"study_design_scores_gemma":[0.00013572413,0.0022353334,0.0029149756,0.00072883593,0.000117908145,0.007270775,0.00052370725,0.16243216,0.2387727,0.4068084,0.17782688,0.00023266421],"about_ca_topic_score_codex":0.00019761547,"about_ca_topic_score_gemma":0.00016631877,"teacher_disagreement_score":0.0033438809,"about_ca_system_score_codex":0.000828029,"about_ca_system_score_gemma":0.0005545082,"threshold_uncertainty_score":0.009509385},"labels":[],"label_agreement":null},{"id":"W2098866711","doi":"10.1109/tcsii.2007.902063","title":"Design Considerations for a Direct RF Sampling Mixer","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Electronic engineering; Sampling (signal processing); Software-defined radio; Frequency domain; Radio frequency; Computer science; Transfer function; Domain (mathematical analysis); Noise (video); Software; Nonlinear system; Telecommunications; Electrical engineering; Engineering; Physics; Mathematics; Artificial intelligence","score_opus":0.06458221855833195,"score_gpt":0.2755957743256868,"score_spread":0.21101355576735487,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098866711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019834377,0.0018260982,0.935742,0.0010201401,0.00027774205,0.00021074964,0.00012869408,0.000890215,0.04007001],"genre_scores_gemma":[0.43771565,0.0031004876,0.5073468,0.0012909605,0.0007973699,0.00034184035,0.0003578168,0.00028793138,0.04876118],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995016,0.00006916955,0.00001941543,0.00006693678,0.00031122722,0.000031660275],"domain_scores_gemma":[0.9996667,0.00014721118,0.000029448414,0.00003230829,0.000106445514,0.000017938524],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005381782,0.00049350667,0.00053016376,0.0003734261,0.000472671,0.0017179284,0.0005954172,0.0011526297,0.010143966],"category_scores_gemma":[0.0013136395,0.00043363977,0.00048724757,0.00021831573,0.00028944772,0.00094727956,0.00049822446,0.0008815939,0.0040374966],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000564356,0.000095132425,0.001815364,0.0008800119,0.00010182341,0.0006791851,0.00024597996,0.0389978,0.5749607,0.12652634,0.0064326557,0.24870068],"study_design_scores_gemma":[0.0003544422,0.0028504494,0.0028714691,0.00041390976,0.00039790603,0.006658384,0.00022490129,0.4709724,0.20746885,0.051169608,0.2564773,0.00014039586],"about_ca_topic_score_codex":0.00034852533,"about_ca_topic_score_gemma":0.00065680116,"teacher_disagreement_score":0.010143966,"about_ca_system_score_codex":0.0006069289,"about_ca_system_score_gemma":0.00067186536,"threshold_uncertainty_score":0.03393495},"labels":[],"label_agreement":null},{"id":"W2098870022","doi":"10.1109/mwscas.2005.1594438","title":"A new fully differential 4-PAM current-mode transmitter for 10 GBPS serial links in 0.13 /spl mu/m CMOS","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Transmitter; Multiplexer; Multiplexing; Current-mode logic; Electrical engineering; Electronic engineering; Inductor; Engineering; Computer science; Voltage; Channel (broadcasting)","score_opus":0.012811030962991375,"score_gpt":0.26566229365023347,"score_spread":0.2528512626872421,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098870022","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19420958,0.0020871141,0.7787371,0.00054533075,0.0004513739,0.00018774248,0.00021756669,0.0029610451,0.020603064],"genre_scores_gemma":[0.6307377,0.000550344,0.3531641,0.00027695938,0.00011382113,0.00006566175,0.00017272397,0.00005701702,0.014861674],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99986553,0.000020006824,0.000007281591,0.000024680121,0.000066709516,0.000015761407],"domain_scores_gemma":[0.9998667,0.00003782924,0.0000239547,0.000015513382,0.00004003131,0.000015888618],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002036018,0.00021844773,0.00019073076,0.00016906783,0.00023286283,0.00039081616,0.00057161856,0.00041342288,0.002855703],"category_scores_gemma":[0.00027960492,0.00017209175,0.00019160386,0.00014145733,0.00017684072,0.0005790408,0.0002728142,0.00029026903,0.0006257515],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029065766,0.00008292555,0.001703403,0.0002924184,0.00005908882,0.0004276186,0.00030846347,0.0075308583,0.7900613,0.019647948,0.003657436,0.17593786],"study_design_scores_gemma":[0.00018179997,0.002431363,0.0034755734,0.00014471207,0.00020212184,0.0042547993,0.000092467024,0.22357632,0.65520316,0.003960008,0.10637119,0.000106438114],"about_ca_topic_score_codex":0.00016431606,"about_ca_topic_score_gemma":0.00055231544,"teacher_disagreement_score":0.002855703,"about_ca_system_score_codex":0.00027914785,"about_ca_system_score_gemma":0.00029950982,"threshold_uncertainty_score":0.009553254},"labels":[],"label_agreement":null},{"id":"W2098929793","doi":"10.1109/cicc.2006.320911","title":"A Phase-Domain Continuous-Time 2&lt;sup&gt;nd&lt;/sup&gt;-Order &amp;#x00394;&amp;#x003A3; Frequency Digitizer","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Oversampling; Demodulation; Frequency domain; Phase-locked loop; Electrical engineering; Time domain; Amplitude; Electronic engineering; Delta-sigma modulation; SIGNAL (programming language); Frequency modulation; Computer science; CMOS; Physics; Radio frequency; Engineering; Channel (broadcasting); Phase noise; Optics","score_opus":0.0095914482267862,"score_gpt":0.23615702812495878,"score_spread":0.22656557989817258,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098929793","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035716105,0.001267386,0.9305647,0.00046006375,0.0005007021,0.00040219465,0.0005840028,0.010268598,0.02023626],"genre_scores_gemma":[0.36772433,0.0011891893,0.5790296,0.0008616746,0.00046427484,0.00035041262,0.00059921265,0.00038030473,0.049400996],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996623,0.000021529173,0.000015030874,0.000080698264,0.00019885773,0.000021607788],"domain_scores_gemma":[0.9996494,0.000078043064,0.00003874828,0.000055003755,0.00014316705,0.000035674126],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002446563,0.0003028452,0.00044998107,0.0007543866,0.00034729103,0.00077296497,0.0010885622,0.0005171071,0.010655054],"category_scores_gemma":[0.00049198745,0.00032332088,0.00017262652,0.0006158964,0.00026182586,0.00068511156,0.0003575887,0.0005567436,0.003834807],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031233503,0.00012123023,0.0012030046,0.00041815278,0.00003950853,0.0003781711,0.00016747236,0.0020471811,0.5468686,0.008893291,0.011272718,0.42827833],"study_design_scores_gemma":[0.0002884466,0.0013646119,0.004692655,0.00011638392,0.00017782785,0.00542691,0.000080383325,0.057052527,0.70872325,0.0025748643,0.21938384,0.00011832273],"about_ca_topic_score_codex":0.0004516074,"about_ca_topic_score_gemma":0.0007764628,"teacher_disagreement_score":0.010655054,"about_ca_system_score_codex":0.00033452312,"about_ca_system_score_gemma":0.0005690519,"threshold_uncertainty_score":0.03564465},"labels":[],"label_agreement":null},{"id":"W2099286176","doi":"10.1109/newcas.2010.5603945","title":"A novel 10 ps resolution TDC architecture implemented in a 130nm process FPGA","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Field-programmable gate array; Computer science; Process (computing); Resolution (logic); Architecture; Computer hardware; Embedded system","score_opus":0.010421497455488517,"score_gpt":0.26544559750460256,"score_spread":0.255024100049114,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099286176","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43766853,0.0018028009,0.5025536,0.0005962153,0.0006993879,0.00043126254,0.00068317004,0.007364223,0.048200827],"genre_scores_gemma":[0.7713419,0.00041725708,0.21818803,0.00013719125,0.00005239287,0.000073742885,0.00023510499,0.00008209152,0.009472279],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985504,0.000010862055,0.0000067487913,0.000035177556,0.000071198796,0.000020928275],"domain_scores_gemma":[0.9998865,0.000023485054,0.000018783778,0.000017820643,0.00003635459,0.000017031127],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011385206,0.00028383842,0.00020031883,0.00033368095,0.00022984373,0.00053012435,0.00052568805,0.0003439329,0.0033290822],"category_scores_gemma":[0.00024285376,0.00013032825,0.00009305785,0.00023944795,0.0001640099,0.00034313608,0.00014525243,0.00038664628,0.00071206153],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002554561,0.00008448498,0.0008076862,0.00024393466,0.000022943694,0.0004583818,0.000115131996,0.0054034847,0.87088984,0.005947099,0.0026438483,0.11312759],"study_design_scores_gemma":[0.00013928126,0.00096101966,0.00250341,0.000042940803,0.00005352179,0.002081079,0.000059729336,0.070558436,0.8623539,0.00071188,0.06047278,0.00006203753],"about_ca_topic_score_codex":0.0015351293,"about_ca_topic_score_gemma":0.0028924525,"teacher_disagreement_score":0.0033290822,"about_ca_system_score_codex":0.00060862006,"about_ca_system_score_gemma":0.0007587857,"threshold_uncertainty_score":0.01113683},"labels":[],"label_agreement":null},{"id":"W2099287888","doi":"10.1109/ccece.2008.4564548","title":"Short time interval measurement using a time amplifer","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Interval (graph theory); Picosecond; Computer science; CMOS; Chip; Electronic engineering; Amplifier; Measure (data warehouse); Process (computing); Range (aeronautics); Engineering; Physics; Mathematics; Telecommunications; Optics","score_opus":0.03766869302661356,"score_gpt":0.2018681802804616,"score_spread":0.16419948725384803,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099287888","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.112835355,0.0011937456,0.8769465,0.00028170313,0.00036743155,0.00018491341,0.00026679182,0.003257193,0.0046663433],"genre_scores_gemma":[0.48528776,0.0006727262,0.5065045,0.00018229506,0.00019020533,0.00016894126,0.00020723123,0.000095390205,0.006690968],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99935764,0.000073386575,0.000025891748,0.0001537648,0.0003462002,0.000043115415],"domain_scores_gemma":[0.99918216,0.0002456915,0.00016031516,0.00013825238,0.00022347822,0.000050072213],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042735474,0.00045685258,0.0004449725,0.00094250054,0.00044411633,0.0007620168,0.0013339084,0.0006281242,0.0017205571],"category_scores_gemma":[0.00081931,0.00030319474,0.00021360305,0.0006936484,0.00050609297,0.0014032872,0.0006799413,0.000582219,0.0005834861],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025155957,0.000085476924,0.002502339,0.00013561487,0.000037333626,0.000093523624,0.0001466885,0.0025052426,0.829793,0.0061897817,0.00082783453,0.15743162],"study_design_scores_gemma":[0.00006810943,0.00079801737,0.0032032263,0.000021760407,0.000098107696,0.0008632732,0.00008671716,0.11637006,0.8533555,0.0022052499,0.022807205,0.00012271453],"about_ca_topic_score_codex":0.0007206979,"about_ca_topic_score_gemma":0.0014903254,"teacher_disagreement_score":0.0017205571,"about_ca_system_score_codex":0.0006794329,"about_ca_system_score_gemma":0.0005054005,"threshold_uncertainty_score":0.005755782},"labels":[],"label_agreement":null},{"id":"W2099361479","doi":"10.1109/tim.2011.2172999","title":"Derivation and Design of In-Loop Filters in Phase-Locked Loop Systems","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Phase-locked loop; Control theory (sociology); Harmonics; PLL multibit; Loop (graph theory); Transfer function; Delay-locked loop; Electronic engineering; Filter (signal processing); Noise (video); Stationary Reference Frame; Computer science; Phase noise; Engineering; Mathematics","score_opus":0.09137532815439882,"score_gpt":0.2597303892565359,"score_spread":0.1683550611021371,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099361479","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010056031,0.00018619296,0.99606824,0.00003569522,0.00004627056,0.000021007867,0.000018188284,0.00007228321,0.0025465984],"genre_scores_gemma":[0.22750336,0.0029686762,0.7549185,0.00026314083,0.00024620604,0.00035738377,0.00018658054,0.00030495395,0.013251145],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9996599,0.00008121457,0.000024165754,0.00004614704,0.00016886505,0.000019746043],"domain_scores_gemma":[0.9997209,0.00009929469,0.000038660615,0.000021581664,0.00011029707,0.000009432],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005494768,0.0007317753,0.0005965189,0.00040355965,0.00034458732,0.0010817394,0.00072312646,0.0008510306,0.003482001],"category_scores_gemma":[0.0015628932,0.0003617016,0.00037710817,0.00034217516,0.0003976594,0.0008303287,0.0005090454,0.0011267677,0.0018273261],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007827734,0.00008302825,0.00048374332,0.0007274493,0.00006607215,0.00034106476,0.0004404638,0.22508259,0.07144553,0.4456151,0.0038069412,0.25182974],"study_design_scores_gemma":[0.000030049294,0.00017420105,0.00031192493,0.000116812946,0.000034023564,0.0002881973,0.00005110378,0.8310166,0.027482532,0.08459334,0.05585969,0.00004156483],"about_ca_topic_score_codex":0.0006938802,"about_ca_topic_score_gemma":0.0006800564,"teacher_disagreement_score":0.003482001,"about_ca_system_score_codex":0.0004621939,"about_ca_system_score_gemma":0.00057351,"threshold_uncertainty_score":0.011648476},"labels":[],"label_agreement":null},{"id":"W2099410380","doi":"10.1109/cicc.1999.777351","title":"A low-power direct digital frequency synthesizer architecture for wireless communications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Direct digital synthesizer; dBc; Frequency synthesizer; Computer science; CMOS; Electronic engineering; Power (physics); Read-only memory; Electrical engineering; Wireless; Sine; Computer hardware; Telecommunications; Engineering; Phase-locked loop; Physics; Jitter; Mathematics","score_opus":0.01162408629310657,"score_gpt":0.2345001395583822,"score_spread":0.22287605326527563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099410380","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06274777,0.0027614324,0.9022914,0.00044205232,0.0004355232,0.00018909869,0.00025310088,0.008122635,0.022756962],"genre_scores_gemma":[0.5133835,0.0014527625,0.45132035,0.00045439266,0.00052879367,0.00017479848,0.0005485948,0.00020567988,0.031931106],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998486,0.000020204803,0.000009801163,0.000036850553,0.000068740796,0.000015770462],"domain_scores_gemma":[0.9998733,0.00002495626,0.000016769165,0.0000222446,0.00005019126,0.000012469286],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000115256364,0.00034184536,0.00025925686,0.0003056629,0.0003143909,0.0004410679,0.000764591,0.00038113818,0.006043144],"category_scores_gemma":[0.00030114732,0.00017034294,0.00016913991,0.00027700647,0.0001572712,0.00056605233,0.00026124236,0.0003925152,0.0024439902],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016474104,0.00006487903,0.000571269,0.00023697453,0.000027077705,0.00025937383,0.000065931024,0.0019017966,0.6045258,0.006218745,0.005060754,0.38090265],"study_design_scores_gemma":[0.00024115201,0.0022588489,0.0035180743,0.000092948096,0.00020893985,0.0061296625,0.00008074453,0.09508788,0.6369439,0.00721295,0.2481456,0.00007939558],"about_ca_topic_score_codex":0.0002863087,"about_ca_topic_score_gemma":0.0007216646,"teacher_disagreement_score":0.006043144,"about_ca_system_score_codex":0.0002509802,"about_ca_system_score_gemma":0.00023089343,"threshold_uncertainty_score":0.020216286},"labels":[],"label_agreement":null},{"id":"W2099501389","doi":"10.1109/leos.2006.279194","title":"622/1244 Mb/s Burst-Mode CDR for GPONs","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Synchronous optical networking; Burst mode (computing); Gigabit; Computer science; Passive optical network; Mode (computer interface); Wavelength-division multiplexing; Computer network; Computer hardware; Telecommunications; Optoelectronics; Operating system; Physics","score_opus":0.008544239233387822,"score_gpt":0.24326297894172036,"score_spread":0.23471873970833254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099501389","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94566995,0.00050895003,0.04545169,0.00026578933,0.000100652775,0.00022135556,0.00025123256,0.0013768872,0.006153359],"genre_scores_gemma":[0.9773325,0.00008544083,0.018667934,0.00013533814,0.000028921699,0.000043963766,0.00013221451,0.000045929693,0.003527693],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99922895,0.00010362251,0.00003229063,0.00012266086,0.00039106244,0.0001214591],"domain_scores_gemma":[0.9992448,0.00019811951,0.00013595234,0.00010216599,0.00025305097,0.00006595766],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004944293,0.00044073482,0.00031715754,0.00041461756,0.00039983352,0.0008187048,0.00075444015,0.0005485383,0.0026984736],"category_scores_gemma":[0.0010964872,0.00016668902,0.00014778279,0.00026400443,0.00030875107,0.00052827894,0.00031981737,0.00032220944,0.00036033662],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013149399,0.0001957403,0.006622924,0.0002189275,0.000055937333,0.0005531821,0.00033194915,0.0031742821,0.92137796,0.0019299943,0.0011646479,0.063059635],"study_design_scores_gemma":[0.00020812762,0.0028285992,0.0052904845,0.00003064848,0.00008675048,0.0010288572,0.00008084986,0.022415532,0.95541567,0.00024464654,0.012329331,0.00004050657],"about_ca_topic_score_codex":0.0020293554,"about_ca_topic_score_gemma":0.00282956,"teacher_disagreement_score":0.0026984736,"about_ca_system_score_codex":0.0007013274,"about_ca_system_score_gemma":0.00057304365,"threshold_uncertainty_score":0.009027302},"labels":[],"label_agreement":null},{"id":"W2099603570","doi":"10.1109/iscas.2005.1465865","title":"A BPSK Demodulator Circuit using an Anti-Parallel Synchronization Loop","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Demodulation; Phase-shift keying; Loop (graph theory); Carrier recovery; Synchronization (alternating current); Computer science; Phase-locked loop; Dual loop; SIGNAL (programming language); Electronic engineering; Control theory (sociology); Bit error rate; Telecommunications; Engineering; Mathematics; Decoding methods; Control (management); Jitter","score_opus":0.027743077699155693,"score_gpt":0.2540070815048481,"score_spread":0.2262640038056924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099603570","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1578116,0.0013451335,0.82178754,0.000512439,0.0006227286,0.0004349453,0.0002155751,0.0038220945,0.013448027],"genre_scores_gemma":[0.66194034,0.00061914435,0.32754844,0.00028666493,0.00024428862,0.00021976327,0.0001324299,0.00008260116,0.008926313],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997135,0.00003288164,0.000016578704,0.00006239308,0.00014939018,0.000025170171],"domain_scores_gemma":[0.9997373,0.00006566624,0.00004021564,0.000029556344,0.0001065669,0.000020775147],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023389015,0.0004448044,0.00040700857,0.0004706144,0.00034802052,0.00050830183,0.00097214966,0.0006339426,0.0020438908],"category_scores_gemma":[0.000432674,0.00031620802,0.00016318874,0.00043786835,0.00025617686,0.00069756526,0.00025104673,0.0005054869,0.00070358143],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003392504,0.0001352617,0.0008780809,0.000379251,0.000045313736,0.00021104833,0.0000781577,0.002299279,0.80155516,0.010681964,0.0015791655,0.18181819],"study_design_scores_gemma":[0.000295369,0.0019042125,0.002245485,0.000069067464,0.00017328306,0.002449522,0.000026090844,0.10326403,0.84742445,0.0021619604,0.03990922,0.00007733935],"about_ca_topic_score_codex":0.0003062726,"about_ca_topic_score_gemma":0.0004330154,"teacher_disagreement_score":0.0020438908,"about_ca_system_score_codex":0.00030195576,"about_ca_system_score_gemma":0.0005744644,"threshold_uncertainty_score":0.006837547},"labels":[],"label_agreement":null},{"id":"W2099761217","doi":"10.1109/newcas.2006.250910","title":"Parasitic-aware Delay Optimization for Multi-GHz Static CMOS Ring Oscillators","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Parasitic extraction; Ring oscillator; Inverter; CMOS; Propagation delay; Electronic engineering; Delay calculation; Oscillation (cell signaling); Interconnection; Computer science; Logic gate; Electrical engineering; Engineering; Voltage; Telecommunications","score_opus":0.01887585372004242,"score_gpt":0.2639437045793823,"score_spread":0.2450678508593399,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099761217","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0974684,0.00046979584,0.8991087,0.000059503203,0.000021138121,0.000019728013,0.000043573684,0.00037536275,0.0024337522],"genre_scores_gemma":[0.75373703,0.00022861017,0.24427994,0.000020775815,0.000020263526,0.000030362547,0.000038976246,0.00013101575,0.0015128978],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999093,0.000012793893,0.000004504401,0.000019572835,0.00004122132,0.000012516057],"domain_scores_gemma":[0.9998816,0.000045339606,0.000029791661,0.000011868921,0.000026431986,0.000004915861],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019821103,0.0003677657,0.00023519859,0.00028893625,0.00021485495,0.00027396475,0.00040287006,0.00019593607,0.00077230117],"category_scores_gemma":[0.00048198565,0.00022818705,0.00022739953,0.00022962053,0.00013148539,0.00038692096,0.00024009398,0.00017608878,0.00015371725],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009217552,0.000029237932,0.001103894,0.00010933636,0.00005078105,0.00009049171,0.00007731799,0.6786598,0.1977428,0.0107859215,0.00058368087,0.11067453],"study_design_scores_gemma":[0.0000118910675,0.00007042602,0.00026079916,0.000004628583,0.000023884928,0.00005843106,0.000011467789,0.96626204,0.030305948,0.0013441355,0.0016387459,0.0000075396615],"about_ca_topic_score_codex":0.0006784588,"about_ca_topic_score_gemma":0.002824169,"teacher_disagreement_score":0.00077230117,"about_ca_system_score_codex":0.00063889025,"about_ca_system_score_gemma":0.00042628424,"threshold_uncertainty_score":0.004635453},"labels":[],"label_agreement":null},{"id":"W2099780060","doi":"10.1109/mwscas.2000.952911","title":"Short locking time FLL and PLL based on a DLL technique","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Jitter; PLL multibit; Voltage-controlled oscillator; Bandwidth (computing); Computer science; Phase noise; Electronic engineering; Control theory (sociology); Phase detector; Voltage; Engineering; Electrical engineering; Control (management); Telecommunications","score_opus":0.011409035339033957,"score_gpt":0.19632340480037533,"score_spread":0.18491436946134138,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099780060","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.057663634,0.0050340774,0.9237681,0.0007590205,0.00056634884,0.000102261736,0.00006615031,0.001471166,0.010569222],"genre_scores_gemma":[0.6559651,0.0016234446,0.33107933,0.00096902077,0.00060504855,0.00012843966,0.00009856512,0.00012499013,0.009406135],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99950576,0.00007180367,0.00003601993,0.00011291715,0.00023218287,0.000041306273],"domain_scores_gemma":[0.9995441,0.00016561715,0.00010191084,0.000064197295,0.000096934375,0.000027145437],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003452297,0.00034729514,0.0002968832,0.00064625475,0.00021739243,0.00056175765,0.00069795694,0.0007706672,0.0023111843],"category_scores_gemma":[0.0008126031,0.00016317941,0.0002469982,0.00041952851,0.00047984486,0.0011914922,0.00044703067,0.000579438,0.0006440053],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003915734,0.00005386058,0.0008662824,0.0003306599,0.000032237716,0.00023338408,0.00015530194,0.0033942498,0.7047856,0.03859579,0.0011899943,0.24997106],"study_design_scores_gemma":[0.00026579457,0.0018872913,0.0018373878,0.000086726606,0.00013608273,0.002637575,0.000049265793,0.10943452,0.7401924,0.012938207,0.13041767,0.000117114796],"about_ca_topic_score_codex":0.00020342077,"about_ca_topic_score_gemma":0.0002590898,"teacher_disagreement_score":0.0023111843,"about_ca_system_score_codex":0.0004095454,"about_ca_system_score_gemma":0.00024565085,"threshold_uncertainty_score":0.0077316165},"labels":[],"label_agreement":null},{"id":"W2100183647","doi":"10.1109/glsv.1994.289967","title":"Low-power differential CML and ECL BiCMOS circuit techniques","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"BiCMOS; Bipolar junction transistor; Frequency divider; Electrical engineering; Electronic engineering; Computer science; Emitter-coupled logic; Power (physics); Transistor; Engineering; CMOS; Physics; Voltage; NMOS logic","score_opus":0.012551282546231482,"score_gpt":0.19966938074651963,"score_spread":0.18711809820028816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100183647","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.71486557,0.0034753513,0.25160742,0.0004997304,0.00021849069,0.00024403275,0.0005961642,0.0022226959,0.026270494],"genre_scores_gemma":[0.94296485,0.00045374196,0.049552497,0.00016670932,0.00004290237,0.000056206238,0.00018405778,0.000053905933,0.0065251137],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996728,0.0000412074,0.000023202765,0.000057090958,0.0001564678,0.000049268598],"domain_scores_gemma":[0.99966776,0.000107604275,0.00005909288,0.000057366782,0.000092498674,0.00001564183],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031779316,0.0002721349,0.0002113289,0.0003281069,0.0001691462,0.0005573194,0.00073428237,0.0003794688,0.0037080385],"category_scores_gemma":[0.0006381326,0.00013524826,0.00016857783,0.00038126265,0.00020960432,0.0007732113,0.00037296466,0.00026247095,0.0006768842],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00063957454,0.00006834656,0.0016357164,0.00037148703,0.00003901578,0.000234138,0.00022849141,0.0034057281,0.881271,0.009042003,0.0011700931,0.101894386],"study_design_scores_gemma":[0.00009749486,0.0011154276,0.0028170694,0.000031000276,0.0000693471,0.0015487544,0.0000605692,0.044116024,0.9313377,0.0015059235,0.01726335,0.000037276834],"about_ca_topic_score_codex":0.00027962093,"about_ca_topic_score_gemma":0.00050098175,"teacher_disagreement_score":0.0037080385,"about_ca_system_score_codex":0.00032650892,"about_ca_system_score_gemma":0.00014765827,"threshold_uncertainty_score":0.012404621},"labels":[],"label_agreement":null},{"id":"W2100403406","doi":"10.1109/glocom.1991.188513","title":"Partial response based analog cellular or mobile radio data modem","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Baseband; Narrowband; Computer science; Digital radio; Cellular network; Fading; Computer network; Channel (broadcasting); Base station; Discriminator; Electronic engineering; Telecommunications; Bandwidth (computing); Engineering; Detector","score_opus":0.06720322169223779,"score_gpt":0.2643491898938781,"score_spread":0.19714596820164032,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100403406","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14324911,0.0014389305,0.80621535,0.00032739647,0.00022600063,0.000192588,0.00046215014,0.0060161776,0.041872222],"genre_scores_gemma":[0.8552634,0.00041296205,0.11784814,0.00020474245,0.00006962729,0.000089940615,0.00031875528,0.00010588805,0.02568663],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983644,0.000037760186,0.000005696414,0.000025899757,0.00007557956,0.000018567905],"domain_scores_gemma":[0.9998622,0.000039625436,0.000016336142,0.000030457852,0.0000431128,0.000008200983],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011867396,0.00025409387,0.00021696524,0.00022954654,0.00013974076,0.00035455465,0.00050127984,0.0003476241,0.006342524],"category_scores_gemma":[0.00036830112,0.000070395974,0.00016481428,0.00016584323,0.0002217745,0.00035795209,0.00027454155,0.00024271972,0.0015629699],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00050759874,0.00006493218,0.0008721093,0.00036440959,0.000034508612,0.00028270425,0.00013326091,0.021744916,0.58514404,0.030221494,0.005657672,0.35497233],"study_design_scores_gemma":[0.00015629356,0.002603455,0.0028403453,0.00007032218,0.00009653912,0.0024094905,0.00008885598,0.35751948,0.4740415,0.010385855,0.14970104,0.00008686472],"about_ca_topic_score_codex":0.00022015144,"about_ca_topic_score_gemma":0.00030850712,"teacher_disagreement_score":0.006342524,"about_ca_system_score_codex":0.00021623046,"about_ca_system_score_gemma":0.00011448654,"threshold_uncertainty_score":0.021217883},"labels":[],"label_agreement":null},{"id":"W2100403807","doi":"10.1109/jssc.2014.2374176","title":"A 40 Gb/s Serial Link Transceiver in 28 nm CMOS Technology","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":85,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"SerDes; Jitter; Transceiver; CMOS; Computer science; Phase-locked loop; Chip; Intersymbol interference; Serial communication; Clock recovery; Electronic engineering; Channel (broadcasting); Frequency offset; Bandwidth (computing); Computer hardware; Engineering; Telecommunications; Clock signal; Orthogonal frequency-division multiplexing","score_opus":0.012145726941363707,"score_gpt":0.2452682738253764,"score_spread":0.23312254688401268,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100403807","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3930031,0.0031549467,0.37609395,0.0015802168,0.0007441086,0.0018633591,0.004352241,0.024890607,0.19431743],"genre_scores_gemma":[0.5539348,0.0024551796,0.32588726,0.00068763987,0.00019918432,0.0008733281,0.0037057716,0.00052207574,0.11173477],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999826,0.00001617381,0.000011353473,0.000031708965,0.000084950225,0.00002983225],"domain_scores_gemma":[0.99992716,0.000010218308,0.000014845164,0.000009123469,0.0000298041,0.0000088069],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013348962,0.00038581816,0.00031557225,0.00041414023,0.00024867922,0.00038342795,0.00052346825,0.00026817276,0.010475866],"category_scores_gemma":[0.00018225779,0.000224654,0.00013154808,0.00037549998,0.00015511262,0.00045026324,0.0002669053,0.00031100164,0.005301173],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001819717,0.00013771371,0.0012123333,0.0006017297,0.000043567463,0.00073733204,0.00020773122,0.0047817496,0.8487673,0.011318353,0.020166285,0.11184401],"study_design_scores_gemma":[0.00023872996,0.0017138772,0.002919741,0.00009516143,0.00009137335,0.0022376655,0.00016908796,0.027205594,0.4300171,0.0022502702,0.5329848,0.0000765763],"about_ca_topic_score_codex":0.000885302,"about_ca_topic_score_gemma":0.0013344759,"teacher_disagreement_score":0.010475866,"about_ca_system_score_codex":0.0005424768,"about_ca_system_score_gemma":0.0007874348,"threshold_uncertainty_score":0.035045266},"labels":[],"label_agreement":null},{"id":"W2100965353","doi":"10.1109/tie.2004.825282","title":"A Magnitude/Phase-Locked Loop System Based on Estimation of Frequency and In-Phase/Quadrature-Phase Amplitudes","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Industrial Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":208,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; Control theory (sociology); PLL multibit; Robustness (evolution); Quadrature (astronomy); Phase noise; Electronic engineering; Amplitude; Frequency modulation; Computer science; Engineering; Bandwidth (computing); Physics; Telecommunications","score_opus":0.02178274589004404,"score_gpt":0.2814964414128794,"score_spread":0.25971369552283535,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100965353","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011988235,0.00041032184,0.9818009,0.00018927014,0.0003428753,0.0001044171,0.000070970484,0.0012179182,0.0038751583],"genre_scores_gemma":[0.48027903,0.0007278362,0.5116714,0.00032882576,0.00067443395,0.00024070169,0.00018979628,0.00010725914,0.005780764],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99954283,0.00007689749,0.000033698598,0.00012824274,0.00019676391,0.000021629494],"domain_scores_gemma":[0.99953425,0.0001614201,0.00008508343,0.000050670926,0.00014187329,0.000026657022],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004920775,0.00033689482,0.00043932165,0.0004979921,0.00023339718,0.0008097443,0.00064560154,0.00057641143,0.00228587],"category_scores_gemma":[0.0013777129,0.00021645818,0.00018948763,0.0003478301,0.00042355372,0.001099155,0.00037436196,0.00055158604,0.0009024737],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006034641,0.00015681106,0.0036336305,0.0005812309,0.00007655265,0.00034475166,0.0002591272,0.019497385,0.35602483,0.038408004,0.003834319,0.5765799],"study_design_scores_gemma":[0.00043768354,0.0018633055,0.0051657693,0.00015648949,0.00026311612,0.0024207756,0.000091814785,0.65752137,0.20346548,0.018421594,0.110009074,0.00018350045],"about_ca_topic_score_codex":0.00027177812,"about_ca_topic_score_gemma":0.00044874143,"teacher_disagreement_score":0.00228587,"about_ca_system_score_codex":0.00023236425,"about_ca_system_score_gemma":0.00036334753,"threshold_uncertainty_score":0.007646978},"labels":[],"label_agreement":null},{"id":"W2101088248","doi":"10.1109/tcsi.2010.2052490","title":"A Switching-Based Phase Noise Model for CMOS Ring Oscillators Based on Multiple Thresholds Crossing","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Jitter; Triode; Ring oscillator; Zero crossing; Phase noise; Swing; Transistor; CMOS; Physics; Inverter; Resistor; Electrical engineering; Voltage; Electronic engineering; Optoelectronics; Engineering; Acoustics; Optics","score_opus":0.021015127237982146,"score_gpt":0.2532896788551694,"score_spread":0.23227455161718724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101088248","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013909167,0.0004271795,0.97528183,0.0002444303,0.00008885572,0.00006104716,0.000099621364,0.00023990702,0.009647902],"genre_scores_gemma":[0.8540414,0.0021003312,0.11259974,0.00043189188,0.0001927159,0.000368838,0.0002104853,0.00025252526,0.029802168],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997008,0.000042883028,0.000015487587,0.00006302202,0.00014762364,0.000030211713],"domain_scores_gemma":[0.99983203,0.00006982202,0.000028625753,0.000023318715,0.000037294703,0.000008877956],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043447412,0.0006167499,0.0005004618,0.00046211723,0.0003552975,0.00082982326,0.0014159752,0.0010132322,0.0021857573],"category_scores_gemma":[0.00086005125,0.00032602306,0.00078136235,0.00047635168,0.0005555424,0.0012816308,0.00039208046,0.0011199227,0.0007938819],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007572126,0.000039853618,0.0003476322,0.00008220774,0.000029411394,0.00022444477,0.00017530678,0.81188893,0.033633616,0.13974322,0.0008629757,0.012896728],"study_design_scores_gemma":[0.000005155055,0.000026902557,0.000058401136,0.0000048657425,0.0000072167823,0.000047989328,0.0000042951174,0.9872329,0.0010062368,0.010743888,0.0008558026,0.000006314154],"about_ca_topic_score_codex":0.0021688114,"about_ca_topic_score_gemma":0.0018497119,"teacher_disagreement_score":0.0021857573,"about_ca_system_score_codex":0.0008236671,"about_ca_system_score_gemma":0.0004933564,"threshold_uncertainty_score":0.007312119},"labels":[],"label_agreement":null},{"id":"W2101276691","doi":"10.1109/ccece.2005.1557348","title":"Overview of oversampling clock and data recovery circuits","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Government of Ontario","keywords":"Oversampling; Jitter; Computer science; Phase-locked loop; Electronic circuit; Electronic engineering; Engineering; Bandwidth (computing); Electrical engineering; Telecommunications","score_opus":0.07620090515526091,"score_gpt":0.2976786174843841,"score_spread":0.22147771232912322,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101276691","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03008748,0.03612915,0.87871665,0.0004914248,0.00058202987,0.00028536687,0.0002999189,0.0036969422,0.049710996],"genre_scores_gemma":[0.37343487,0.039650895,0.525299,0.0010546383,0.0013241122,0.0002555497,0.0009985463,0.00027632987,0.057705954],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995722,0.000036865385,0.000027205786,0.000072286384,0.00025316887,0.000038213162],"domain_scores_gemma":[0.9997662,0.000038682945,0.000030397272,0.000026413085,0.00012407298,0.00001425889],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002548788,0.0004475295,0.00033932074,0.00088764133,0.00034213637,0.0011859834,0.0006509704,0.0005379036,0.00380099],"category_scores_gemma":[0.00037017022,0.00021213965,0.00022615862,0.00082874415,0.00017585017,0.0008324986,0.00034233814,0.00048761585,0.0013007382],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026405771,0.00005694898,0.00080411753,0.00055864884,0.000031589996,0.00022576362,0.00013107444,0.010525862,0.09085893,0.0381166,0.0048095593,0.85361683],"study_design_scores_gemma":[0.000073962474,0.0008550759,0.0019976182,0.00029115012,0.00017642518,0.002678866,0.00010327087,0.112748064,0.16496079,0.020249931,0.69575685,0.00010799229],"about_ca_topic_score_codex":0.0013040091,"about_ca_topic_score_gemma":0.0010465776,"teacher_disagreement_score":0.00380099,"about_ca_system_score_codex":0.00046827606,"about_ca_system_score_gemma":0.00057267625,"threshold_uncertainty_score":0.012715578},"labels":[],"label_agreement":null},{"id":"W2101420721","doi":"10.1109/isqed.2007.50","title":"Comparative Robustness of CML Phase Detectors for Clock and Data Recovery Circuits","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Robustness (evolution); Detector; Electronic circuit; Phase detector; Electronic engineering; Integrated circuit; Offset (computer science); Computer science; Scaling; Physics; Electrical engineering; Optoelectronics; Engineering; Voltage; Mathematics; Telecommunications; Chemistry","score_opus":0.08839324085743464,"score_gpt":0.3579214242411878,"score_spread":0.2695281833837532,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101420721","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.85412645,0.0032817048,0.13295406,0.00047212874,0.00008594734,0.000057845788,0.00034945612,0.00093632727,0.00773618],"genre_scores_gemma":[0.9944728,0.0002464735,0.004593641,0.000028440481,0.00001641873,0.000012206869,0.00006593153,0.000044627668,0.0005195339],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988176,0.00021323879,0.00004963644,0.00017429671,0.00057193043,0.0001733062],"domain_scores_gemma":[0.99443555,0.003750926,0.0007898554,0.00036662357,0.00059368694,0.000063319116],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013400039,0.0004932616,0.00047416336,0.0010623478,0.00030227576,0.0008564884,0.0005065198,0.0008769701,0.001465207],"category_scores_gemma":[0.008711944,0.0001983464,0.00047517347,0.00051870703,0.0005608679,0.0011252289,0.0003977121,0.00046462897,0.00033866015],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020660674,0.00009392442,0.0075573963,0.00035663377,0.00028613617,0.00050793565,0.00025192308,0.5453548,0.36027035,0.015382909,0.00072832004,0.067143634],"study_design_scores_gemma":[0.00005099956,0.0008315027,0.006089013,0.000047652095,0.000161984,0.00045029813,0.00007706117,0.7225765,0.2620494,0.0046785343,0.002892746,0.000094308794],"about_ca_topic_score_codex":0.00080225064,"about_ca_topic_score_gemma":0.00041919507,"teacher_disagreement_score":0.001465207,"about_ca_system_score_codex":0.0010944621,"about_ca_system_score_gemma":0.00027756483,"threshold_uncertainty_score":0.007940888},"labels":[],"label_agreement":null},{"id":"W2101650188","doi":"10.1109/iscas.2007.378308","title":"Crosstalk-Aware Transmitter Pulse-Shaping for Parallel Chip-to-Chip Links","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Crosstalk; Chip; Transmitter; Pulse shaping; Electronic engineering; Computer science; Telecommunications; Engineering; Channel (broadcasting); Physics; Optics","score_opus":0.0322311102471441,"score_gpt":0.2853809809957166,"score_spread":0.25314987074857254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101650188","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55839914,0.00034365864,0.4375573,0.00010953137,0.000022733584,0.00003277916,0.000022246812,0.0005570998,0.0029554227],"genre_scores_gemma":[0.9412935,0.00014399074,0.057878412,0.000030266669,0.000014688035,0.000012918015,0.000013256898,0.000027311888,0.00058576354],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979824,0.000046245783,0.000012057377,0.000027995206,0.000090272035,0.00002527784],"domain_scores_gemma":[0.99914896,0.0003612889,0.00025471562,0.00009551226,0.00010450229,0.000035010256],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003791118,0.00026237586,0.00016971811,0.00020295347,0.00021652093,0.00034295014,0.00032530958,0.00029801074,0.0006134462],"category_scores_gemma":[0.0010283999,0.00013861498,0.00011401339,0.00023352851,0.00027271773,0.0002704356,0.00027447144,0.00027536968,0.00012404603],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043858547,0.00011189109,0.0015400791,0.00013088282,0.00002740958,0.00024583747,0.00015671227,0.087925225,0.82174784,0.005342716,0.000229208,0.0821037],"study_design_scores_gemma":[0.000049546343,0.0005901833,0.0014011808,0.000021018172,0.000034960216,0.00048353366,0.00003616011,0.36493054,0.62827486,0.0024010376,0.0017500384,0.000026865786],"about_ca_topic_score_codex":0.00020516216,"about_ca_topic_score_gemma":0.00045679047,"teacher_disagreement_score":0.0006134462,"about_ca_system_score_codex":0.00026338393,"about_ca_system_score_gemma":0.00034437075,"threshold_uncertainty_score":0.002052188},"labels":[],"label_agreement":null},{"id":"W2102199165","doi":"10.1109/icccas.2005.1495296","title":"Analog DLL-based period synthesis circuit","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Period (music); Computer science; Electronic engineering; Engineering; Physics","score_opus":0.01400404520747307,"score_gpt":0.21419451258104738,"score_spread":0.20019046737357432,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102199165","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05868245,0.0013876675,0.86329675,0.0005282889,0.0004991605,0.0003435596,0.0008124106,0.01024869,0.06420101],"genre_scores_gemma":[0.71379995,0.0005124417,0.25814062,0.0007166417,0.00019886687,0.00021097297,0.00064436125,0.0002521,0.025524056],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977654,0.000031789205,0.00001571856,0.000057405425,0.000092545,0.000026112579],"domain_scores_gemma":[0.9998011,0.000048627524,0.000026504697,0.000029541094,0.0000805755,0.000013776326],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013696462,0.00026951873,0.00019174826,0.00037103918,0.0002746963,0.00062316674,0.00059056404,0.0002763394,0.008886553],"category_scores_gemma":[0.000388697,0.00013446873,0.00016246414,0.00021725506,0.00015751013,0.00033454064,0.0002445299,0.00034598616,0.0015693189],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038977488,0.00006933314,0.0007510743,0.00049588096,0.000033044686,0.00018854647,0.00014757339,0.00534429,0.5874046,0.012805429,0.008722974,0.3836475],"study_design_scores_gemma":[0.00024410954,0.0008698102,0.0020349592,0.00009829721,0.00013544281,0.0016038006,0.000061034887,0.10801038,0.695831,0.004064286,0.18697444,0.00007246255],"about_ca_topic_score_codex":0.0004846072,"about_ca_topic_score_gemma":0.00062860484,"teacher_disagreement_score":0.008886553,"about_ca_system_score_codex":0.0004451796,"about_ca_system_score_gemma":0.00031736685,"threshold_uncertainty_score":0.029728472},"labels":[],"label_agreement":null},{"id":"W2102674458","doi":"10.1109/tns.2007.903183","title":"A Fine Resolution TDC Architecture for Next Generation PET Imaging","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Nuclear Science","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":119,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Effective number of bits; CMOS; Least significant bit; Time-to-digital converter; Electronic engineering; Differential nonlinearity; Calibration; Linearity; Computer science; Physics; Engineering; Jitter; Clock signal","score_opus":0.02519058125555801,"score_gpt":0.2576902721773037,"score_spread":0.23249969092174572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102674458","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03533851,0.0021156708,0.9441239,0.0007552763,0.0003488622,0.00027097404,0.0002917865,0.0048704417,0.011884551],"genre_scores_gemma":[0.32182014,0.00073262036,0.6684242,0.00080928195,0.00017569495,0.00018976729,0.0005319679,0.00012274073,0.0071935826],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999746,0.000023123392,0.000014775249,0.00005237112,0.00013983677,0.000023915449],"domain_scores_gemma":[0.99961275,0.00006475673,0.000037263948,0.00005931009,0.0001933091,0.00003262324],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000345205,0.00030884586,0.0002475041,0.0005171808,0.00028420455,0.0006303978,0.00086843927,0.00059871416,0.0036299853],"category_scores_gemma":[0.00073678896,0.0001700103,0.00016797901,0.0005087485,0.00019273182,0.00082020555,0.00031331432,0.0006436111,0.0010038399],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029945004,0.000071559974,0.0011361513,0.00023887357,0.00002842981,0.0003612252,0.0000707368,0.007003121,0.62701386,0.0127664115,0.0073662004,0.34364402],"study_design_scores_gemma":[0.00021727111,0.0016051139,0.0051263617,0.0001245827,0.00014018061,0.007494288,0.00009767246,0.28873977,0.52419657,0.0089438595,0.16314423,0.00017005065],"about_ca_topic_score_codex":0.0011260696,"about_ca_topic_score_gemma":0.0023685081,"teacher_disagreement_score":0.0036299853,"about_ca_system_score_codex":0.000631609,"about_ca_system_score_gemma":0.00072676345,"threshold_uncertainty_score":0.012143493},"labels":[],"label_agreement":null},{"id":"W2103870429","doi":"10.1109/iscas.2000.857413","title":"Generation of accurate on-chip time-constants using a monolithic CMOS PLL with hybrid analog and digital control","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage-controlled oscillator; Phase-locked loop; CMOS; Transconductance; Capacitor; Crystal oscillator; Chip; Transistor; Electrical engineering; Electronic engineering; Materials science; Electronic circuit; Charge pump; Optoelectronics; Voltage; Phase noise; Engineering; Resonator","score_opus":0.04094451071661498,"score_gpt":0.2244583308454653,"score_spread":0.1835138201288503,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103870429","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06198747,0.0007465043,0.92844546,0.00020434204,0.00021825552,0.00012943488,0.0001548626,0.0026724832,0.0054411474],"genre_scores_gemma":[0.46951392,0.00031941492,0.5257165,0.00022439155,0.00010927338,0.00008964869,0.00013081779,0.00014632744,0.003749809],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996648,0.000033133558,0.000014919232,0.000076842945,0.00018510065,0.000025246352],"domain_scores_gemma":[0.999613,0.00012580137,0.000060356473,0.00008097705,0.0001002167,0.00001968829],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031774954,0.0003464169,0.00026632927,0.0003125866,0.0002164456,0.00066971447,0.0006648613,0.00037716713,0.0014197269],"category_scores_gemma":[0.00089352607,0.00022561372,0.0001650176,0.00032226255,0.000278319,0.0005860419,0.0003256183,0.0004999778,0.00046698557],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012773435,0.000056560708,0.00048515215,0.000101831814,0.000025319723,0.00007677386,0.00007756122,0.0039085182,0.83553237,0.0059077092,0.0012022712,0.15249822],"study_design_scores_gemma":[0.00009179443,0.00034760885,0.0011414053,0.000020541689,0.000055283017,0.0004505797,0.000026640226,0.07454521,0.8970327,0.0020511465,0.024199422,0.000037736576],"about_ca_topic_score_codex":0.00035637832,"about_ca_topic_score_gemma":0.0008466033,"teacher_disagreement_score":0.0014197269,"about_ca_system_score_codex":0.0003581352,"about_ca_system_score_gemma":0.00028008918,"threshold_uncertainty_score":0.0047494173},"labels":[],"label_agreement":null},{"id":"W2104292291","doi":"10.1109/iscas.2007.378604","title":"Current-Mode Phase-Locked Loops with Low Supply Voltage Sensitivity","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; CMOS; Inductor; Capacitor; Electronic engineering; Inductance; Electrical engineering; Topology (electrical circuits); Computer science; Voltage; Phase noise; Engineering","score_opus":0.00798342494131778,"score_gpt":0.2703569343291593,"score_spread":0.26237350938784154,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104292291","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021005612,0.0008927423,0.96926886,0.00017000879,0.000112744216,0.000068731315,0.00004047339,0.0019685004,0.006472378],"genre_scores_gemma":[0.64272904,0.0011038485,0.34485483,0.00041955538,0.00037083836,0.00016758696,0.00018564079,0.00015870445,0.010009953],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99951196,0.000061019964,0.00002477365,0.00009386858,0.0002693113,0.000039136066],"domain_scores_gemma":[0.9996406,0.00013192497,0.000059016762,0.000041126692,0.00011361197,0.000013811604],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027035695,0.000398222,0.00030337952,0.00027312626,0.00022482008,0.0006718465,0.0008345287,0.00059944525,0.0020175714],"category_scores_gemma":[0.0010803537,0.00019967694,0.0002149111,0.00029145172,0.0002706125,0.00086298963,0.0003208634,0.00046155046,0.0012754027],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023194734,0.00011409126,0.0013606702,0.00046697608,0.00005369374,0.0002585685,0.00030093492,0.02538511,0.4855765,0.03697361,0.002174519,0.4471034],"study_design_scores_gemma":[0.00021939502,0.0011520262,0.001415834,0.00008668304,0.00010992795,0.0014916656,0.000052756888,0.43028495,0.43607894,0.0244567,0.10456672,0.000084366555],"about_ca_topic_score_codex":0.00022185023,"about_ca_topic_score_gemma":0.00031711825,"teacher_disagreement_score":0.0020175714,"about_ca_system_score_codex":0.00031124247,"about_ca_system_score_gemma":0.000287887,"threshold_uncertainty_score":0.0067493916},"labels":[],"label_agreement":null},{"id":"W2104515310","doi":"10.1109/newcas.2005.1496689","title":"A 6.25Gb/s pipelined half-rate decision feedback equalizer for high speed backplane data communications","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Computer science; Interleaving; CMOS; Equalizer; Intersymbol interference; Electronic engineering; Computer hardware; Real-time computing; Decoding methods; Telecommunications; Engineering","score_opus":0.08324616529265129,"score_gpt":0.3347999130133209,"score_spread":0.25155374772066963,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104515310","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20512374,0.0010874078,0.7832993,0.00046450985,0.0002943801,0.00015224745,0.00030607212,0.0036468874,0.0056254254],"genre_scores_gemma":[0.8072544,0.00031003053,0.18491116,0.00017097052,0.00007024953,0.00005436182,0.0002501803,0.000038810238,0.0069398135],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99981886,0.00003142944,0.000010981023,0.000038878195,0.00006333821,0.000036566842],"domain_scores_gemma":[0.9998597,0.00004442633,0.000018208968,0.000014659669,0.000053527398,0.0000094283805],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025463325,0.00033331022,0.00023606444,0.0002962476,0.0003284784,0.00037516182,0.0005648166,0.00042263456,0.0036128396],"category_scores_gemma":[0.00039640302,0.00018497037,0.00019832805,0.0002482017,0.00013434544,0.0005286905,0.00020776836,0.0003649872,0.0004394643],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009697361,0.000121408826,0.0025370123,0.00021087524,0.00008092555,0.00031640215,0.00014628186,0.0127379745,0.686225,0.0075966828,0.003605038,0.28545272],"study_design_scores_gemma":[0.00019332855,0.0015073237,0.0037287683,0.000052438078,0.00019462922,0.0014282021,0.000078392986,0.29646912,0.656519,0.0019237411,0.037844837,0.000060246875],"about_ca_topic_score_codex":0.0011993691,"about_ca_topic_score_gemma":0.0027496675,"teacher_disagreement_score":0.0036128396,"about_ca_system_score_codex":0.00041490875,"about_ca_system_score_gemma":0.00034068714,"threshold_uncertainty_score":0.012086153},"labels":[],"label_agreement":null},{"id":"W2104527807","doi":"10.1109/tcomm.2008.060347","title":"Performance Improvement of Non-Data-Aided Feedforward Symbol Timing Estimation Using the \"Better Than\" Raised-Cosine Pulse","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Communications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Raised-cosine filter; Pulse (music); Computer science; Trigonometric functions; Symbol (formal); Pulse shaping; Discrete cosine transform; Electronic engineering; Algorithm; Mathematics; Engineering; Telecommunications; Artificial intelligence; Physics; Bandwidth (computing); Power (physics)","score_opus":0.07818573419489822,"score_gpt":0.3004064761627917,"score_spread":0.2222207419678935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104527807","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36724347,0.0012179347,0.61661017,0.00058198994,0.00034988584,0.000066331006,0.00009912524,0.0024973622,0.011333718],"genre_scores_gemma":[0.94240725,0.00022367838,0.05541338,0.00012025164,0.000055963497,0.000017083896,0.00007464074,0.000027493643,0.001660303],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99918085,0.00024297566,0.000049623006,0.00013625645,0.00029554026,0.00009476414],"domain_scores_gemma":[0.99766797,0.001380245,0.00018404213,0.00023292277,0.00047951983,0.00005529173],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008775448,0.0004722135,0.00044461133,0.0003575643,0.00026748946,0.00061049865,0.00056826544,0.0007539877,0.0018176828],"category_scores_gemma":[0.0031778403,0.00020468247,0.00016883506,0.00032628735,0.0002508546,0.000623914,0.00047540886,0.00055979495,0.00038303027],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0038038027,0.0002814637,0.0042080637,0.00063886837,0.00016565721,0.0007955252,0.0005167067,0.090070315,0.4430078,0.012487929,0.0024634919,0.4415603],"study_design_scores_gemma":[0.00014376112,0.0013097029,0.0037347253,0.00006330628,0.00010408486,0.0011397201,0.000040941217,0.63107854,0.35734472,0.001463424,0.003511052,0.00006602925],"about_ca_topic_score_codex":0.0004567694,"about_ca_topic_score_gemma":0.0006003627,"teacher_disagreement_score":0.0018176828,"about_ca_system_score_codex":0.00023990725,"about_ca_system_score_gemma":0.0006508497,"threshold_uncertainty_score":0.0060807467},"labels":[],"label_agreement":null},{"id":"W2104639224","doi":"10.1109/tcsii.2002.806764","title":"Corrections to \"Analysis of a half-rate bang-bang phase-locked loop\"","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Physics; Loop (graph theory); Phase (matter); Mathematics; Quantum mechanics; Combinatorics","score_opus":0.02615747414705454,"score_gpt":0.2398937233015544,"score_spread":0.21373624915449985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104639224","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009428286,0.0056758476,0.6889293,0.023868332,0.1940702,0.0002856807,0.0010331592,0.005522378,0.07118683],"genre_scores_gemma":[0.19680382,0.0062106405,0.22395757,0.020401819,0.020113235,0.00036884376,0.0010977249,0.005713958,0.52533233],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992041,0.0001436153,0.00006267545,0.000093261006,0.00044604114,0.000050301045],"domain_scores_gemma":[0.99842036,0.0004744775,0.000096662654,0.00020502161,0.0007511518,0.000052371153],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006771781,0.001051116,0.00036939254,0.0009694887,0.0011207728,0.0012743694,0.0014902515,0.0013393448,0.03173745],"category_scores_gemma":[0.007210993,0.0003894052,0.0009351622,0.00048708043,0.0011818273,0.0014350004,0.0011484163,0.0024096097,0.011875829],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049312826,0.000041005216,0.00038291517,0.00081692147,0.00009306182,0.001354834,0.0005262988,0.007377413,0.021677129,0.49821776,0.35963905,0.10938046],"study_design_scores_gemma":[0.00004933414,0.00010018791,0.00070819864,0.00023897954,0.000066738714,0.0011445186,0.00012100134,0.049108688,0.029085046,0.17694494,0.7423392,0.000093175375],"about_ca_topic_score_codex":0.0033657888,"about_ca_topic_score_gemma":0.0032641618,"teacher_disagreement_score":0.03173745,"about_ca_system_score_codex":0.00090510794,"about_ca_system_score_gemma":0.00090167444,"threshold_uncertainty_score":0.10617232},"labels":[],"label_agreement":null},{"id":"W2104662540","doi":"10.1109/test.1997.639691","title":"On-chip measurement of the jitter transfer function of charge-pump phase-locked loops","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Transfer function; Phase-locked loop; Charge pump; Electronic engineering; Phase noise; Quantization (signal processing); Delta-sigma modulation; Chip; Computer science; Control theory (sociology); Physics; Electrical engineering; Engineering; Voltage; Algorithm; Telecommunications; CMOS","score_opus":0.03568497047591948,"score_gpt":0.21503759540148715,"score_spread":0.17935262492556767,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104662540","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.82757026,0.00041807516,0.16325265,0.00008974301,0.00017072086,0.0001288386,0.00043279052,0.0027030066,0.005233984],"genre_scores_gemma":[0.9644917,0.000113720336,0.032807,0.000060899372,0.000017425797,0.00006277718,0.0001297114,0.000090216556,0.0022264628],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995455,0.000067248904,0.00002064989,0.00009394266,0.00021380851,0.000058913534],"domain_scores_gemma":[0.99932325,0.0002462977,0.00008350604,0.00012784693,0.00017887604,0.000040235383],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037564247,0.0003368014,0.00036829038,0.00052097446,0.00024729982,0.00062530616,0.0006500222,0.000410922,0.0016781187],"category_scores_gemma":[0.0016231139,0.0001465939,0.0001056532,0.0003683562,0.00023412869,0.00040846813,0.00036576187,0.0003081923,0.00038892144],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033795348,0.00017332689,0.0029782823,0.00013135346,0.00003818938,0.00014539891,0.00014441827,0.0021029457,0.92351234,0.001132525,0.0006493362,0.06865387],"study_design_scores_gemma":[0.00002627165,0.00041270646,0.006145141,0.000010804509,0.00003457845,0.00026449375,0.000038262333,0.037002932,0.9537135,0.00027742216,0.0020494312,0.000024475754],"about_ca_topic_score_codex":0.0004855187,"about_ca_topic_score_gemma":0.0008934435,"teacher_disagreement_score":0.0016781187,"about_ca_system_score_codex":0.00028526515,"about_ca_system_score_gemma":0.00026131936,"threshold_uncertainty_score":0.0056138635},"labels":[],"label_agreement":null},{"id":"W2105014900","doi":"10.1109/iscas.2008.4541723","title":"An alias-locked loop frequency synthesis architecture","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Phase-locked loop; Alias; Frequency divider; Loop (graph theory); Aliasing; Computer science; CMOS; Delay-locked loop; Electronic engineering; Engineering; Filter (signal processing); Telecommunications; Jitter; Mathematics","score_opus":0.014286629951909775,"score_gpt":0.22232847276256776,"score_spread":0.208041842810658,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105014900","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03141426,0.00018553837,0.95534235,0.00016790155,0.00009286289,0.000057147856,0.000059409234,0.002056405,0.010624079],"genre_scores_gemma":[0.72847587,0.00032058265,0.2609349,0.00023881174,0.000087311186,0.00007952762,0.00011120584,0.0001047993,0.00964706],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99988246,0.000021315578,0.0000072159787,0.000027437798,0.000046236884,0.000015223231],"domain_scores_gemma":[0.99989307,0.000031334028,0.000014004185,0.00002031855,0.00003259995,0.000008767715],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015745262,0.00026425597,0.00020958473,0.00018072886,0.0002652288,0.0004421972,0.00042861028,0.00030982294,0.0031590145],"category_scores_gemma":[0.0003182613,0.00011235467,0.00019626478,0.00012260594,0.00021938536,0.0005319336,0.00022156759,0.00034271352,0.0006151728],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048276226,0.00016260568,0.0014100849,0.00035373156,0.00008694256,0.0003461073,0.0003302582,0.1068079,0.46403876,0.09287264,0.0027414886,0.33036667],"study_design_scores_gemma":[0.00012448287,0.0006833114,0.00041842548,0.000041854502,0.00010229843,0.00065054826,0.000041883693,0.685705,0.23719718,0.017438944,0.05755449,0.000041623352],"about_ca_topic_score_codex":0.000591152,"about_ca_topic_score_gemma":0.00076353346,"teacher_disagreement_score":0.0031590145,"about_ca_system_score_codex":0.0002647003,"about_ca_system_score_gemma":0.00035468108,"threshold_uncertainty_score":0.010567963},"labels":[],"label_agreement":null},{"id":"W2105073163","doi":"10.1109/rfic.2003.1213946","title":"A 1.8 V monolithic CMOS nested-loop frequency synthesizer for GSM receivers at 1.8 GHz","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Voltage-controlled oscillator; Phase noise; Frequency synthesizer; dBc; CMOS; Electrical engineering; Capacitor; Phase-locked loop; Frequency multiplier; Materials science; Electronic engineering; Engineering; Voltage","score_opus":0.015880429964556964,"score_gpt":0.22305101557400736,"score_spread":0.2071705856094504,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105073163","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.509211,0.0021768766,0.457629,0.0007700894,0.00028452944,0.00025482263,0.0005066286,0.012376086,0.016790982],"genre_scores_gemma":[0.823666,0.00028865947,0.16533361,0.00019364724,0.00009226942,0.00007123585,0.00023340857,0.00017532117,0.009945815],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972266,0.000032358384,0.000012275559,0.00007519319,0.00012752826,0.000030027446],"domain_scores_gemma":[0.9998062,0.00004749968,0.000049888215,0.000021838843,0.000055269218,0.000019167555],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021327315,0.0003085704,0.00032513068,0.00024846807,0.00024338179,0.00036707585,0.00086285686,0.00047991026,0.00286485],"category_scores_gemma":[0.0005554768,0.00021100977,0.00018830036,0.00014768024,0.0001459139,0.00046659852,0.00023245886,0.00042349924,0.001042609],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015860901,0.000037331494,0.00053124677,0.000079259255,0.000012569899,0.000143136,0.00009635373,0.0015445295,0.94307894,0.0012942575,0.00094683626,0.052076977],"study_design_scores_gemma":[0.00015792718,0.0019819778,0.0038628564,0.00003963893,0.00013913373,0.0024378153,0.000060385337,0.047096815,0.9034777,0.0009711789,0.039719943,0.000054602642],"about_ca_topic_score_codex":0.00039993494,"about_ca_topic_score_gemma":0.00092118216,"teacher_disagreement_score":0.00286485,"about_ca_system_score_codex":0.00035858087,"about_ca_system_score_gemma":0.00025227186,"threshold_uncertainty_score":0.009583831},"labels":[],"label_agreement":null},{"id":"W2106004160","doi":"10.1109/iscas.2000.858796","title":"Stability and transient behavior of Bode-type variable-amplitude digital equalizers with dynamic variable multiplier variations","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Multiplier (economics); Control theory (sociology); Amplitude; Mathematics; Transient (computer programming); BIBO stability; Bode plot; Stability (learning theory); Transient response; Variable (mathematics); Computer science; Transfer function; Nonlinear system; Engineering; Mathematical analysis; Physics","score_opus":0.017962969104411634,"score_gpt":0.2263435679831101,"score_spread":0.20838059887869845,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106004160","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42207953,0.0005069659,0.5678029,0.00016390104,0.000046987512,0.000040434097,0.000044493205,0.00040856272,0.008906266],"genre_scores_gemma":[0.9907967,0.00011535937,0.0076466864,0.00001592373,0.000007778434,0.000017401751,0.000018049923,0.000014048409,0.0013680217],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996393,0.00008151995,0.00001940389,0.00007370932,0.00014258664,0.00004336165],"domain_scores_gemma":[0.9990816,0.0005876454,0.00012489506,0.000066722845,0.00012678967,0.000012175865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005050693,0.00020748212,0.00020765608,0.00029857867,0.00022724738,0.000502927,0.0002566964,0.0004296164,0.0014301894],"category_scores_gemma":[0.0035346164,0.0001501635,0.00019426834,0.00021709646,0.0006029934,0.0005403872,0.00024752723,0.00031488854,0.00021024322],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011653764,0.000049563434,0.004278552,0.00030539182,0.00011756097,0.0006800855,0.0010768857,0.34052324,0.45680633,0.088570036,0.00049648946,0.10593046],"study_design_scores_gemma":[0.000034020766,0.0002560218,0.0022592961,0.000022490838,0.000032470118,0.00033262387,0.00006571804,0.83854836,0.1466753,0.0100181075,0.0017245654,0.000031129515],"about_ca_topic_score_codex":0.00028966166,"about_ca_topic_score_gemma":0.00020361617,"teacher_disagreement_score":0.0014301894,"about_ca_system_score_codex":0.00033728802,"about_ca_system_score_gemma":0.00013822074,"threshold_uncertainty_score":0.004784465},"labels":[],"label_agreement":null},{"id":"W2106028996","doi":"10.1109/iceee.2004.1433889","title":"High-speed serial I/O trends, standards and techniques","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Compensation (psychology); Swing; Serial communication; Cover (algebra); Electronic engineering; Interconnection; Embedded system; Telecommunications; Engineering","score_opus":0.006659432540222005,"score_gpt":0.24683525664523587,"score_spread":0.24017582410501387,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106028996","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0766232,0.051130436,0.5501679,0.00588272,0.0018766376,0.00026805766,0.000535884,0.0038081163,0.30970693],"genre_scores_gemma":[0.3878822,0.07081599,0.3748245,0.0022404185,0.0026030561,0.00032898714,0.0013370657,0.0004997069,0.15946816],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994702,0.000055508055,0.000053974363,0.000081792954,0.00028018962,0.000058357306],"domain_scores_gemma":[0.99954754,0.00008813465,0.000067954985,0.000065776476,0.0002016772,0.000028823828],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006544948,0.00044970194,0.0001648432,0.0011617773,0.0004747013,0.002637386,0.00065061,0.000642993,0.0064796503],"category_scores_gemma":[0.00084816077,0.00030124985,0.0001597082,0.001949315,0.00043213725,0.0019481148,0.0005000672,0.0010444381,0.0025192604],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022124482,0.00009883607,0.0028691462,0.0007709039,0.000016827926,0.00029437157,0.00063411676,0.0027019703,0.08546734,0.19078068,0.01745782,0.69868666],"study_design_scores_gemma":[0.000054461267,0.00055007916,0.0029296582,0.0005148386,0.00006050574,0.0032646204,0.0005121154,0.013346359,0.11072248,0.04061839,0.8273548,0.00007170927],"about_ca_topic_score_codex":0.00043671078,"about_ca_topic_score_gemma":0.00069805776,"teacher_disagreement_score":0.0064796503,"about_ca_system_score_codex":0.0006004431,"about_ca_system_score_gemma":0.0006452903,"threshold_uncertainty_score":0.0216766},"labels":[],"label_agreement":null},{"id":"W2107233725","doi":"10.1109/aps.1997.630230","title":"A Ka-band GaInP/GaAs HBT receiver","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Local Multipoint Distribution Service; Heterojunction bipolar transistor; Ka band; Gallium arsenide; Optoelectronics; Monolithic microwave integrated circuit; Materials science; Electrical engineering; Transistor; Telecommunications; Computer science; Engineering; Bipolar junction transistor; Voltage","score_opus":0.01940445241608634,"score_gpt":0.19692430787538448,"score_spread":0.17751985545929813,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107233725","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58563906,0.0017356271,0.34746367,0.0015230791,0.0006159021,0.00060007954,0.001068507,0.010273365,0.051080633],"genre_scores_gemma":[0.89582527,0.00042909975,0.073724836,0.00042907966,0.00018988416,0.00013468643,0.0003111468,0.000113414964,0.028842628],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997522,0.000019861756,0.000007696103,0.00006219761,0.00011610872,0.000041864045],"domain_scores_gemma":[0.9998234,0.000021743124,0.000022688673,0.000022888438,0.00007069405,0.00003869874],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016910315,0.00024522166,0.0003233107,0.00021832238,0.0004361159,0.00051847886,0.00056206883,0.00064181327,0.0032541938],"category_scores_gemma":[0.00030035822,0.00019060606,0.00018572464,0.00015789238,0.00018119128,0.0003481745,0.00020020407,0.00036193957,0.0021630637],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016036893,0.000050963317,0.0009109951,0.00009513087,0.000027322854,0.00051126175,0.00007962373,0.0012762464,0.9656118,0.002059598,0.00271277,0.02650395],"study_design_scores_gemma":[0.00013048897,0.0016011236,0.0066998294,0.000055867247,0.000114290044,0.0033571054,0.00005733966,0.023016904,0.9228627,0.0006680344,0.041370124,0.00006613792],"about_ca_topic_score_codex":0.0007131902,"about_ca_topic_score_gemma":0.0007171045,"teacher_disagreement_score":0.0032541938,"about_ca_system_score_codex":0.00032773142,"about_ca_system_score_gemma":0.00043352466,"threshold_uncertainty_score":0.010886371},"labels":[],"label_agreement":null},{"id":"W2107886524","doi":"10.1109/iscas.1999.780647","title":"A quadrature output voltage controlled ring oscillator based on three-stage sub-feedback loops","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"National Research Council Canada; Instituto de Telecomunicações; National Science Council","keywords":"Ring oscillator; Delay line oscillator; Topology (electrical circuits); Transconductance; Vackář oscillator; Feedback loop; Voltage; Variable-frequency oscillator; CMOS; Physics; Voltage-controlled oscillator; Control theory (sociology); Electrical engineering; Computer science; Transistor; Engineering; Optoelectronics","score_opus":0.012010463052440738,"score_gpt":0.21689325167703516,"score_spread":0.20488278862459441,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107886524","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2833925,0.0014969152,0.70336217,0.00022958773,0.00025688196,0.00013008874,0.00023337876,0.002167273,0.008731284],"genre_scores_gemma":[0.7945401,0.000431555,0.2000506,0.00013655661,0.00007919096,0.000054836877,0.00013765626,0.00006523191,0.004504214],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998872,0.00001468064,0.000006725525,0.000032650474,0.00004576223,0.000012964085],"domain_scores_gemma":[0.9998472,0.000043623797,0.000035967794,0.000018401272,0.000040417854,0.000014383872],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013770019,0.00020587684,0.00026407038,0.00018408448,0.00013830907,0.0002894505,0.00060833653,0.00027891056,0.0013145844],"category_scores_gemma":[0.0002497537,0.00013654213,0.00018615458,0.00021893567,0.00017444567,0.0003960727,0.00018247149,0.00021733918,0.00040088844],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014425478,0.000028112185,0.0007046765,0.00011774416,0.000019032472,0.00013816232,0.00006339845,0.002562631,0.9195507,0.0040332708,0.0005364236,0.07210157],"study_design_scores_gemma":[0.0002018895,0.002028091,0.0048457985,0.000041326486,0.00017651518,0.0027633142,0.000037991333,0.12976699,0.81368816,0.003141948,0.043237794,0.000070179616],"about_ca_topic_score_codex":0.00020899405,"about_ca_topic_score_gemma":0.0004172539,"teacher_disagreement_score":0.0013145844,"about_ca_system_score_codex":0.00011758066,"about_ca_system_score_gemma":0.00013698553,"threshold_uncertainty_score":0.0043976903},"labels":[],"label_agreement":null},{"id":"W2107974796","doi":"10.1109/iscas.2005.1465726","title":"Fully-Differential 13 Gbps Clock Recovery Circuit for OC-255 SONET Applications","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Synchronous optical networking; Varicap; Clock recovery; CMOS; Gigabit; Phase-locked loop; Electronic engineering; Clock rate; Power consumption; Electrical engineering; Low-power electronics; SerDes; Power (physics); Computer science; Jitter; Engineering; Clock signal; Physics; Telecommunications; Capacitance","score_opus":0.015246272148707765,"score_gpt":0.23176524525337222,"score_spread":0.21651897310466445,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107974796","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7231506,0.0015462346,0.25574836,0.00040547876,0.00018347085,0.00014905012,0.0005322511,0.006107821,0.012176735],"genre_scores_gemma":[0.9376108,0.00024813533,0.055594243,0.00017754568,0.000041793763,0.00003545773,0.0002734585,0.000087815824,0.005930738],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99991274,0.000010981811,0.0000057732495,0.000019661113,0.00003084402,0.000020065534],"domain_scores_gemma":[0.9998567,0.00004509054,0.000020546728,0.00001841275,0.00004719665,0.000012010236],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016444178,0.00019191086,0.00018895035,0.00019213074,0.00016859038,0.00033502898,0.0005610834,0.00021686805,0.0057475073],"category_scores_gemma":[0.00037674775,0.0001235778,0.0001065173,0.00020206432,0.00012730327,0.00039104666,0.00015104092,0.00021416222,0.00067420723],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040613185,0.000043267464,0.0008786065,0.00011630903,0.000018291634,0.00014389926,0.000066767534,0.001216216,0.88009024,0.001927041,0.0015359111,0.11355743],"study_design_scores_gemma":[0.00018080695,0.0010667021,0.0061177234,0.000040853043,0.0001114135,0.0013975705,0.00007342846,0.043101322,0.930302,0.00079821015,0.016770644,0.00003934903],"about_ca_topic_score_codex":0.00044237514,"about_ca_topic_score_gemma":0.0015709178,"teacher_disagreement_score":0.0057475073,"about_ca_system_score_codex":0.00025217494,"about_ca_system_score_gemma":0.00035852464,"threshold_uncertainty_score":0.019227266},"labels":[],"label_agreement":null},{"id":"W2109017402","doi":"10.1109/cicc.1995.518196","title":"Inductorless oscillator design for personal communications devices-a 1.2 μm CMOS process case study","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Industry Canada; CMC Microsystems","keywords":"Phase noise; Voltage-controlled oscillator; dBc; CMOS; Digitally controlled oscillator; Electrical engineering; Ring oscillator; Electronic engineering; Frequency synthesizer; Frequency offset; Dissipation; Offset (computer science); Phase-locked loop; Computer science; Engineering; Delay line oscillator; Physics; Voltage","score_opus":0.14547096244325086,"score_gpt":0.33076512962940346,"score_spread":0.1852941671861526,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109017402","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11494963,0.004808566,0.8477282,0.0008463036,0.00019701189,0.00035683706,0.0002105708,0.0017115842,0.02919129],"genre_scores_gemma":[0.7407515,0.0018438047,0.23538467,0.00024390222,0.00014217928,0.00016559834,0.00014122766,0.00010380882,0.021223297],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998149,0.000044026452,0.000011717696,0.00003626435,0.00006898488,0.000024130579],"domain_scores_gemma":[0.99986815,0.0000406603,0.000027812821,0.00001501941,0.000040559484,0.000007842663],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015360356,0.00033182956,0.00018436201,0.00014993074,0.00018901468,0.0005669554,0.0005729648,0.0004928972,0.0031989035],"category_scores_gemma":[0.0004942474,0.00010863254,0.000193546,0.00018521037,0.000102266786,0.0003862747,0.00013174517,0.00021470136,0.0006106537],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017197694,0.000094090465,0.0018206242,0.0009454362,0.000072634844,0.0017242493,0.00028094216,0.055628214,0.58135545,0.036460973,0.005354798,0.31609058],"study_design_scores_gemma":[0.00022639634,0.0030285025,0.003972955,0.00017953682,0.00028504178,0.009401821,0.0002494241,0.32712674,0.4382106,0.015132837,0.20211425,0.00007180393],"about_ca_topic_score_codex":0.0004568001,"about_ca_topic_score_gemma":0.0011192092,"teacher_disagreement_score":0.0031989035,"about_ca_system_score_codex":0.00032258654,"about_ca_system_score_gemma":0.00035732304,"threshold_uncertainty_score":0.010701358},"labels":[],"label_agreement":null},{"id":"W2109052776","doi":"10.1109/rfic.2008.4561419","title":"A 38-Gb/s 2-tap transversal equalizer in 0.13-&amp;#x03BC;m CMOS using a microstrip delay element","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Equalizer; Transversal (combinatorics); CMOS; Microstrip; Electronic engineering; Physics; Computer science; Telecommunications; Engineering; Mathematics; Channel (broadcasting); Mathematical analysis","score_opus":0.055394234236134904,"score_gpt":0.2755960103845386,"score_spread":0.22020177614840372,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109052776","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.51438963,0.0014756704,0.46650198,0.0004633201,0.00035649483,0.00023837519,0.00032881298,0.003292592,0.012953118],"genre_scores_gemma":[0.6372809,0.000532612,0.3424222,0.0002712182,0.00014139783,0.0001014621,0.0003587945,0.000118440585,0.018772978],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971527,0.00002097118,0.000014684779,0.00010235056,0.00008796947,0.0000587301],"domain_scores_gemma":[0.99986017,0.00004268816,0.00002512484,0.000018891322,0.00003871323,0.000014319867],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021101299,0.0004395093,0.00030227864,0.00028644578,0.00025596665,0.00069063593,0.00055737037,0.0005534094,0.0028149195],"category_scores_gemma":[0.00030007947,0.00030418436,0.00023459637,0.00028777448,0.00016551968,0.00082001835,0.0003082784,0.00041388525,0.0008699301],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022462335,0.00004813976,0.00044168683,0.000049176477,0.000028417278,0.00018158177,0.00007173775,0.0010783318,0.9503909,0.0017944677,0.00051939103,0.04517153],"study_design_scores_gemma":[0.00008748026,0.0006360838,0.001962487,0.000018005596,0.000074534815,0.0011042296,0.00004088442,0.02677435,0.94990456,0.00032932317,0.019027295,0.000040756808],"about_ca_topic_score_codex":0.0012051401,"about_ca_topic_score_gemma":0.0044757784,"teacher_disagreement_score":0.0028149195,"about_ca_system_score_codex":0.00050648046,"about_ca_system_score_gemma":0.00055286713,"threshold_uncertainty_score":0.009416819},"labels":[],"label_agreement":null},{"id":"W2109097420","doi":"10.1109/iscas.2007.378078","title":"CMOS Current-controlled Oscillators","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Duty cycle; Electronic circuit; CMOS; Waveform; Electronic engineering; Voltage; Electrical engineering; Power (physics); Dissipation; Ring oscillator; Computer science; Engineering; Physics","score_opus":0.008549453441153935,"score_gpt":0.2503125366667312,"score_spread":0.24176308322557727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109097420","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06885925,0.012281105,0.85804737,0.00065498566,0.00088249147,0.00030347164,0.0002176881,0.0019393679,0.05681438],"genre_scores_gemma":[0.7012373,0.0048398036,0.27512506,0.0005122949,0.0004845297,0.00020107352,0.00019173365,0.000087755936,0.017320493],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99972636,0.000021459135,0.000018540735,0.000086226086,0.00011995775,0.000027337248],"domain_scores_gemma":[0.99985003,0.000029370563,0.000032167365,0.000012678999,0.000063795706,0.000011929575],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017974294,0.00030035994,0.0002160219,0.00026484064,0.0002216741,0.00059964275,0.0009174057,0.00034224955,0.0022840665],"category_scores_gemma":[0.00046128102,0.00014918034,0.00016677183,0.00022801351,0.00026355448,0.0007187113,0.00026859497,0.00032434711,0.00082328334],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025570818,0.00008397315,0.000797241,0.00076014386,0.00003662674,0.00021309176,0.0002799946,0.010915892,0.6028039,0.09512448,0.0038003551,0.28492862],"study_design_scores_gemma":[0.00020680763,0.0013114365,0.001658813,0.00018958832,0.00013941848,0.0017339215,0.00009152665,0.09051385,0.6305432,0.018759225,0.25474992,0.00010223018],"about_ca_topic_score_codex":0.00017006122,"about_ca_topic_score_gemma":0.00027250955,"teacher_disagreement_score":0.0022840665,"about_ca_system_score_codex":0.00045693657,"about_ca_system_score_gemma":0.0002694848,"threshold_uncertainty_score":0.0076410174},"labels":[],"label_agreement":null},{"id":"W2109120677","doi":"10.1109/bmas.2005.1518197","title":"A multiple-rotating-clock-phase architecture for digital data recovery circuits using verilog-A","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Verilog; Computer science; Oversampling; Computer hardware; Phase-locked loop; Cadence; Electronic engineering; Field-programmable gate array; Engineering; Telecommunications; Bandwidth (computing)","score_opus":0.056844749387067725,"score_gpt":0.3091314966072599,"score_spread":0.2522867472201922,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109120677","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00574238,0.00032240257,0.9852071,0.00013573171,0.000085389,0.00014290695,0.00013285657,0.0051992214,0.0030319707],"genre_scores_gemma":[0.21116355,0.00060077454,0.78427815,0.00021858423,0.000086230364,0.00034471738,0.0003736899,0.00035056454,0.0025836576],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99908173,0.0003419566,0.000119572,0.000090342946,0.0003179177,0.00004851197],"domain_scores_gemma":[0.9987663,0.0006474514,0.000116397794,0.00024024292,0.00021023599,0.000019282617],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001373779,0.000503588,0.00024041926,0.0006482571,0.0003035554,0.0008921887,0.001053645,0.0004548036,0.0040379604],"category_scores_gemma":[0.002723866,0.0002991029,0.00038131626,0.00030973222,0.00043047196,0.001206099,0.0003592743,0.0010802565,0.0012041121],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006545178,0.00029079276,0.0010610253,0.0015961953,0.00010027194,0.0006369422,0.00047060222,0.08732846,0.14435199,0.14689106,0.011436159,0.605182],"study_design_scores_gemma":[0.00039516386,0.0012572674,0.0005592237,0.00036982843,0.00015988477,0.0013268706,0.000046267836,0.69126976,0.15906395,0.034652855,0.110777155,0.000121834535],"about_ca_topic_score_codex":0.0007874314,"about_ca_topic_score_gemma":0.0009865274,"teacher_disagreement_score":0.0040379604,"about_ca_system_score_codex":0.00046690748,"about_ca_system_score_gemma":0.000847592,"threshold_uncertainty_score":0.01350826},"labels":[],"label_agreement":null},{"id":"W2110232381","doi":"10.1109/iscas.2005.1464827","title":"Decision Feedback Equalization for High-speed Backplane Data Communications","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Backplane; Multiplexer; Gigabit; Equalization (audio); Computer science; CMOS; Electronic engineering; Amplifier; Power consumption; Intersymbol interference; Feedback loop; Electrical engineering; Power (physics); Computer hardware; Engineering; Telecommunications; Channel (broadcasting); Multiplexing; Physics","score_opus":0.08279105325502772,"score_gpt":0.3345321990100119,"score_spread":0.2517411457549842,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110232381","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21680322,0.0020885777,0.76800686,0.00050488784,0.00030542497,0.000069844624,0.00026754796,0.0027588664,0.0091947615],"genre_scores_gemma":[0.8932965,0.00047645645,0.09730294,0.0001376976,0.00007683163,0.000028776276,0.0001583654,0.000032429965,0.008490111],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99989367,0.000025354328,0.0000046729438,0.000015874808,0.00004173908,0.00001866803],"domain_scores_gemma":[0.9998982,0.000045962355,0.000012448221,0.000006899164,0.00003300327,0.0000035267774],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000117900876,0.00023514345,0.0001131407,0.0001697118,0.00020760836,0.00027178743,0.000266902,0.0002973744,0.0036689688],"category_scores_gemma":[0.00033869484,0.00012389944,0.00009345875,0.00017803602,0.00009586134,0.00032012182,0.00016192133,0.00019953267,0.000500179],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008672057,0.00010150139,0.0014101161,0.0002744045,0.0000540996,0.0002838255,0.00013061095,0.059051443,0.56044465,0.010482208,0.0049355943,0.36196432],"study_design_scores_gemma":[0.00014402182,0.00065465644,0.0025089877,0.000043795673,0.00007938809,0.0005588669,0.000049372797,0.57090443,0.39118832,0.0061508026,0.027677378,0.000039983308],"about_ca_topic_score_codex":0.00075732433,"about_ca_topic_score_gemma":0.0020460365,"teacher_disagreement_score":0.0036689688,"about_ca_system_score_codex":0.0002823564,"about_ca_system_score_gemma":0.00022072566,"threshold_uncertainty_score":0.012273908},"labels":[],"label_agreement":null},{"id":"W2110432129","doi":"10.1109/iembs.1995.579880","title":"A novel CMOS digital clock and data decoder for implanted systems","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Jitter; CMOS; Computer science; Electronic engineering; Computer hardware; Embedded system; Engineering","score_opus":0.06962635133576339,"score_gpt":0.26568574661628735,"score_spread":0.19605939528052396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110432129","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03506303,0.0068742502,0.9356964,0.00076117105,0.0011384242,0.00031039017,0.00063139957,0.0044939322,0.015030997],"genre_scores_gemma":[0.30754504,0.0032193935,0.6545273,0.0013381264,0.00062376517,0.00026288544,0.00087949727,0.00027004848,0.03133389],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997615,0.0000235805,0.000019313025,0.000047846766,0.00012705091,0.000020733965],"domain_scores_gemma":[0.9997317,0.00005227975,0.000040285395,0.000023533741,0.00012324037,0.000028996676],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016475034,0.00047598247,0.00034230162,0.00042968232,0.00033385245,0.00078173325,0.00081468764,0.00059878285,0.003789288],"category_scores_gemma":[0.00051002135,0.00022272003,0.00022416575,0.000326153,0.00020511502,0.00068704796,0.00045581404,0.00049957435,0.0015640105],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003357148,0.000049397004,0.0008426892,0.0007000936,0.00004461243,0.00045537797,0.00010338047,0.0026362159,0.7247089,0.015103253,0.008026961,0.24699347],"study_design_scores_gemma":[0.00014602214,0.000888399,0.00116097,0.000113456765,0.00015734645,0.0050355378,0.000048050882,0.059149075,0.6550476,0.0024242722,0.275755,0.00007430578],"about_ca_topic_score_codex":0.0003074038,"about_ca_topic_score_gemma":0.00072699756,"teacher_disagreement_score":0.003789288,"about_ca_system_score_codex":0.00042502457,"about_ca_system_score_gemma":0.00076216104,"threshold_uncertainty_score":0.012676418},"labels":[],"label_agreement":null},{"id":"W2110586254","doi":"10.1109/ccece.2004.1345340","title":"An overview of high-speed serial I/O trends, techniques and standards","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Transceiver; Serial communication; Swing; Interconnection; Electronic engineering; Computer architecture; Embedded system; Computer hardware; Telecommunications; Engineering; Wireless","score_opus":0.022827110054606265,"score_gpt":0.309831455711425,"score_spread":0.28700434565681876,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110586254","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024907403,0.24938093,0.42576414,0.003172865,0.003604784,0.00029397686,0.00061621494,0.0027963368,0.28946337],"genre_scores_gemma":[0.12154341,0.36145598,0.29748183,0.0026828405,0.0041681915,0.00033023302,0.0019786998,0.00052791624,0.20983088],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9996847,0.000029409763,0.000030304924,0.000036823327,0.00019298111,0.000025861396],"domain_scores_gemma":[0.9997352,0.00006125366,0.000034288107,0.00002342158,0.00012751186,0.000018319735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034005486,0.0004922002,0.00020051603,0.0012403227,0.0004063106,0.0017676069,0.00042940592,0.00065783545,0.008257368],"category_scores_gemma":[0.00057316874,0.0002846007,0.00019654137,0.0019666287,0.00019016856,0.0016294299,0.00035111728,0.00079450133,0.004314903],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014555473,0.000090008514,0.0014568245,0.001706548,0.00002994294,0.0002690019,0.00020515668,0.0031718838,0.040803935,0.066125385,0.03683652,0.84915924],"study_design_scores_gemma":[0.000014378087,0.00024625118,0.0011564174,0.00039254595,0.000034820816,0.0013356168,0.00012430087,0.0052979053,0.012658095,0.012540845,0.96616924,0.000029626142],"about_ca_topic_score_codex":0.00047572434,"about_ca_topic_score_gemma":0.00089828164,"teacher_disagreement_score":0.008257368,"about_ca_system_score_codex":0.00038221484,"about_ca_system_score_gemma":0.00061770115,"threshold_uncertainty_score":0.027623594},"labels":[],"label_agreement":null},{"id":"W2110887618","doi":"","title":"A 10&#8211;Gb/s clock recovery circuit with linear phase detector and coupled two&#8211;stage ring oscillator","year":2002,"lang":"en","type":"article","venue":"European Solid-State Circuits Conference","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Ring oscillator; Phase detector; CMOS; Electrical engineering; Phase-locked loop; Clock skew; Clock recovery; Detector; Electronic engineering; Synchronous circuit; Physics; Voltage; Clock signal; Engineering","score_opus":0.0407631133004356,"score_gpt":0.249001820077578,"score_spread":0.2082387067771424,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110887618","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5278776,0.0016512354,0.4476208,0.00076674065,0.00046247346,0.00076697546,0.0004187314,0.0056191576,0.014816224],"genre_scores_gemma":[0.7319749,0.00045868976,0.24892348,0.0003878734,0.000088023546,0.00019259931,0.00026070097,0.0001325152,0.017581243],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999542,0.000032586202,0.000023151148,0.00012314135,0.00020689824,0.00007227979],"domain_scores_gemma":[0.99970394,0.00007945509,0.000053642565,0.000050209375,0.0000757891,0.00003689515],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000310932,0.00028282087,0.0002521509,0.0003620036,0.0002588409,0.00052437687,0.0014040038,0.00067351625,0.004363018],"category_scores_gemma":[0.00052577327,0.00046351552,0.00027435212,0.00024821472,0.0002910219,0.00058664434,0.00031287433,0.000457054,0.0011143289],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025839196,0.00011451005,0.0005813969,0.0002029204,0.00003080612,0.00024961348,0.00009144019,0.0022235876,0.93270385,0.0035002867,0.0010075929,0.059035484],"study_design_scores_gemma":[0.0001502492,0.0009923013,0.0019674753,0.000028706778,0.00009551048,0.0012672265,0.000029472021,0.03267537,0.93765223,0.00029536893,0.024787134,0.00005903583],"about_ca_topic_score_codex":0.0012061249,"about_ca_topic_score_gemma":0.001961122,"teacher_disagreement_score":0.004363018,"about_ca_system_score_codex":0.0006047768,"about_ca_system_score_gemma":0.00092732447,"threshold_uncertainty_score":0.014595807},"labels":[],"label_agreement":null},{"id":"W2111127155","doi":"10.1109/spawc.1999.783035","title":"Low phase noise programmable clock generators for wireless modems","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Phase-locked loop; Phase noise; Clock generator; Computer science; Voltage-controlled oscillator; Electronic engineering; Noise (video); DPLL algorithm; Digital clock manager; Clock domain crossing; Electrical engineering; Clock signal; Computer hardware; Embedded system; Engineering; Telecommunications; Jitter; Synchronous circuit","score_opus":0.014777091710504387,"score_gpt":0.26087484335551236,"score_spread":0.24609775164500797,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111127155","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.084629215,0.0032107201,0.89892703,0.0004227935,0.0002002246,0.00011126432,0.000098035285,0.0015157157,0.010885022],"genre_scores_gemma":[0.8304937,0.0018886736,0.15203205,0.00021727796,0.00024210967,0.00008284107,0.00012471894,0.0002054037,0.014713362],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995902,0.00008374411,0.0000115696375,0.000055140306,0.00023503017,0.000024343095],"domain_scores_gemma":[0.99930525,0.000373193,0.00010137609,0.00005006387,0.00015037441,0.000019828145],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029626003,0.0003624693,0.00030697798,0.00052952516,0.00028154696,0.0008858244,0.00043671473,0.00056974764,0.0025606456],"category_scores_gemma":[0.0015049767,0.00023163915,0.0001699001,0.00038225073,0.0003008337,0.0006121236,0.00022014788,0.00058955397,0.000796185],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043591004,0.00007287849,0.0019231006,0.00041057222,0.00003922347,0.00036469544,0.00016865034,0.020828627,0.69312066,0.057976782,0.0022048352,0.222454],"study_design_scores_gemma":[0.00012372431,0.0021477828,0.0026833182,0.00018036907,0.000120906196,0.0020380812,0.000059870377,0.2981415,0.6012352,0.020183202,0.07298124,0.000104793085],"about_ca_topic_score_codex":0.00020844917,"about_ca_topic_score_gemma":0.0003506383,"teacher_disagreement_score":0.0025606456,"about_ca_system_score_codex":0.00046274826,"about_ca_system_score_gemma":0.00029797637,"threshold_uncertainty_score":0.008566201},"labels":[],"label_agreement":null},{"id":"W2111897168","doi":"10.1109/iscas.2008.4541774","title":"Inter-signal timing skew compensation of parallel links with voltage-mode incremental signaling","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Skew; Clock skew; SIGNAL (programming language); Computer science; Compensation (psychology); Comparator; Sampling (signal processing); Electronic engineering; Block (permutation group theory); Voltage; CMOS; Clock signal; Jitter; Electrical engineering; Engineering; Telecommunications; Mathematics","score_opus":0.027131453124568848,"score_gpt":0.24869200259455446,"score_spread":0.2215605494699856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111897168","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54857224,0.0005811212,0.4461483,0.000113488284,0.00009823474,0.0000710619,0.00004570218,0.0011862477,0.0031836317],"genre_scores_gemma":[0.9120825,0.0001622304,0.08618108,0.000036341557,0.000043753214,0.000021374575,0.00004972146,0.00003169356,0.001391375],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968624,0.000042585834,0.000026606363,0.000057525955,0.0001488626,0.000038190665],"domain_scores_gemma":[0.99916923,0.00017143732,0.00028735548,0.00014158174,0.00019923714,0.000031106512],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030030956,0.00037320386,0.00017820792,0.0005616214,0.00027152535,0.00048676506,0.0007969665,0.00027054286,0.0009854072],"category_scores_gemma":[0.0012891466,0.00016318874,0.00013261763,0.00046533768,0.00017393228,0.00061683456,0.00036294298,0.00030148542,0.00021209274],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005126212,0.00012970743,0.0039556217,0.0001374176,0.00003794401,0.00017167488,0.0001269834,0.0211763,0.60141623,0.003884477,0.00046355074,0.36798745],"study_design_scores_gemma":[0.00006295364,0.0009343714,0.002549,0.000026889846,0.000079818834,0.00091034605,0.000052156116,0.17493391,0.8104273,0.00176809,0.0082106795,0.000044401346],"about_ca_topic_score_codex":0.00037536165,"about_ca_topic_score_gemma":0.0008493731,"teacher_disagreement_score":0.0009854072,"about_ca_system_score_codex":0.0002881951,"about_ca_system_score_gemma":0.0004567892,"threshold_uncertainty_score":0.003296554},"labels":[],"label_agreement":null},{"id":"W2112074917","doi":"10.1109/tcsi.2005.853902","title":"Feedforward symbol timing recovery technique using two samples per symbol","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Algorithm; Phase-shift keying; Symbol rate; Feed forward; Quadrature (astronomy); Computer science; Kalman filter; Clock recovery; Mathematics; Electronic engineering; Bit error rate; Decoding methods; Telecommunications; Engineering; Artificial intelligence","score_opus":0.03146547427327808,"score_gpt":0.2724089489576354,"score_spread":0.2409434746843573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112074917","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010965684,0.00025627066,0.9870473,0.00006284623,0.000091111855,0.000031666474,0.00002467519,0.0007457521,0.0007747023],"genre_scores_gemma":[0.2743243,0.00039731833,0.7198714,0.00016133096,0.00015793873,0.00007122156,0.00015580613,0.00006105473,0.0047996156],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99953985,0.00006466229,0.000030402307,0.00006731134,0.00026732797,0.000030470721],"domain_scores_gemma":[0.9993075,0.0002434537,0.00011847923,0.00014519038,0.00016208112,0.000023151544],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054827903,0.00044576157,0.00048729964,0.0005413585,0.00029691178,0.00039639187,0.00092062063,0.00060198654,0.0019547513],"category_scores_gemma":[0.0014910372,0.0002579346,0.00032001044,0.0003660366,0.0002499276,0.00091308996,0.0004856787,0.0008428029,0.00072151324],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00062726566,0.0001441949,0.0010002253,0.00036893692,0.0000658,0.00027789574,0.00022144479,0.025765883,0.24554804,0.011003319,0.0018345705,0.71314234],"study_design_scores_gemma":[0.00014761508,0.0012348949,0.0026256049,0.0001295509,0.00014480206,0.0018385287,0.000049437123,0.58298475,0.3757931,0.004924714,0.029979339,0.00014767068],"about_ca_topic_score_codex":0.0004752394,"about_ca_topic_score_gemma":0.0009838912,"teacher_disagreement_score":0.0019547513,"about_ca_system_score_codex":0.0002857633,"about_ca_system_score_gemma":0.00056653,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2112584642","doi":"10.1109/icccas.2009.5250494","title":"Transmitter equalizer optimization for 10-Gb/s data transmission through lossy backplane","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Transmitter; Lossy compression; Equalizer; Finite impulse response; Computer science; Electronic engineering; Intersymbol interference; Data transmission; Impulse (physics); Transmission (telecommunications); Impulse response; Filter (signal processing); Channel (broadcasting); Engineering; Telecommunications; Computer hardware; Physics; Mathematics","score_opus":0.05904042874886923,"score_gpt":0.3085662010407315,"score_spread":0.2495257722918623,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112584642","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17974982,0.00041957013,0.81498903,0.00012407001,0.000021798805,0.00004114233,0.000051771298,0.00023990708,0.0043629557],"genre_scores_gemma":[0.75974894,0.00054576644,0.23233919,0.000035981204,0.000035403576,0.00006907399,0.00009654136,0.00010826956,0.007020915],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999845,0.000032465905,0.0000052019063,0.000019678633,0.000070470014,0.000027123408],"domain_scores_gemma":[0.99986804,0.00006778574,0.000026580234,0.0000072220564,0.000026001251,0.0000044253734],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025415447,0.00046552447,0.00033433567,0.0001841524,0.00022070397,0.00047912548,0.00021812743,0.00026084093,0.0018235355],"category_scores_gemma":[0.0004550315,0.00022413817,0.0002792317,0.0002580379,0.0002396743,0.0004147328,0.0002450688,0.0002984398,0.00028187197],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002834499,0.000049414473,0.0009724342,0.00017891134,0.000083091516,0.000104678926,0.00013702518,0.7607679,0.16643766,0.01027038,0.00066753716,0.060047567],"study_design_scores_gemma":[0.000030725558,0.00011661901,0.00045292376,0.000010611605,0.00003567063,0.00005442479,0.000033991677,0.93003494,0.06681832,0.0006974113,0.0017013946,0.000013011248],"about_ca_topic_score_codex":0.0013265338,"about_ca_topic_score_gemma":0.0026751666,"teacher_disagreement_score":0.0018235355,"about_ca_system_score_codex":0.0004929514,"about_ca_system_score_gemma":0.0005292282,"threshold_uncertainty_score":0.0061003566},"labels":[],"label_agreement":null},{"id":"W2112619306","doi":"10.1109/smelec.2002.1217779","title":"A novel low-power high-speed programmable dual modulus divider for PLL-based frequency synthesizer","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Blackberry (Canada)","funders":"","keywords":"Frequency divider; Phase-locked loop; Frequency synthesizer; CMOS; Electronic engineering; Electrical engineering; Power (physics); Electronic circuit; Computer science; Engineering; Jitter; Physics","score_opus":0.012758970533638864,"score_gpt":0.2251001187967914,"score_spread":0.21234114826315253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112619306","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2866803,0.002420301,0.68499154,0.00057154876,0.00038984488,0.00019937287,0.00028864556,0.0053657745,0.019092578],"genre_scores_gemma":[0.78513634,0.00043281916,0.2034888,0.00019414542,0.00015879619,0.00007613336,0.00019158132,0.00010346121,0.010217914],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99984145,0.000019972047,0.000008968987,0.000044163535,0.00006715088,0.000018349452],"domain_scores_gemma":[0.99988794,0.00002380624,0.0000302636,0.000015991232,0.000030683597,0.000011346275],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000092795744,0.00029683395,0.00026553342,0.00023567067,0.0002631728,0.0005097623,0.00076093595,0.0003023014,0.003253535],"category_scores_gemma":[0.00020713302,0.00017262388,0.00016921089,0.00023672641,0.00015967744,0.00056099973,0.0002486854,0.00031808324,0.0008235835],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018842751,0.000039311366,0.00046068846,0.00017789246,0.000023529743,0.00024178886,0.00006304396,0.0017666564,0.8834235,0.004279212,0.0016959738,0.10764001],"study_design_scores_gemma":[0.00018560616,0.0018731842,0.0023775075,0.000038191112,0.00013164285,0.0030432502,0.00005527441,0.058844887,0.8658268,0.0017255078,0.065842286,0.000055906654],"about_ca_topic_score_codex":0.00018586175,"about_ca_topic_score_gemma":0.0005122359,"teacher_disagreement_score":0.003253535,"about_ca_system_score_codex":0.00025299544,"about_ca_system_score_gemma":0.000207828,"threshold_uncertainty_score":0.010884225},"labels":[],"label_agreement":null},{"id":"W2112640253","doi":"10.1109/norchp.2009.5397815","title":"A 2&amp;#x2013;5 Gb/s fully differential 3X oversampling CDR for high-speed serial data link","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Oversampling; Clock recovery; Baud; Computer science; Data recovery; CMOS; Voltage-controlled oscillator; Serial communication; Computer hardware; Electronic engineering; Electrical engineering; Engineering; Telecommunications; Clock signal; Voltage; Transmission (telecommunications)","score_opus":0.055355658002708655,"score_gpt":0.29172327512374285,"score_spread":0.2363676171210342,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112640253","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2868313,0.0021382337,0.6740333,0.0005969567,0.0005475293,0.00030659733,0.0006797827,0.007558921,0.0273074],"genre_scores_gemma":[0.79518133,0.00069117773,0.18411535,0.00059720746,0.00012682225,0.000085020045,0.00058334786,0.00011701857,0.018502766],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972683,0.00003753182,0.000015500269,0.00004983732,0.00013194756,0.00003835662],"domain_scores_gemma":[0.9997186,0.000037828973,0.000041645064,0.00003692311,0.00014457403,0.000020435811],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027185533,0.00021656882,0.00021860818,0.00028152336,0.0003105587,0.0005985464,0.00060707383,0.00050277717,0.0043746163],"category_scores_gemma":[0.00037570673,0.00014335114,0.0003132985,0.0003001982,0.000115145085,0.0005243514,0.00017428026,0.00029180152,0.0010703233],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004778727,0.00011464478,0.0016686484,0.00030732338,0.0000771818,0.00054371136,0.00023916183,0.00840805,0.7540628,0.008839551,0.006486221,0.21877483],"study_design_scores_gemma":[0.00022202771,0.0030679898,0.009429746,0.00011314777,0.00025513166,0.0053545563,0.00012594169,0.17525628,0.66700053,0.0020355678,0.13702518,0.00011395246],"about_ca_topic_score_codex":0.0010053929,"about_ca_topic_score_gemma":0.0018477988,"teacher_disagreement_score":0.0043746163,"about_ca_system_score_codex":0.00041456186,"about_ca_system_score_gemma":0.00059955503,"threshold_uncertainty_score":0.01463455},"labels":[],"label_agreement":null},{"id":"W2112835616","doi":"10.1109/iwsoc.2005.3","title":"A 2.3GHz CMOS transimpedance preamplifier for optical communication","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Transimpedance amplifier; Preamplifier; CMOS; Cascode; Electrical engineering; Bandwidth (computing); Physics; Output impedance; Voltage; Electronic engineering; Computer science; Engineering; Operational amplifier; Amplifier; Telecommunications","score_opus":0.01602742990370808,"score_gpt":0.2612579500858193,"score_spread":0.24523052018211122,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112835616","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19266565,0.0019285348,0.7609352,0.0016212008,0.00060654274,0.0004567043,0.0007545977,0.010825005,0.03020658],"genre_scores_gemma":[0.71863455,0.00060102076,0.2562416,0.0008645327,0.00019817226,0.00020764631,0.0004712688,0.00022827636,0.02255298],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996699,0.000032867978,0.000011417321,0.00006771009,0.00017441716,0.00004358504],"domain_scores_gemma":[0.99974555,0.000056022473,0.000028141565,0.000023444441,0.00011928629,0.000027502307],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001826144,0.0004022027,0.00034756146,0.0003516469,0.00046986988,0.00043753727,0.0007991482,0.00070374977,0.004824595],"category_scores_gemma":[0.00047706784,0.00027231788,0.00026926983,0.00042187178,0.00021593996,0.00044081925,0.00023271923,0.0007363068,0.002019553],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000158547,0.000044493034,0.0009935538,0.000100789766,0.000026149344,0.00040096312,0.000098529454,0.000961601,0.93875927,0.0028608742,0.0031537623,0.05244141],"study_design_scores_gemma":[0.00006821062,0.0012219195,0.004371535,0.00004680814,0.00010046536,0.004129933,0.0000935303,0.03435395,0.8952721,0.0010537498,0.059230026,0.00005785676],"about_ca_topic_score_codex":0.0008960885,"about_ca_topic_score_gemma":0.0021675413,"teacher_disagreement_score":0.004824595,"about_ca_system_score_codex":0.000522477,"about_ca_system_score_gemma":0.0005933411,"threshold_uncertainty_score":0.016139925},"labels":[],"label_agreement":null},{"id":"W2112962774","doi":"10.1109/tvlsi.2008.2001138","title":"A Robust 4-PAM Signaling Scheme for Inter-Chip Links Using Coding in Space","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Chip; Bit error rate; Coding (social sciences); Computer science; Electronic engineering; Coding gain; Forward error correction; Channel (broadcasting); CMOS; Algorithm; Electrical engineering; Telecommunications; Decoding methods; Engineering; Mathematics","score_opus":0.05062543274164012,"score_gpt":0.25813753339168827,"score_spread":0.20751210065004816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112962774","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25107637,0.000955419,0.73721284,0.00042800393,0.00018074455,0.00016933696,0.00012261097,0.0013245711,0.008530028],"genre_scores_gemma":[0.6786837,0.00030061064,0.31404796,0.00021532757,0.00007281163,0.000081963604,0.00014210638,0.00004694813,0.0064085764],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996389,0.00008615214,0.000018992734,0.00005437554,0.0001625783,0.000039017603],"domain_scores_gemma":[0.99940336,0.00012799542,0.0001641689,0.00013078615,0.0001475828,0.000026073574],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044304293,0.0003661357,0.00023435337,0.00036788982,0.00029657144,0.00046688766,0.0008219644,0.0005865915,0.0013029935],"category_scores_gemma":[0.00073170033,0.00013416557,0.00028253117,0.00039735853,0.0004079311,0.0006717092,0.0004285746,0.00056548207,0.00072204496],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001822259,0.00006726475,0.00041534405,0.00014455507,0.000032797045,0.0001652553,0.00014047418,0.004405396,0.9165779,0.016227411,0.0008558428,0.060785506],"study_design_scores_gemma":[0.00004583105,0.0009541195,0.0008957,0.000026735896,0.00005555535,0.000929597,0.000039678223,0.123674534,0.85516703,0.0026548298,0.015488972,0.000067334004],"about_ca_topic_score_codex":0.00026417713,"about_ca_topic_score_gemma":0.00045456825,"teacher_disagreement_score":0.0013029935,"about_ca_system_score_codex":0.0003333115,"about_ca_system_score_gemma":0.00036165625,"threshold_uncertainty_score":0.0043589473},"labels":[],"label_agreement":null},{"id":"W2113001378","doi":"10.1109/mwscas.2001.986202","title":"A new phase-locked loop (PLL) system","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":104,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; PLL multibit; Robustness (evolution); Control theory (sociology); Computer science; Realization (probability); Electronic engineering; Loop (graph theory); Amplitude; Phase noise; Engineering; Physics; Mathematics; Optics","score_opus":0.020003463477570507,"score_gpt":0.22635071364774442,"score_spread":0.2063472501701739,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113001378","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04304049,0.003370834,0.9116225,0.00071135646,0.0014235482,0.00019029017,0.0002714898,0.002775369,0.036594126],"genre_scores_gemma":[0.47249195,0.0030492363,0.465349,0.0011704048,0.0017923304,0.00031860993,0.0005473367,0.00012360995,0.05515757],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968123,0.000035154408,0.00002003974,0.000088363086,0.0001509017,0.000024318997],"domain_scores_gemma":[0.9998012,0.000037589525,0.000027493927,0.000025262854,0.00007657425,0.00003184822],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022153888,0.00022037448,0.00035918682,0.0003156887,0.00022960892,0.0007705424,0.00054307585,0.0005559272,0.004638996],"category_scores_gemma":[0.0003836444,0.00012699289,0.00017286389,0.0002593263,0.00030598365,0.0012206023,0.0005956287,0.00052797084,0.0015934585],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037250822,0.00012836828,0.0009951184,0.00053269655,0.00004819148,0.0010362052,0.00017924512,0.007931275,0.5095743,0.070469186,0.0107478,0.39798516],"study_design_scores_gemma":[0.00026849128,0.0012209446,0.0020563966,0.00011278346,0.00016741104,0.0074667702,0.00007331413,0.13078709,0.15613934,0.019618573,0.68195343,0.00013547343],"about_ca_topic_score_codex":0.00011911259,"about_ca_topic_score_gemma":0.00016496648,"teacher_disagreement_score":0.004638996,"about_ca_system_score_codex":0.00016608802,"about_ca_system_score_gemma":0.00031822943,"threshold_uncertainty_score":0.015519023},"labels":[],"label_agreement":null},{"id":"W2113208264","doi":"10.1109/mnrc.2008.4683388","title":"An improved simulation method for high-speed data transmission through electrical backplane","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Computer science; Wireline; Electronic engineering; CMOS; Ethernet; Transceiver; Transistor; Electronic circuit simulation; Data transmission; Lossy compression; Transmission (telecommunications); Channel (broadcasting); Process (computing); Microelectronics; Electrical engineering; Computer hardware; Electronic circuit; Engineering; Voltage; Wireless; Computer network","score_opus":0.06190413590963487,"score_gpt":0.34958418859247675,"score_spread":0.28768005268284186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113208264","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0065023704,0.00007656631,0.98824114,0.000055368142,0.00007014437,0.0000367846,0.00009841412,0.0014777324,0.0034414749],"genre_scores_gemma":[0.2213376,0.00043477296,0.7628536,0.000102867576,0.00006940662,0.0003225578,0.0004990012,0.0006734981,0.013706667],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979645,0.000041478223,0.000011444319,0.000023401873,0.00011156969,0.000015687512],"domain_scores_gemma":[0.9997011,0.000097463184,0.000015649455,0.000047966903,0.00012431954,0.000013575363],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003295348,0.00045538537,0.0004276388,0.00036037562,0.00034796842,0.00043112735,0.00093578786,0.0007723744,0.005774355],"category_scores_gemma":[0.00081692805,0.00029394875,0.00070362265,0.00037972507,0.00021956743,0.00089796755,0.0003495299,0.0007750228,0.0012776313],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000079918944,0.00005858604,0.0006548767,0.00012578855,0.000049145947,0.0001638006,0.0001313623,0.87909514,0.036426652,0.024240565,0.0035517004,0.055422522],"study_design_scores_gemma":[0.000011062337,0.000013937199,0.000045257366,0.0000038978974,0.0000064694063,0.000024170315,0.0000028256975,0.99192387,0.0023881425,0.000904169,0.004670931,0.0000051841553],"about_ca_topic_score_codex":0.0042410214,"about_ca_topic_score_gemma":0.0030074422,"teacher_disagreement_score":0.005774355,"about_ca_system_score_codex":0.00038441282,"about_ca_system_score_gemma":0.0008083982,"threshold_uncertainty_score":0.01931715},"labels":[],"label_agreement":null},{"id":"W2113541291","doi":"10.1109/esscirc.2007.4430359","title":"A low jitter clocking strategy for a 7.5-Gb/s SerDes array in 65nm CMOS technology","year":2007,"lang":"en","type":"article","venue":"Proceedings of ESSCIRC","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"SerDes; CMOS; Jitter; Electronic engineering; Computer science; Electrical engineering; Engineering","score_opus":0.014459518744587934,"score_gpt":0.2612819944442019,"score_spread":0.246822475699614,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113541291","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.56055224,0.0010129559,0.42705226,0.00029600374,0.00019932841,0.00016611052,0.0001010738,0.001390923,0.009229114],"genre_scores_gemma":[0.85660714,0.00035202535,0.13704589,0.0000804598,0.00007916171,0.000038827384,0.0000754552,0.00004869102,0.005672401],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998901,0.000012462554,0.000008051672,0.000028614097,0.000040826482,0.000019785126],"domain_scores_gemma":[0.99989104,0.000020159581,0.00003322213,0.000011707931,0.000030035342,0.000013727621],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012272992,0.00029396667,0.00018491552,0.00033480674,0.0002629446,0.00035362365,0.00042097332,0.0001971574,0.0010711739],"category_scores_gemma":[0.0002106359,0.00012633897,0.00012532019,0.00017673773,0.00014079781,0.00029803035,0.0001568468,0.00021511118,0.0003443975],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012198072,0.000038259488,0.0005411342,0.000059019,0.0000079782085,0.00015095843,0.000054835025,0.0039175283,0.9395338,0.0025375031,0.0003742501,0.052662708],"study_design_scores_gemma":[0.00004324027,0.0006399289,0.0009982606,0.000016630134,0.000030178282,0.0003289355,0.00003952066,0.039451357,0.9458444,0.00061197573,0.011977535,0.000017975151],"about_ca_topic_score_codex":0.0006214799,"about_ca_topic_score_gemma":0.0017907831,"teacher_disagreement_score":0.0010711739,"about_ca_system_score_codex":0.00040382016,"about_ca_system_score_gemma":0.00032100503,"threshold_uncertainty_score":0.0035834908},"labels":[],"label_agreement":null},{"id":"W2113892310","doi":"10.1109/icccas.2009.5250492","title":"An improved equalization circuit for 10-Gb/s high-speed serial transmission over backplane channel","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Intersymbol interference; Computer science; Equalization (audio); Adaptive equalizer; SerDes; Channel (broadcasting); Electronic engineering; Nyquist ISI criterion; Equalizer; Transmission (telecommunications); Computer hardware; Telecommunications; Engineering","score_opus":0.017926075980460227,"score_gpt":0.25800204416944283,"score_spread":0.2400759681889826,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113892310","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.366274,0.0013990778,0.6137587,0.0005372725,0.00043933155,0.00021736266,0.00027741835,0.0061228443,0.010973987],"genre_scores_gemma":[0.83018667,0.00037495187,0.15805814,0.00029680686,0.0001251825,0.000049528608,0.0002453892,0.00009498739,0.010568422],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997998,0.00001631591,0.000012126608,0.000040673185,0.000093491384,0.00003759331],"domain_scores_gemma":[0.9998272,0.000037207377,0.000019727908,0.000022471952,0.00008345268,0.000009877626],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001355346,0.00028660204,0.0002658118,0.0003446683,0.00021170624,0.00026909017,0.0006252999,0.00039567795,0.0031858692],"category_scores_gemma":[0.0002915004,0.0001703782,0.00018514118,0.00023449038,0.00014234468,0.0005476434,0.000165499,0.00039030125,0.000510986],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002756544,0.00008151997,0.00078964216,0.00019281382,0.000045833865,0.00015984094,0.000049044425,0.0032027222,0.85405654,0.0017653552,0.0017097017,0.13767152],"study_design_scores_gemma":[0.00010389531,0.0005255945,0.0032897247,0.000029231329,0.00013016311,0.0006632279,0.00001522855,0.07378615,0.90209204,0.00025848136,0.019057805,0.000048513513],"about_ca_topic_score_codex":0.0008260096,"about_ca_topic_score_gemma":0.0017670738,"teacher_disagreement_score":0.0031858692,"about_ca_system_score_codex":0.0003909455,"about_ca_system_score_gemma":0.0003425136,"threshold_uncertainty_score":0.010657787},"labels":[],"label_agreement":null},{"id":"W2113944873","doi":"10.1109/isqed.2009.4810321","title":"Accelerating jitter tolerance qualification for high speed serial interfaces","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Computer science; Gigabit; Acceleration; Bit error rate; Serial communication; Embedded system; Computer hardware; Algorithm; Physics; Telecommunications","score_opus":0.032022585636535435,"score_gpt":0.27995139500460386,"score_spread":0.24792880936806844,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113944873","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44786957,0.001469284,0.5415811,0.00039454567,0.00019203169,0.00013600214,0.00005296446,0.0023856212,0.005918905],"genre_scores_gemma":[0.8789522,0.00032316448,0.11808768,0.00010191141,0.000043913435,0.00002824903,0.000056701476,0.00006374778,0.0023424153],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986181,0.00031777896,0.000053516585,0.00011449976,0.00077326334,0.00012269455],"domain_scores_gemma":[0.99695253,0.00090814545,0.00068704615,0.00043315094,0.0009197863,0.000099402634],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009698097,0.00043739175,0.00029326824,0.00060850586,0.00036512731,0.0004153227,0.0005916776,0.0005671243,0.001469741],"category_scores_gemma":[0.0031848322,0.00015793153,0.00018399603,0.00060240494,0.00048183042,0.0007450485,0.00068654004,0.0005522994,0.0003866693],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046237843,0.00012778395,0.011093495,0.00023411323,0.00002664937,0.00029204672,0.0004534925,0.01751324,0.75470674,0.007437617,0.00101667,0.20663573],"study_design_scores_gemma":[0.00004153999,0.0016619745,0.010353754,0.00003898735,0.000038132544,0.0007664797,0.000111970534,0.15025064,0.82644624,0.0021901878,0.008049095,0.000050950155],"about_ca_topic_score_codex":0.0009578824,"about_ca_topic_score_gemma":0.001377535,"teacher_disagreement_score":0.001469741,"about_ca_system_score_codex":0.0006644593,"about_ca_system_score_gemma":0.00057771336,"threshold_uncertainty_score":0.00512892},"labels":[],"label_agreement":null},{"id":"W2114322209","doi":"10.1109/ccece.2007.289","title":"A Compensation Way for a Differential Pair to Achieve a High Performance Single-Ended to Differential Converter","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"dBc; CMOS; Transistor; Differential (mechanical device); Amplitude; Differential amplifier; Compensation (psychology); Resistor; SIGNAL (programming language); Electronic engineering; Electrical engineering; Control theory (sociology); Physics; Computer science; Engineering; Voltage; Amplifier; Optics","score_opus":0.01774195538355284,"score_gpt":0.23224412768445082,"score_spread":0.214502172300898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114322209","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05939328,0.0005504852,0.93304247,0.00023241423,0.00035534444,0.00011164732,0.00005399952,0.001355465,0.004904929],"genre_scores_gemma":[0.6359249,0.000338413,0.3565987,0.00028096687,0.00016985994,0.00009371758,0.00010923757,0.00008007317,0.006404034],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99959904,0.000044550714,0.000026968417,0.00008227692,0.00020524544,0.000042012078],"domain_scores_gemma":[0.9996855,0.00006310447,0.000047233007,0.00006634061,0.00011865966,0.000019142115],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028914597,0.00047282895,0.00030939816,0.0004264588,0.0003533207,0.0006274757,0.00089176244,0.0005066103,0.0032014423],"category_scores_gemma":[0.00065726484,0.0002772678,0.0003046731,0.00045733314,0.00023588266,0.00092377805,0.00038064018,0.0006382381,0.0008615412],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021395371,0.00008773937,0.0007144554,0.00018249312,0.00006488749,0.00025507776,0.00010506457,0.006728469,0.8619364,0.013518836,0.0014410564,0.114751495],"study_design_scores_gemma":[0.00013093936,0.00066479435,0.0009714291,0.000037511676,0.00010366704,0.0017728085,0.000032849766,0.10574515,0.85296077,0.0033312612,0.034184907,0.00006380203],"about_ca_topic_score_codex":0.00018674729,"about_ca_topic_score_gemma":0.00041735475,"teacher_disagreement_score":0.0032014423,"about_ca_system_score_codex":0.00030218702,"about_ca_system_score_gemma":0.00028167802,"threshold_uncertainty_score":0.010709941},"labels":[],"label_agreement":null},{"id":"W2114323381","doi":"10.1109/tim.2008.922094","title":"Spur Model for a Fixed-Frequency Signal Subject to Periodic Jitter","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Jitter; Spurious relationship; SIGNAL (programming language); Computer science; Sampling (signal processing); Electronic engineering; Digital signal; Signal processing; Algorithm; Control theory (sociology); Digital signal processing; Engineering; Telecommunications; Artificial intelligence; Detector","score_opus":0.057625043558452806,"score_gpt":0.2515963260250235,"score_spread":0.19397128246657072,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114323381","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021358708,0.00032043483,0.9659317,0.00021120731,0.00016793821,0.000035378176,0.00013235724,0.0006146908,0.011227556],"genre_scores_gemma":[0.8217226,0.0013901278,0.1376749,0.0002835264,0.0002984449,0.00018969706,0.00039383592,0.00049051427,0.03755633],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99973947,0.00004042919,0.000009966021,0.000052855623,0.0001293222,0.000027960663],"domain_scores_gemma":[0.99960345,0.00017146309,0.000060799113,0.00006780361,0.00007666556,0.000019898232],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004680558,0.00060150767,0.00042890295,0.0006712852,0.00033394762,0.00074672286,0.0011585486,0.00086556404,0.004159413],"category_scores_gemma":[0.0015848844,0.0002365509,0.0005486311,0.0004157995,0.0005698584,0.000931237,0.000483518,0.0008289132,0.0013348681],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012831025,0.000033801774,0.0009090296,0.00011113065,0.00003186763,0.000539646,0.00014293374,0.8046062,0.015681788,0.1514204,0.0018209226,0.024573946],"study_design_scores_gemma":[0.0000039854617,0.00001462595,0.00006965484,0.0000041655303,0.000004870226,0.000062082654,0.0000058779315,0.9926649,0.00081232307,0.0051707327,0.0011827816,0.0000039440365],"about_ca_topic_score_codex":0.0017529749,"about_ca_topic_score_gemma":0.0016214116,"teacher_disagreement_score":0.004159413,"about_ca_system_score_codex":0.00053856947,"about_ca_system_score_gemma":0.000528599,"threshold_uncertainty_score":0.013914645},"labels":[],"label_agreement":null},{"id":"W2115079338","doi":"10.1109/iccdcs.2004.1393379","title":"A voltage-variable time delay element for random bit waveforms","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Waveform; Multivibrator; Signal edge; SIGNAL (programming language); Voltage; Computer science; Electronic engineering; Control theory (sociology); Electrical engineering; Analog signal; Telecommunications; Engineering; Transmission (telecommunications)","score_opus":0.006145418862448021,"score_gpt":0.21436888874336507,"score_spread":0.20822346988091706,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115079338","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08477139,0.0018996818,0.9018384,0.0003351624,0.00052011665,0.00012940986,0.000107947126,0.0014761492,0.008921756],"genre_scores_gemma":[0.60312426,0.00074453774,0.38504776,0.00036131687,0.00016447734,0.00011992108,0.00010012645,0.00012926063,0.010208288],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972135,0.000037489543,0.00002061747,0.00006955536,0.00012593373,0.00002502692],"domain_scores_gemma":[0.99946624,0.00021377871,0.000117874755,0.00007465977,0.0000917172,0.00003580835],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003190387,0.00023798423,0.00017022993,0.00030190396,0.00022085827,0.0006209654,0.0009960058,0.00038840438,0.0025285159],"category_scores_gemma":[0.00097285485,0.0001655544,0.00014251827,0.00024835274,0.00037490818,0.000959044,0.00034221678,0.00050042843,0.0007692292],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030054967,0.00005863367,0.00039547973,0.0002420645,0.000018402245,0.00015636225,0.00011379948,0.0026246228,0.8079796,0.08490655,0.0008721307,0.10233186],"study_design_scores_gemma":[0.000050268194,0.00074484403,0.000290141,0.000043252847,0.00004182418,0.0007800454,0.000019106184,0.028955989,0.8953887,0.0042424696,0.06939832,0.000044963235],"about_ca_topic_score_codex":0.0001221606,"about_ca_topic_score_gemma":0.0002270137,"teacher_disagreement_score":0.0025285159,"about_ca_system_score_codex":0.00041840342,"about_ca_system_score_gemma":0.0003097098,"threshold_uncertainty_score":0.008458734},"labels":[],"label_agreement":null},{"id":"W2115194774","doi":"10.1109/jssc.2003.822778","title":"An Analytical Equation for the Oscillation Frequency of High-Frequency Ring Oscillators","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":61,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Oscillation (cell signaling); Parasitic extraction; Ring (chemistry); Ring oscillator; Physics; Range (aeronautics); Control theory (sociology); Mathematics; Mathematical analysis; CMOS; Materials science; Computer science; Optoelectronics; Chemistry","score_opus":0.03518847619314647,"score_gpt":0.2932027764459249,"score_spread":0.25801430025277844,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115194774","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0053224503,0.0012893266,0.97847867,0.00037760907,0.00025797624,0.00005180845,0.00012176862,0.0003807373,0.013719686],"genre_scores_gemma":[0.32915288,0.004513966,0.61007714,0.0006403411,0.00033880584,0.0003258234,0.00041723734,0.00036898805,0.05416485],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99956566,0.000052459436,0.000023287083,0.000077623015,0.0002448876,0.000036142457],"domain_scores_gemma":[0.99940455,0.00019064047,0.000059712456,0.00003942569,0.00029084284,0.000014839627],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043158172,0.0005594549,0.00045381577,0.0008363899,0.00047371298,0.0006145168,0.0008960343,0.0011499872,0.005957329],"category_scores_gemma":[0.0023487145,0.00032071903,0.0005636184,0.00079697213,0.00042073725,0.0014104961,0.0004645404,0.001106925,0.003317841],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006463629,0.00007514642,0.0013463841,0.00050801464,0.00005379068,0.00088537746,0.000693645,0.223913,0.1477811,0.37183264,0.013850499,0.23899582],"study_design_scores_gemma":[0.000025637333,0.00006765368,0.0010099908,0.00012788897,0.000030503037,0.0010620679,0.00008155005,0.85732806,0.015968341,0.06000818,0.06422806,0.00006203806],"about_ca_topic_score_codex":0.0014358665,"about_ca_topic_score_gemma":0.0016830307,"teacher_disagreement_score":0.005957329,"about_ca_system_score_codex":0.00084656174,"about_ca_system_score_gemma":0.00065950805,"threshold_uncertainty_score":0.01992929},"labels":[],"label_agreement":null},{"id":"W2115248915","doi":"10.1109/tcsii.2012.2195055","title":"Decision Feedback Equalizer Architectures With Multiple Continuous-Time Infinite Impulse Response Filters","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; Backplane; Jitter; Channel (broadcasting); Computer science; Electronic engineering; Equalizer; Finite impulse response; Intersymbol interference; Bit error rate; Impulse (physics); Digital filter; Algorithm; Engineering; Bandwidth (computing); Computer hardware; Telecommunications; Physics","score_opus":0.012520074694688237,"score_gpt":0.2268732806353464,"score_spread":0.21435320594065815,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115248915","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17330433,0.001103843,0.81553084,0.00045108527,0.00023540396,0.00015739386,0.00014185475,0.0016461358,0.0074292286],"genre_scores_gemma":[0.71538943,0.0003783821,0.27696803,0.00020559352,0.00009453401,0.00010079816,0.00013026386,0.000031844633,0.006701159],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999506,0.00009517053,0.0000413181,0.00011869628,0.00013757302,0.00010120218],"domain_scores_gemma":[0.9993349,0.00026071505,0.000086788765,0.0000701527,0.00021929924,0.000028025523],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006096828,0.00071089255,0.00052841567,0.0004565948,0.00035440933,0.00082217675,0.0009060015,0.00093633676,0.002743568],"category_scores_gemma":[0.0011477629,0.00028206204,0.00025946408,0.00046018724,0.0003101081,0.0011447034,0.0003403357,0.00063178095,0.00047123793],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022084676,0.00042119322,0.0024837432,0.0003469242,0.0002463613,0.0003891259,0.00021354086,0.07927396,0.45649108,0.022210486,0.002587034,0.43312803],"study_design_scores_gemma":[0.0004203688,0.0015782363,0.0015804392,0.00008313233,0.00018961146,0.0006351819,0.0000859776,0.5314546,0.44536194,0.0036599701,0.014845075,0.000105411906],"about_ca_topic_score_codex":0.0010997677,"about_ca_topic_score_gemma":0.0030866663,"teacher_disagreement_score":0.002743568,"about_ca_system_score_codex":0.0007623829,"about_ca_system_score_gemma":0.00046749713,"threshold_uncertainty_score":0.009178162},"labels":[],"label_agreement":null},{"id":"W2115490668","doi":"10.1109/mwscas.2007.4488831","title":"CMOS active transformer current-mode phase-locked loops","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; CMOS; Active filter; Transformer; dBc; Phase noise; Electrical engineering; Electronic engineering; Engineering; Offset (computer science); Voltage; Materials science; Computer science","score_opus":0.025367409658767905,"score_gpt":0.3141625186941327,"score_spread":0.2887951090353648,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115490668","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041080013,0.0027458442,0.8947619,0.00042709007,0.000508607,0.00011868961,0.00034383632,0.0038009826,0.056212932],"genre_scores_gemma":[0.7772752,0.0022671071,0.19672704,0.0004770095,0.00029285694,0.000080308644,0.0003218129,0.00014167406,0.022417001],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996784,0.000029434044,0.000017947668,0.000058318717,0.00017977568,0.000036084195],"domain_scores_gemma":[0.9997936,0.000048185284,0.000026935364,0.000022917111,0.000096216885,0.0000121558505],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014508009,0.0002443665,0.00016079034,0.00020469965,0.00020482187,0.00069293025,0.00079104217,0.00030935183,0.0040559904],"category_scores_gemma":[0.00050274795,0.00013673457,0.00019569801,0.00028659878,0.00017647451,0.0008329096,0.0002840041,0.00032178545,0.0013501626],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004250063,0.00011688481,0.0011029539,0.00051807583,0.00004621066,0.00033103736,0.00027541394,0.013942412,0.4788776,0.07143302,0.0069099865,0.42602146],"study_design_scores_gemma":[0.00014897887,0.00080524007,0.000922594,0.00009005966,0.00013147263,0.0014604811,0.00007999217,0.14127253,0.5738589,0.014548682,0.26662895,0.00005201562],"about_ca_topic_score_codex":0.00053375086,"about_ca_topic_score_gemma":0.0008915344,"teacher_disagreement_score":0.0040559904,"about_ca_system_score_codex":0.00043686194,"about_ca_system_score_gemma":0.00029582396,"threshold_uncertainty_score":0.01356858},"labels":[],"label_agreement":null},{"id":"W2115545886","doi":"10.1109/iceie.2010.5559711","title":"Unifying approach for jitter transfer analysis of bang-bang CDR circuits","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Computer science; Electronic circuit; Nonlinear system; Algorithm; Phase detector; Electronic engineering; Control theory (sociology); Physics; Telecommunications; Artificial intelligence; Engineering","score_opus":0.01925083787362641,"score_gpt":0.24187887596714394,"score_spread":0.22262803809351753,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115545886","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014573248,0.00048200422,0.97804767,0.00003286826,0.00002798681,0.00005289723,0.000021329532,0.00016804246,0.0065940055],"genre_scores_gemma":[0.83156705,0.0019960366,0.15245551,0.000095287076,0.000071927825,0.00016484995,0.00007373474,0.000116249976,0.013459384],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979,0.000028320812,0.000010429301,0.000020995662,0.00012875846,0.000021507729],"domain_scores_gemma":[0.9998572,0.0000657806,0.00001783481,0.000015584097,0.000039318067,0.000004259001],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003107909,0.0005300334,0.00031830682,0.00048369227,0.00023583205,0.0006078589,0.00053484575,0.0004500806,0.0017396368],"category_scores_gemma":[0.0007036126,0.0002172298,0.00058671145,0.00029005963,0.00026346178,0.0005711926,0.00030330027,0.0007654086,0.0003875853],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014613796,0.000088961664,0.0008021813,0.00034478528,0.00005608816,0.00048394315,0.00048401885,0.48851508,0.20190686,0.23015925,0.0010197377,0.07599295],"study_design_scores_gemma":[0.000003880006,0.000034469736,0.00012126625,0.000012204422,0.0000091695365,0.00006644544,0.0000127830035,0.9837578,0.007953682,0.006140557,0.0018795533,0.000008227989],"about_ca_topic_score_codex":0.0015674812,"about_ca_topic_score_gemma":0.0009711393,"teacher_disagreement_score":0.0017396368,"about_ca_system_score_codex":0.00062866294,"about_ca_system_score_gemma":0.00046915602,"threshold_uncertainty_score":0.005819738},"labels":[],"label_agreement":null},{"id":"W2116232671","doi":"10.1109/ccece.2006.277703","title":"A Low Phase Noise Dll Clock Generator with a Programmable Dynamic Frequency Divider","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada; Government of Ontario","keywords":"dBc; Jitter; Phase noise; Clock generator; Frequency divider; CMOS; Frequency offset; Frequency multiplier; Electrical engineering; Signal generator; Phase-locked loop; Electronic engineering; Computer science; Clock signal; Engineering; Voltage; Orthogonal frequency-division multiplexing","score_opus":0.004478277898605425,"score_gpt":0.21876687539829676,"score_spread":0.21428859749969134,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116232671","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.089093536,0.0011970189,0.88881344,0.0007374739,0.0004066733,0.000297907,0.00029112038,0.008380261,0.010782566],"genre_scores_gemma":[0.549708,0.00031118907,0.43891194,0.0007396596,0.00025268772,0.00016305895,0.0002771669,0.0002713908,0.009364897],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994173,0.0000786708,0.00003297803,0.00016282339,0.0002550787,0.00005318632],"domain_scores_gemma":[0.9996376,0.000087297914,0.000078671714,0.000055084525,0.00010272837,0.00003867498],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029859148,0.00037053053,0.00035410165,0.00066247897,0.00033379518,0.00058447104,0.0012238008,0.000549591,0.0024878096],"category_scores_gemma":[0.00062132085,0.0002710339,0.00021347763,0.0005221278,0.0002484927,0.0007135155,0.0003937713,0.00046378424,0.001024281],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040027805,0.00014281692,0.0017044505,0.00024277209,0.00005082082,0.00045179058,0.00015675099,0.0021632307,0.667372,0.008392637,0.0037990925,0.31512344],"study_design_scores_gemma":[0.00034960834,0.0020539798,0.0026088217,0.000053755382,0.00014673728,0.004654069,0.00004254798,0.08453958,0.8161267,0.001758655,0.08756463,0.00010098435],"about_ca_topic_score_codex":0.00029144617,"about_ca_topic_score_gemma":0.00048332545,"teacher_disagreement_score":0.0024878096,"about_ca_system_score_codex":0.00044920944,"about_ca_system_score_gemma":0.00037437817,"threshold_uncertainty_score":0.008322537},"labels":[],"label_agreement":null},{"id":"W2116531235","doi":"10.1109/iscas.2008.4542105","title":"A Passive Filter Aided Timing Recovery Scheme","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Clock recovery; CMOS; Data recovery; Filter (signal processing); High-pass filter; Electronic engineering; Computer science; Scheme (mathematics); Low-pass filter; Process (computing); Engineering; Electrical engineering; Mathematics; Computer hardware; Clock signal; Jitter","score_opus":0.03051084228268649,"score_gpt":0.22617795172504174,"score_spread":0.19566710944235524,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116531235","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08491902,0.00040031222,0.8965673,0.00030511955,0.00019727534,0.00014227704,0.00016305145,0.0021275373,0.015178122],"genre_scores_gemma":[0.75502414,0.0003316041,0.21237625,0.00036125584,0.00019034704,0.00007118477,0.00025352015,0.000068545654,0.031323213],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999816,0.00001760866,0.00001032998,0.000048784317,0.000079954676,0.00002732578],"domain_scores_gemma":[0.9998559,0.000030164347,0.000026244928,0.00004422794,0.000036694273,0.0000067963856],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016413364,0.00030412868,0.00021160877,0.00025025333,0.00024745998,0.00039867876,0.0006104786,0.0004155536,0.0035765483],"category_scores_gemma":[0.0003041348,0.00012907984,0.0001627347,0.00019429001,0.00019571146,0.0006025918,0.00036284095,0.00037863196,0.001145539],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042477727,0.00012854495,0.0006880421,0.00012863387,0.000028300881,0.00017601323,0.00010994907,0.009164734,0.6540656,0.027029857,0.0022770278,0.30577847],"study_design_scores_gemma":[0.00013282518,0.0010509796,0.00162829,0.00003920879,0.00010873127,0.0014802712,0.000036445606,0.2344827,0.6798348,0.00611582,0.07502598,0.00006390897],"about_ca_topic_score_codex":0.0002011443,"about_ca_topic_score_gemma":0.0004583343,"teacher_disagreement_score":0.0035765483,"about_ca_system_score_codex":0.00022210844,"about_ca_system_score_gemma":0.00025787583,"threshold_uncertainty_score":0.011964738},"labels":[],"label_agreement":null},{"id":"W2116812097","doi":"10.1109/mwscas.2000.951645","title":"A two-stage differential CCO implementation in submicron CMOS","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"CMOS; Ring oscillator; Stage (stratigraphy); Differential amplifier; Differential (mechanical device); Oscillation (cell signaling); Electronic engineering; Amplifier; Computer science; Process (computing); Electrical engineering; Engineering; Aerospace engineering","score_opus":0.016366233246570352,"score_gpt":0.26953342982438194,"score_spread":0.2531671965778116,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116812097","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17437531,0.0023193283,0.7987373,0.0004921161,0.00038406244,0.0004508724,0.00022036997,0.0023874796,0.020633206],"genre_scores_gemma":[0.68291,0.00044669383,0.31036898,0.00014250056,0.000089213616,0.00011942951,0.00014052066,0.00004229432,0.0057403496],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975425,0.000028942404,0.000013161253,0.000059770784,0.00010515191,0.000038798495],"domain_scores_gemma":[0.9998498,0.00003544806,0.00002821677,0.00002292275,0.000042571362,0.000020980544],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020727092,0.0003678134,0.00020903432,0.00020376862,0.00023206978,0.00045082904,0.0007706364,0.00043353872,0.0019110835],"category_scores_gemma":[0.00034194184,0.00021945022,0.0002003385,0.00016287815,0.00019081736,0.00048155632,0.00020298676,0.00033301735,0.0005180422],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019457337,0.00009256882,0.0008752133,0.00026522105,0.000038831633,0.00041700108,0.00012577753,0.007088623,0.8687069,0.015929488,0.001296794,0.104969025],"study_design_scores_gemma":[0.00025524406,0.002669569,0.0034778651,0.00008060301,0.00012801094,0.0032854914,0.000074473115,0.15792875,0.7621101,0.0029544944,0.06694363,0.00009176386],"about_ca_topic_score_codex":0.0007386161,"about_ca_topic_score_gemma":0.0019294573,"teacher_disagreement_score":0.0019110835,"about_ca_system_score_codex":0.00044792367,"about_ca_system_score_gemma":0.00047400725,"threshold_uncertainty_score":0.006393194},"labels":[],"label_agreement":null},{"id":"W2116919821","doi":"10.1109/jssc.2009.2039535","title":"5–10 Gb/s 70 mW Burst Mode AC Coupled Receiver in 90-nm CMOS","year":2010,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"CMOS; Burst mode (computing); Power (physics); SIGNAL (programming language); Electrical engineering; Electronic engineering; Path (computing); Local oscillator; Channel (broadcasting); Physics; Clock recovery; Computer science; Topology (electrical circuits); Clock signal; Engineering; Electronic circuit; Radio frequency","score_opus":0.014633939769542342,"score_gpt":0.2674426441206625,"score_spread":0.25280870435112013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116919821","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6687411,0.0016234947,0.26791495,0.0010222013,0.00020826224,0.0001525802,0.0008085761,0.00864815,0.050880678],"genre_scores_gemma":[0.9448164,0.00027178897,0.03958124,0.000113766895,0.000036563106,0.000020988778,0.00017460692,0.00010361744,0.014880945],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998634,0.000011957537,0.0000062270556,0.000022670198,0.00007701537,0.000018783685],"domain_scores_gemma":[0.99989593,0.000026830081,0.000025106336,0.000011610718,0.000032791682,0.000007729399],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000109391796,0.00018926735,0.00014774306,0.00015395385,0.00019320691,0.00038985076,0.00042360643,0.00030778386,0.0040341597],"category_scores_gemma":[0.0002448271,0.00010957063,0.000092017755,0.00015286233,0.00013804687,0.00035983112,0.00015518288,0.0002290747,0.0012491894],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006248973,0.000088422275,0.0015155007,0.00019420529,0.00003316601,0.00022035681,0.000283468,0.015312221,0.9087987,0.009769801,0.0045425044,0.058616728],"study_design_scores_gemma":[0.00013945834,0.0008470673,0.002364076,0.000045223147,0.00007377181,0.0004531357,0.000115687704,0.23996647,0.7239395,0.001840342,0.03017604,0.000039338058],"about_ca_topic_score_codex":0.0025753668,"about_ca_topic_score_gemma":0.0036289315,"teacher_disagreement_score":0.0040341597,"about_ca_system_score_codex":0.00056804914,"about_ca_system_score_gemma":0.0003472824,"threshold_uncertainty_score":0.013495624},"labels":[],"label_agreement":null},{"id":"W2117257293","doi":"10.1109/apccas.2008.4746331","title":"Chip to chip communications for terabit transmission rates","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Coquitlam College; Scanimetrics (Canada)","funders":"","keywords":"Terabit; Bottleneck; Wireline; Chip; Bandwidth (computing); Computer science; System on a chip; Throughput; Data transmission; Wireless; Transmission (telecommunications); Embedded system; Computer hardware; Electronic engineering; Telecommunications; Engineering; Wavelength-division multiplexing; Optoelectronics","score_opus":0.048587720346184436,"score_gpt":0.29625702007597526,"score_spread":0.24766929972979082,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117257293","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09056575,0.035369657,0.7084333,0.0049208384,0.0059123207,0.00040900832,0.0009476986,0.009178094,0.14426333],"genre_scores_gemma":[0.6087161,0.02775407,0.22248551,0.0028470706,0.0025921694,0.00035680493,0.0011783909,0.0007642909,0.13330564],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99946207,0.00006562149,0.000021443828,0.00007178499,0.00029463746,0.000084471416],"domain_scores_gemma":[0.9992188,0.00027812007,0.00008223362,0.00012501077,0.00025698805,0.00003895749],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032668017,0.0005211115,0.0003728914,0.00052246806,0.0005929128,0.0013112525,0.00061004056,0.0007192224,0.025200479],"category_scores_gemma":[0.001681414,0.0001324407,0.0001861214,0.00096059905,0.00032683002,0.0013013831,0.00060495205,0.0010534168,0.007336642],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002707559,0.00011980635,0.0011536843,0.00062693935,0.00006092104,0.00026364374,0.00020100981,0.007689898,0.19392025,0.057022326,0.048551448,0.69011927],"study_design_scores_gemma":[0.00007078355,0.00090112234,0.0024164252,0.00029519596,0.0001428797,0.0020563963,0.00021874806,0.06160007,0.16966026,0.020233545,0.742317,0.00008753214],"about_ca_topic_score_codex":0.0006258275,"about_ca_topic_score_gemma":0.0009440409,"teacher_disagreement_score":0.025200479,"about_ca_system_score_codex":0.00044690905,"about_ca_system_score_gemma":0.0005343632,"threshold_uncertainty_score":0.084304035},"labels":[],"label_agreement":null},{"id":"W2117345564","doi":"10.5555/1266366.1266663","title":"Computing synchronizer failure probabilities","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Synchronizer; Robustness (evolution); Computer science; Spice; Synchronization (alternating current); Electronic circuit; Nonlinear system; Electronic engineering; Distributed computing; Engineering","score_opus":0.005932482006623911,"score_gpt":0.21610859300965135,"score_spread":0.21017611100302744,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117345564","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33616513,0.00015234557,0.65885204,0.00008221124,0.000019415374,0.00004441198,0.00028916218,0.0011102487,0.0032849358],"genre_scores_gemma":[0.94996834,0.000085630505,0.048632875,0.000011713632,0.000012111273,0.000071772214,0.00028715978,0.000088931825,0.0008414622],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993543,0.00010471383,0.00004699619,0.00014872095,0.0002670893,0.00007823259],"domain_scores_gemma":[0.9956338,0.0030245488,0.0003648986,0.00038032603,0.00049166713,0.000104916544],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00093043974,0.00048084577,0.00057209353,0.0018456507,0.00041929443,0.0009889808,0.00052002905,0.000696096,0.0029635064],"category_scores_gemma":[0.012322664,0.0003741951,0.00038626886,0.00069032464,0.00048710688,0.0018227579,0.0006400339,0.0004972102,0.00048079304],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001775726,0.00003151469,0.013884853,0.00007993236,0.000048572045,0.0001761766,0.00010519463,0.8996575,0.014250497,0.025820712,0.00052894006,0.045238487],"study_design_scores_gemma":[0.000009710723,0.00002606655,0.0018064833,0.0000060883885,0.0000121400835,0.000050460727,0.00001703549,0.9784476,0.0097676655,0.0093252035,0.0005195041,0.000011988915],"about_ca_topic_score_codex":0.0015856586,"about_ca_topic_score_gemma":0.0013524552,"teacher_disagreement_score":0.0029635064,"about_ca_system_score_codex":0.0006885651,"about_ca_system_score_gemma":0.00068658614,"threshold_uncertainty_score":0.009913921},"labels":[],"label_agreement":null},{"id":"W2117512866","doi":"10.1109/esscirc.2012.6341299","title":"A low jitter 2.7mW/Gbps 180Gb/s 12-lane transmitter in a 40nm CMOS technology","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Semtech (Canada)","funders":"","keywords":"Jitter; Transmitter; CMOS; Computer science; Electronic engineering; Sensitivity (control systems); Electrical engineering; Noise (video); Engineering; Telecommunications","score_opus":0.007850233726360754,"score_gpt":0.21051313458596105,"score_spread":0.2026629008596003,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117512866","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88164407,0.00071518426,0.10594388,0.0004091469,0.00013095827,0.0001012054,0.00019310665,0.0018691237,0.008993313],"genre_scores_gemma":[0.9103258,0.00032393058,0.074868605,0.00009461015,0.00007214198,0.00003059258,0.0001610311,0.000074649186,0.014048551],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998692,0.000015784524,0.0000073732567,0.000024385283,0.00006093063,0.000022309412],"domain_scores_gemma":[0.99988854,0.00002231895,0.000017204597,0.000012938251,0.0000341862,0.00002479726],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021240074,0.00016788326,0.00022040264,0.00015250563,0.0002864302,0.0003659818,0.0003851929,0.00031963145,0.001361234],"category_scores_gemma":[0.00020812446,0.00016921155,0.00013165826,0.00018181917,0.00015163301,0.00043473742,0.00018997265,0.00032661477,0.00064539706],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001042334,0.00003336956,0.0011608034,0.00006701724,0.000011119056,0.00031239633,0.00016244726,0.00097236584,0.9804196,0.0016885925,0.0005172254,0.0145509215],"study_design_scores_gemma":[0.00014888126,0.0026317865,0.009161219,0.000047567974,0.00008981553,0.003374888,0.00013957679,0.041627146,0.90842295,0.0008936284,0.03339764,0.00006500457],"about_ca_topic_score_codex":0.00069808064,"about_ca_topic_score_gemma":0.0016720837,"teacher_disagreement_score":0.001361234,"about_ca_system_score_codex":0.0003025534,"about_ca_system_score_gemma":0.0005354387,"threshold_uncertainty_score":0.0045537353},"labels":[],"label_agreement":null},{"id":"W2117669248","doi":"10.1109/icecs.2009.5410846","title":"A MEMS-based vacuum sensor with a PLL frequency-to-voltage converter","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Transimpedance amplifier; Microelectromechanical systems; Phase-locked loop; Resonator; CMOS; Materials science; Voltage; Amplifier; Electrical engineering; Optoelectronics; Voltage-controlled oscillator; Electronic engineering; Operational amplifier; Engineering; Phase noise","score_opus":0.008356714447751762,"score_gpt":0.21550154428139234,"score_spread":0.20714482983364058,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117669248","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37111488,0.007673222,0.5979204,0.0011534755,0.0011853197,0.00031439975,0.0006931074,0.0065108687,0.013434232],"genre_scores_gemma":[0.7429528,0.0011605239,0.24817757,0.0006846441,0.00032378224,0.0000964411,0.00021047966,0.00011689768,0.006276937],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99943596,0.00007289734,0.00002510587,0.00013029743,0.00030236784,0.000033350905],"domain_scores_gemma":[0.9997131,0.000101683414,0.000046747144,0.00001891782,0.00009509371,0.000024446925],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002997766,0.00037650595,0.00059248623,0.00036291618,0.00025166024,0.0005792751,0.0012681627,0.0006864769,0.0013708051],"category_scores_gemma":[0.0005807608,0.00030513853,0.00023400618,0.00031020064,0.00024471205,0.00083710346,0.00036953695,0.0003491126,0.00063756906],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011919534,0.000048125934,0.0011838386,0.00018125959,0.00003275856,0.00014625136,0.000037114227,0.00058980007,0.955479,0.0011241544,0.0010925526,0.03996598],"study_design_scores_gemma":[0.000046069257,0.0005680914,0.0026164285,0.00001976492,0.00008040515,0.0010570404,0.000029038536,0.021774929,0.95758724,0.00025724692,0.015917595,0.000046195615],"about_ca_topic_score_codex":0.00030569846,"about_ca_topic_score_gemma":0.0005443297,"teacher_disagreement_score":0.0013708051,"about_ca_system_score_codex":0.00035299026,"about_ca_system_score_gemma":0.00023997956,"threshold_uncertainty_score":0.004585862},"labels":[],"label_agreement":null},{"id":"W2119302857","doi":"10.1109/imtc.2006.328449","title":"Embedded Narrow Pulse Measurement in Digital CMOS","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Fonds Québécois de la Recherche sur la Nature et les Technologies","keywords":"CMOS; Electronic engineering; Detector; Computer science; Capacitive sensing; Pulse-width modulation; Electronic circuit; Duty cycle; Digital electronics; Sampling (signal processing); Electrical engineering; Pulse (music); Voltage; Engineering","score_opus":0.011390045766700321,"score_gpt":0.19732115560704563,"score_spread":0.1859311098403453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119302857","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.098704785,0.0010602557,0.8817146,0.00025612133,0.00021163456,0.00012662118,0.00021557852,0.0033087414,0.014401633],"genre_scores_gemma":[0.66069037,0.00046775307,0.33060682,0.00021752426,0.000068898014,0.000107732536,0.0001314803,0.000068731715,0.0076406496],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996364,0.000032425807,0.000017874525,0.00007633343,0.0002112141,0.000025812324],"domain_scores_gemma":[0.99971944,0.000103969025,0.000039503386,0.000040436094,0.00008348316,0.000013191431],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019017456,0.00021994584,0.00018519539,0.00028775088,0.00016459583,0.0005065152,0.00056111225,0.00028932936,0.002740496],"category_scores_gemma":[0.00087747455,0.00015760404,0.00008751535,0.00021621231,0.0001806758,0.0006428782,0.00036117717,0.00030091888,0.00056943257],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024266099,0.00007571478,0.00078664423,0.00026825102,0.00002518391,0.00018774666,0.00018261041,0.007102493,0.7056352,0.016877962,0.001443734,0.26717177],"study_design_scores_gemma":[0.00010116758,0.00063487695,0.0016134537,0.00007093606,0.000052134255,0.0009927771,0.00006275471,0.14477628,0.81286585,0.0060005276,0.032789286,0.000039956372],"about_ca_topic_score_codex":0.00041273577,"about_ca_topic_score_gemma":0.0006911469,"teacher_disagreement_score":0.002740496,"about_ca_system_score_codex":0.00043948795,"about_ca_system_score_gemma":0.00028181553,"threshold_uncertainty_score":0.00916791},"labels":[],"label_agreement":null},{"id":"W2119703010","doi":"10.1109/newcas.2010.5604005","title":"A 640 &amp;#x00B5;W frequency synthesizer dedicated to implantable medical microsystems in 90-nm CMOS","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"China Aerospace Science and Technology Corporation; Fonds Québécois de la Recherche sur la Nature et les Technologies; Canada Research Chairs; CMC Microsystems","keywords":"CMOS; Phase noise; Electrical engineering; Frequency synthesizer; Voltage-controlled oscillator; Electronic engineering; Direct digital synthesizer; Microsystem; Bandwidth (computing); Phase-locked loop; Voltage; Charge pump; Materials science; Engineering; Capacitor; Telecommunications","score_opus":0.006785595423983115,"score_gpt":0.2439307545660639,"score_spread":0.23714515914208079,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119703010","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36223406,0.0031702742,0.59623337,0.0008684244,0.00059510535,0.00066663447,0.00088680163,0.012589082,0.022756295],"genre_scores_gemma":[0.6803196,0.00071754266,0.29824254,0.00056315307,0.00020604653,0.0002493469,0.00046537395,0.00048269462,0.01875366],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99950385,0.00005696847,0.00003114611,0.00013888953,0.00022695864,0.000042190193],"domain_scores_gemma":[0.9997024,0.00008575438,0.000069956586,0.000034781555,0.000068156995,0.000038941787],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004919729,0.00029923182,0.0003733608,0.00048033867,0.00023959843,0.00044207834,0.0004758749,0.00047390332,0.0037399533],"category_scores_gemma":[0.00066446763,0.00021397586,0.00019033872,0.00026100685,0.00025224374,0.0005211495,0.00024217628,0.00035360543,0.001399487],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001810129,0.000031371204,0.00048234354,0.00014027643,0.000018717548,0.0001726376,0.00010983931,0.0005915794,0.91836363,0.0019751186,0.0015287392,0.07640479],"study_design_scores_gemma":[0.00019878564,0.0020105762,0.0046886937,0.000056028955,0.000090700334,0.0032257773,0.000052199834,0.020451212,0.8801658,0.0008535379,0.08813036,0.00007632964],"about_ca_topic_score_codex":0.00023985283,"about_ca_topic_score_gemma":0.00039089666,"teacher_disagreement_score":0.0037399533,"about_ca_system_score_codex":0.00031898485,"about_ca_system_score_gemma":0.0003028394,"threshold_uncertainty_score":0.012511373},"labels":[],"label_agreement":null},{"id":"W2120316268","doi":"10.1109/ccece.2004.1349756","title":"A 10-Gb/s CMOS sample-and-hold phase detector using dual substrate technique","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Jitter; Detector; Phase detector; Electronic engineering; Synchronous optical networking; Electrical engineering; Dual loop; SerDes; Engineering; Voltage; Telecommunications; Loop (graph theory)","score_opus":0.031627179127955075,"score_gpt":0.2812289654844888,"score_spread":0.2496017863565337,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120316268","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32006198,0.002541019,0.65668577,0.0005022632,0.0004032228,0.00022764258,0.00031366415,0.003582258,0.015682125],"genre_scores_gemma":[0.67039573,0.00072782655,0.3187647,0.0002610157,0.00006519471,0.000054258402,0.00025125756,0.000066860914,0.009413123],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973315,0.00002962807,0.0000150688,0.00006856761,0.00011956203,0.000034124605],"domain_scores_gemma":[0.9997768,0.000052605996,0.000036177407,0.000037605532,0.00006780806,0.00002893693],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021247732,0.00027930306,0.0003066524,0.0002693307,0.00027377726,0.0007601467,0.0006587313,0.00043079458,0.0018656666],"category_scores_gemma":[0.00040748203,0.00031080423,0.00019948077,0.00024430314,0.00020037577,0.0005719123,0.00026573855,0.00049110077,0.00085401797],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002442959,0.00007044477,0.0023744034,0.00018631724,0.000045798515,0.00030342807,0.00010562956,0.0017775142,0.88442355,0.0045051123,0.0014023522,0.10456114],"study_design_scores_gemma":[0.0000716743,0.0011733725,0.0021636018,0.000020697747,0.000090026864,0.0024111585,0.00006618266,0.045380235,0.91716224,0.00055769377,0.030862609,0.000040467607],"about_ca_topic_score_codex":0.00041770784,"about_ca_topic_score_gemma":0.0012122974,"teacher_disagreement_score":0.0018656666,"about_ca_system_score_codex":0.0002997052,"about_ca_system_score_gemma":0.000496008,"threshold_uncertainty_score":0.006241262},"labels":[],"label_agreement":null},{"id":"W2120819308","doi":"10.1109/ccece.2004.1349762","title":"An overview of low-voltage VCO delay cells and a worst-case analysis of supply noise sensitivity","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Cadence; Voltage-controlled oscillator; CMOS; Jitter; Electronic engineering; Linearity; Sensitivity (control systems); Voltage; Phase noise; Electrical engineering; Computer science; Noise (video); Engineering","score_opus":0.017040183755963546,"score_gpt":0.2646459753771961,"score_spread":0.24760579162123253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120819308","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.068133496,0.01225706,0.90607166,0.00011841023,0.00008989055,0.000114730145,0.00019066868,0.0013859826,0.011638117],"genre_scores_gemma":[0.78277636,0.007189484,0.2044866,0.00012939972,0.00012903953,0.00013072281,0.00031803458,0.00033128113,0.004509049],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992642,0.0001613588,0.00004925701,0.00012249987,0.0003115182,0.00009109655],"domain_scores_gemma":[0.9987336,0.00082035817,0.000117698066,0.00009890823,0.00020505815,0.000024406067],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005803884,0.0006827062,0.00045649713,0.00092865026,0.00041834483,0.0014101934,0.0008653566,0.0006031828,0.00217742],"category_scores_gemma":[0.002171029,0.00029338148,0.00039836703,0.0013565581,0.00040163758,0.0010794249,0.00029085518,0.0005859659,0.0005639868],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036137577,0.00007655591,0.004637797,0.0007280788,0.00012668001,0.00040155294,0.00020794143,0.5489257,0.14124976,0.055604015,0.0019041613,0.24577643],"study_design_scores_gemma":[0.000017110628,0.0006284098,0.0011948426,0.00010447718,0.00015263312,0.0012937797,0.00008614984,0.7909175,0.14199351,0.023052828,0.040491946,0.00006680165],"about_ca_topic_score_codex":0.0011303374,"about_ca_topic_score_gemma":0.00092692167,"teacher_disagreement_score":0.00217742,"about_ca_system_score_codex":0.0009516294,"about_ca_system_score_gemma":0.00043305298,"threshold_uncertainty_score":0.0072841644},"labels":[],"label_agreement":null},{"id":"W2120877217","doi":"10.1109/ccece.2003.1226349","title":"Synthesis of a 12-bit complex mixer for FPGA implementation","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada; Royal Military College of Canada","funders":"Defence Research and Development Canada","keywords":"Field-programmable gate array; Computer science; Multiplier (economics); Scalability; Adder; Interpolation (computer graphics); Computer architecture; Computer hardware; Parallel computing; Artificial intelligence","score_opus":0.03414966425361941,"score_gpt":0.29845487052693076,"score_spread":0.26430520627331133,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120877217","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.093961634,0.0005132169,0.86826587,0.00022866024,0.0002267759,0.00047579827,0.000525624,0.0033055856,0.032496892],"genre_scores_gemma":[0.40605104,0.00030268883,0.5801676,0.000105519444,0.000059172708,0.00020764196,0.0006092388,0.00016765864,0.012329417],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999175,0.000011576273,0.000007125912,0.000015198276,0.0000313789,0.000017152423],"domain_scores_gemma":[0.99988556,0.0000315139,0.00001395981,0.000014583564,0.000043154076,0.000011271197],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016343246,0.0003833402,0.00023033842,0.00038298278,0.00025298508,0.0005386334,0.00030915666,0.00023258214,0.009805835],"category_scores_gemma":[0.0002907044,0.00019682662,0.0001494299,0.00025367053,0.00011313497,0.0002704343,0.00012851281,0.00029789028,0.0023356525],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005438391,0.0001313219,0.0010718391,0.00039078228,0.000054464675,0.0004914018,0.00018440436,0.018400438,0.64143634,0.019279849,0.0043517174,0.3136636],"study_design_scores_gemma":[0.0005027583,0.0017358144,0.0029622132,0.00015856742,0.00011771914,0.001268026,0.00011285711,0.18607938,0.67424786,0.0039727692,0.12875596,0.00008603059],"about_ca_topic_score_codex":0.00056324434,"about_ca_topic_score_gemma":0.0014929859,"teacher_disagreement_score":0.009805835,"about_ca_system_score_codex":0.00025920395,"about_ca_system_score_gemma":0.00054290635,"threshold_uncertainty_score":0.032803774},"labels":[],"label_agreement":null},{"id":"W2121711436","doi":"10.1109/ccece.2011.6030551","title":"Process variation compensated voltage controlled ring oscillator with Subtraction-based Voltage Controlled Current Source","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Ring oscillator; Voltage; Current source; Process variation; Voltage source; Process corners; Mesh analysis; Process (computing); Ring (chemistry); Current (fluid); Computer science; Electrical engineering; Materials science; Optoelectronics; Dropout voltage; Engineering; Chemistry","score_opus":0.01685760913513685,"score_gpt":0.23140531874902676,"score_spread":0.21454770961388991,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121711436","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24024586,0.0018441939,0.7470547,0.00040544668,0.0004473658,0.0001326903,0.00011431095,0.0020869751,0.0076683955],"genre_scores_gemma":[0.8806652,0.00032047354,0.114856824,0.00015467727,0.00014623099,0.000039767052,0.00011024092,0.000050830975,0.0036557193],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996358,0.000034110155,0.00002100516,0.000093180905,0.00019046901,0.000025464939],"domain_scores_gemma":[0.99967563,0.00007107524,0.00007114483,0.000034374596,0.00013026666,0.000017545208],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002110637,0.00030554636,0.00028750135,0.0002825403,0.00018387362,0.00039746973,0.0011523168,0.00038289552,0.0010347142],"category_scores_gemma":[0.0004730927,0.00015181559,0.0002867737,0.00025695376,0.00023576662,0.00058433966,0.00023165505,0.0003467678,0.0002705888],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037133263,0.00006954514,0.0015343752,0.00020017916,0.00007256081,0.0003195515,0.000083922016,0.0063435715,0.893988,0.0043470026,0.00082793314,0.09184195],"study_design_scores_gemma":[0.00014161316,0.0014974673,0.002407657,0.00003074457,0.00018408449,0.0021195635,0.000025747036,0.12849788,0.8456449,0.00094922207,0.018431397,0.00006973519],"about_ca_topic_score_codex":0.0003460274,"about_ca_topic_score_gemma":0.0006658568,"teacher_disagreement_score":0.0011523168,"about_ca_system_score_codex":0.00025574735,"about_ca_system_score_gemma":0.0003115575,"threshold_uncertainty_score":0.0034614205},"labels":[],"label_agreement":null},{"id":"W2121853031","doi":"10.1109/ccece.2003.1226453","title":"Design of a programmable digital down-converter structure","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"GSM; Computer science; Passband; Digital down converter; Integrator; Wireless; Electronic engineering; Quadrature (astronomy); Bandwidth (computing); Computer hardware; Digital signal processing; Engineering; Digital signal; Telecommunications; Band-pass filter","score_opus":0.009005535292211243,"score_gpt":0.2005602681454471,"score_spread":0.19155473285323588,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121853031","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03282869,0.000786082,0.94269824,0.00035895227,0.00034940804,0.0003476932,0.00013832681,0.0016515441,0.020841097],"genre_scores_gemma":[0.44189575,0.000696749,0.54319185,0.00051053136,0.00020452663,0.00032489875,0.00024011241,0.00010047074,0.012835051],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997682,0.000027557015,0.000011552578,0.00006110293,0.00011157218,0.000020027152],"domain_scores_gemma":[0.99983716,0.000029413743,0.00001537288,0.000022881159,0.00007808764,0.000017114135],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018788502,0.00031953517,0.00036711572,0.00037344248,0.00037173627,0.00083738397,0.0010236055,0.0006399192,0.0042773737],"category_scores_gemma":[0.00031890458,0.00027062724,0.00023406217,0.000244762,0.0002419577,0.0004976701,0.0002824708,0.000574604,0.001670037],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028638425,0.0001676502,0.0012171946,0.0005894302,0.0000694103,0.0004744921,0.00016718544,0.011340887,0.6461619,0.05676334,0.0042877276,0.2784745],"study_design_scores_gemma":[0.00033468843,0.0015241342,0.0018299093,0.000121280755,0.00016895817,0.0026800123,0.00006505264,0.24102171,0.60458124,0.006079305,0.14148493,0.00010884089],"about_ca_topic_score_codex":0.00029124564,"about_ca_topic_score_gemma":0.00029038833,"teacher_disagreement_score":0.0042773737,"about_ca_system_score_codex":0.00042761536,"about_ca_system_score_gemma":0.00048805273,"threshold_uncertainty_score":0.0143092275},"labels":[],"label_agreement":null},{"id":"W2121955149","doi":"10.1109/test.2001.966708","title":"A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Vernier scale; Jitter; Computer science; Field-programmable gate array; Delay calculation; Computer hardware; Propagation delay","score_opus":0.07123008876189064,"score_gpt":0.2339315738458216,"score_spread":0.16270148508393095,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121955149","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16238722,0.001549655,0.81598854,0.0004010151,0.0004123652,0.00034707048,0.0003606502,0.004153817,0.01439957],"genre_scores_gemma":[0.5529348,0.0005253794,0.4401019,0.00019342397,0.00009422561,0.00010088063,0.00019398518,0.0001212844,0.00573412],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99960405,0.000059086124,0.000030434256,0.00011154907,0.00015595934,0.000039005266],"domain_scores_gemma":[0.99929833,0.00025480767,0.00013797129,0.00014485806,0.000115252165,0.000048878668],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00049653335,0.0002812701,0.00045486196,0.0005551171,0.00026321926,0.0009630018,0.0010283485,0.00055474264,0.0015813208],"category_scores_gemma":[0.00090419943,0.00021834987,0.00023999877,0.0004630666,0.0003822041,0.0007058433,0.00027817042,0.0004993796,0.0005610647],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016529004,0.000045917903,0.0005476696,0.00017237756,0.000020423826,0.0003037341,0.00016084619,0.0016240514,0.91183704,0.010105491,0.00054623984,0.07447088],"study_design_scores_gemma":[0.00009089748,0.000941349,0.0015049122,0.000027508371,0.00006514085,0.0013755859,0.000043297427,0.028931,0.9397485,0.0007077976,0.026490787,0.000073380776],"about_ca_topic_score_codex":0.0005055074,"about_ca_topic_score_gemma":0.000792814,"teacher_disagreement_score":0.0015813208,"about_ca_system_score_codex":0.00044141783,"about_ca_system_score_gemma":0.0004304814,"threshold_uncertainty_score":0.0052900314},"labels":[],"label_agreement":null},{"id":"W2122044705","doi":"10.1049/el:20092136","title":"Comparison of amplitude-optimised bit-edge equalisation with pulse-width modulation in high-speed wireline application","year":2009,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Intersymbol interference; Pulse-amplitude modulation; Backplane; Wireline; Electronic engineering; Transmitter; Pulse-width modulation; Amplitude; Amplitude modulation; Pulse shaping; Computer science; Modulation (music); Bit error rate; Pulse (music); Engineering; Telecommunications; Bandwidth (computing); Electrical engineering; Frequency modulation; Physics; Optics; Channel (broadcasting); Acoustics; Detector; Wireless; Voltage","score_opus":0.013076556495321287,"score_gpt":0.26517578219674826,"score_spread":0.25209922570142695,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122044705","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.63266116,0.0016651772,0.35223678,0.00020550008,0.00015049282,0.0001047302,0.000041649262,0.00059825985,0.012336305],"genre_scores_gemma":[0.9526118,0.00026043263,0.044072907,0.000043440097,0.000022105949,0.000020607722,0.0000393451,0.000029608178,0.0028997213],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99940383,0.00021075131,0.000036203597,0.00004499835,0.00023624624,0.000067921894],"domain_scores_gemma":[0.9991903,0.00041458054,0.000073260664,0.00007409858,0.000223121,0.000024639028],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00068860606,0.0003178789,0.00034596192,0.0003089404,0.0001769949,0.00051143655,0.00046729084,0.0006770032,0.0017613539],"category_scores_gemma":[0.0016077,0.000109715744,0.00017693434,0.0003643769,0.00021840152,0.0007436696,0.0003300158,0.0003182088,0.0002821223],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0069419197,0.00027786204,0.0035955913,0.00055815803,0.00020954513,0.00032184215,0.00024660988,0.1153554,0.4230245,0.006999765,0.0006789845,0.44178984],"study_design_scores_gemma":[0.00023419275,0.002470068,0.008264457,0.00007304264,0.00014739507,0.0006241109,0.00009117905,0.4171668,0.564941,0.0010037653,0.0049263136,0.00005769168],"about_ca_topic_score_codex":0.0004514169,"about_ca_topic_score_gemma":0.0006680854,"teacher_disagreement_score":0.0017613539,"about_ca_system_score_codex":0.00020809688,"about_ca_system_score_gemma":0.00017624683,"threshold_uncertainty_score":0.0058922768},"labels":[],"label_agreement":null},{"id":"W2122073952","doi":"10.1109/jssc.2010.2047156","title":"A 5-Gb/s ADC-Based Feed-Forward CDR in 65 nm CMOS","year":2010,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Computer science; Electrical engineering; Electronic engineering; Engineering","score_opus":0.012028767330108879,"score_gpt":0.2560400490213511,"score_spread":0.2440112816912422,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122073952","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25864545,0.003651407,0.6998575,0.0009346683,0.00077413936,0.0005157342,0.0006259377,0.0101954825,0.024799626],"genre_scores_gemma":[0.7744127,0.0008966485,0.21388383,0.00035806015,0.00015833927,0.000059151775,0.0002472082,0.00008283794,0.009901224],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99932694,0.00007919066,0.00004277919,0.000120739125,0.00033685123,0.00009347603],"domain_scores_gemma":[0.9996495,0.00008125526,0.000044193435,0.000046084206,0.00015431838,0.00002454807],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045464106,0.00030185387,0.00034256294,0.00044997683,0.00033182485,0.00080120895,0.0009018437,0.00071503717,0.0019567348],"category_scores_gemma":[0.0008001186,0.00019374947,0.00026685034,0.00037114616,0.00022054013,0.0008296675,0.00026897757,0.0005261763,0.0010186237],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00061457756,0.0001573617,0.002451536,0.0005347645,0.00010175394,0.00070639054,0.00031477562,0.007060578,0.77503854,0.0075436328,0.004147499,0.2013286],"study_design_scores_gemma":[0.00026361065,0.0018086387,0.004044224,0.00013619843,0.0003249788,0.0026796514,0.00009543904,0.12840891,0.80318254,0.0009195153,0.05804851,0.00008789423],"about_ca_topic_score_codex":0.0024825437,"about_ca_topic_score_gemma":0.0043754824,"teacher_disagreement_score":0.0024825437,"about_ca_system_score_codex":0.00051174936,"about_ca_system_score_gemma":0.0007022226,"threshold_uncertainty_score":0.0065459013},"labels":[],"label_agreement":null},{"id":"W2122217504","doi":"10.1109/iscas.2005.1465818","title":"Measurement of Delay Mismatch Due to Process Variations by Means of Modified Ring Oscillators","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Ring oscillator; Process (computing); Electronic engineering; Chip; Computer science; Measure (data warehouse); CMOS; Ring (chemistry); Process variation; Series (stratigraphy); Engineering; Telecommunications","score_opus":0.016721316447508634,"score_gpt":0.2413939573131333,"score_spread":0.22467264086562466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122217504","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.83743066,0.00050722656,0.15996101,0.000047225156,0.00004981905,0.000048386766,0.00016541277,0.0007419747,0.0010482707],"genre_scores_gemma":[0.96887994,0.000075127566,0.03052152,0.000017645032,0.000011494648,0.000026937372,0.00007078842,0.00003117013,0.00036531573],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993463,0.00016631761,0.00003928393,0.00014553606,0.00025546542,0.000047032667],"domain_scores_gemma":[0.9979367,0.000943398,0.0005770815,0.00022496055,0.0002583087,0.0000596334],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030395796,0.0003372901,0.00017626751,0.00030275105,0.00010197183,0.00020743502,0.0006309118,0.0003165347,0.0005469058],"category_scores_gemma":[0.0024139946,0.00015133675,0.000089048575,0.00026784852,0.0001931977,0.0005240271,0.00024288085,0.00027908877,0.00014544772],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035017575,0.000038439608,0.0043195616,0.00004853275,0.000033654353,0.0001197176,0.000062149324,0.008123468,0.9544813,0.00071372517,0.00010431465,0.031604905],"study_design_scores_gemma":[0.000030425632,0.0009098684,0.007545297,0.0000044628346,0.00003861037,0.0006762016,0.000019312874,0.06121641,0.9272648,0.00037026862,0.0018889104,0.00003544297],"about_ca_topic_score_codex":0.00024214278,"about_ca_topic_score_gemma":0.00033738048,"teacher_disagreement_score":0.0006309118,"about_ca_system_score_codex":0.00023669774,"about_ca_system_score_gemma":0.00011422473,"threshold_uncertainty_score":0.0018295646},"labels":[],"label_agreement":null},{"id":"W2122223781","doi":"10.1109/ccece.2006.277279","title":"A Digital Architecture for Direct Digital-to-RF Converters","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Phase shift module; Computer science; Electronic engineering; Software-defined radio; Digital signal; Waveform; Digital signal processing; Digital down converter; Electronic circuit; Direct digital synthesizer; Phase-locked loop; Engineering; Electrical engineering; Telecommunications; Jitter; Radar","score_opus":0.005047521868874234,"score_gpt":0.19823193193996033,"score_spread":0.1931844100710861,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122223781","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012648949,0.0028102128,0.91435,0.000731091,0.0009859795,0.00018854778,0.00013952584,0.0032828564,0.06486291],"genre_scores_gemma":[0.4487911,0.0035425695,0.47804153,0.0014527255,0.0010076391,0.0003180409,0.0003004629,0.00019774897,0.06634822],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997855,0.000026330272,0.000016980463,0.00004801608,0.000103160055,0.000020050298],"domain_scores_gemma":[0.9998698,0.000029227467,0.000009094193,0.000032736018,0.000048866386,0.00001026513],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001891957,0.00035029312,0.00018329525,0.00042232347,0.00041498194,0.0011647396,0.00087762374,0.0007364931,0.00921044],"category_scores_gemma":[0.0005575462,0.00017586174,0.00017914835,0.0003086916,0.0003410145,0.0010916507,0.00042712074,0.00071254245,0.0032616432],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001903575,0.00013708504,0.0003890534,0.0005076839,0.00003495073,0.0003940881,0.0002356228,0.006548044,0.19473884,0.30762753,0.011448037,0.4777487],"study_design_scores_gemma":[0.00016226384,0.0010010857,0.0007251029,0.00025287105,0.000112715796,0.0026687488,0.00008828814,0.086753234,0.12983924,0.0738478,0.70447356,0.00007525459],"about_ca_topic_score_codex":0.00030521737,"about_ca_topic_score_gemma":0.0004988137,"teacher_disagreement_score":0.00921044,"about_ca_system_score_codex":0.00038057362,"about_ca_system_score_gemma":0.00030893716,"threshold_uncertainty_score":0.030811965},"labels":[],"label_agreement":null},{"id":"W2122675120","doi":"10.1109/pac.1997.753107","title":"Sawtooth wave generation for pre-buncher cavity in ISAC","year":2002,"lang":"en","type":"article","venue":"Proceedings of the 1997 Particle Accelerator Conference (Cat. No.97CH36167)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"TRIUMF","funders":"","keywords":"Sawtooth wave; Waveform; SIGNAL (programming language); Fourier transform; Power (physics); Phase (matter); Physics; Optics; Acoustics; Computer science; Electrical engineering; Engineering; Telecommunications; Voltage","score_opus":0.07849060247443676,"score_gpt":0.2579754911225099,"score_spread":0.17948488864807313,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122675120","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89369166,0.00052518904,0.086335614,0.00034777223,0.00018161614,0.00015909044,0.00013784382,0.0018061813,0.016815051],"genre_scores_gemma":[0.9429188,0.0001658237,0.050885376,0.00006454451,0.000039326114,0.000071013324,0.00010348865,0.00009088452,0.0056607495],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99974066,0.000026849564,0.0000068045842,0.000057306934,0.00011981896,0.00004860706],"domain_scores_gemma":[0.99955255,0.00012231026,0.000059848444,0.000057157307,0.00016676173,0.00004135882],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029898516,0.00023477111,0.00037533249,0.00028442816,0.00046638216,0.00042581273,0.0004764323,0.0003848279,0.0019709612],"category_scores_gemma":[0.000560962,0.00021429929,0.000114188995,0.00029020567,0.00045762703,0.00035727245,0.00029070105,0.00051941175,0.0005216495],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015390432,0.000041054715,0.00065914076,0.000064710635,0.0000039998467,0.00007636572,0.00012210775,0.001325567,0.9721142,0.0020067454,0.0005539829,0.02287811],"study_design_scores_gemma":[0.000040471798,0.00054582715,0.0040740278,0.000016533388,0.00001185656,0.00026951148,0.00004623162,0.022733102,0.9647857,0.0005562642,0.006895465,0.000025120045],"about_ca_topic_score_codex":0.0006880889,"about_ca_topic_score_gemma":0.0016583872,"teacher_disagreement_score":0.0019709612,"about_ca_system_score_codex":0.0006014804,"about_ca_system_score_gemma":0.0006683484,"threshold_uncertainty_score":0.006593466},"labels":[],"label_agreement":null},{"id":"W2122860598","doi":"10.1109/ccece.2006.277635","title":"Bandwidth Expansion in Sigma-Delta PLLs Using Multiphase VCOs","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Voltage-controlled oscillator; Delta-sigma modulation; Phase noise; Electronic engineering; Noise shaping; Clock generator; CMOS; Bandwidth (computing); Phase-locked loop; Chip; Quantization (signal processing); Engineering; Frequency synthesizer; Electrical engineering; Voltage; Computer science; Telecommunications; Clock signal; Jitter","score_opus":0.013344885539745296,"score_gpt":0.23958773008385573,"score_spread":0.22624284454411042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122860598","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6673465,0.0020393464,0.3237896,0.00020770032,0.00007408558,0.000030322224,0.00004432852,0.0013812903,0.00508681],"genre_scores_gemma":[0.96892583,0.00018551541,0.029610835,0.000031640724,0.000019460203,0.000012119617,0.000024451478,0.000027337022,0.0011627745],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997048,0.000061007242,0.000015665042,0.00005253894,0.00013438583,0.000031624975],"domain_scores_gemma":[0.99963593,0.00018223158,0.000055250213,0.00004030378,0.00006787711,0.00001830894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000258912,0.00020268235,0.00016861112,0.00044140837,0.0001586604,0.00031606844,0.0003382147,0.00028126367,0.0011757498],"category_scores_gemma":[0.00081977237,0.00016549096,0.00009636597,0.00028106075,0.00017212474,0.00051504053,0.00027557218,0.00023227876,0.00017251463],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00076544477,0.000074572854,0.0022556228,0.00014871315,0.000019301955,0.0002348889,0.00024315555,0.013212236,0.7886296,0.0064952485,0.00032284905,0.18759842],"study_design_scores_gemma":[0.00014264937,0.0011595339,0.005191563,0.00008142735,0.000064452186,0.0013410635,0.00010329128,0.26898235,0.70355225,0.0060106223,0.013330326,0.000040554503],"about_ca_topic_score_codex":0.00025940346,"about_ca_topic_score_gemma":0.00048771137,"teacher_disagreement_score":0.0011757498,"about_ca_system_score_codex":0.00022329007,"about_ca_system_score_gemma":0.00011165267,"threshold_uncertainty_score":0.0039333105},"labels":[],"label_agreement":null},{"id":"W2123312266","doi":"10.1109/socc.2004.1362442","title":"An adaptive 4-PAM decision-feedback equalizer for chip-to-chip signaling","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Transceiver; Computer science; Equalizer; Adaptive equalizer; Electronic engineering; CMOS; Chip; Channel (broadcasting); Calibration; System on a chip; SIGNAL (programming language); Adaptation (eye); Impulse response; Computer hardware; Engineering; Embedded system; Telecommunications; Mathematics","score_opus":0.028748965910940262,"score_gpt":0.2923555060550324,"score_spread":0.2636065401440921,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123312266","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041011617,0.00066386245,0.94975245,0.00033078808,0.00025974555,0.00008277048,0.00008176187,0.0011369714,0.0066801216],"genre_scores_gemma":[0.5158305,0.00057922443,0.46811697,0.0004917279,0.00020065549,0.00010300912,0.0001533019,0.000054240856,0.014470352],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997377,0.00005450875,0.000012768624,0.00005128408,0.00010633973,0.000037409405],"domain_scores_gemma":[0.99982363,0.00006886801,0.000017432083,0.000019750858,0.00006065988,0.00000974563],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031167455,0.00032769114,0.00028316246,0.0003942624,0.00032799118,0.00040950225,0.0007066019,0.0005816072,0.0026789375],"category_scores_gemma":[0.0007411276,0.00017077228,0.0002259321,0.00031275058,0.00021567267,0.00051414856,0.0002813873,0.00049408374,0.000744925],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005191957,0.00011417895,0.00134859,0.00013723012,0.000085757005,0.00029903944,0.00010595142,0.026341723,0.47667557,0.020872794,0.004105643,0.4693944],"study_design_scores_gemma":[0.00014080718,0.0007358262,0.0023817094,0.000054004122,0.00014158481,0.0012673119,0.000049808223,0.51707536,0.4156221,0.004959233,0.05749126,0.00008093514],"about_ca_topic_score_codex":0.00048831216,"about_ca_topic_score_gemma":0.0013445863,"teacher_disagreement_score":0.0026789375,"about_ca_system_score_codex":0.00031874442,"about_ca_system_score_gemma":0.0003127503,"threshold_uncertainty_score":0.008961916},"labels":[],"label_agreement":null},{"id":"W2123352527","doi":"10.1109/tim.2009.2013685","title":"A Delay Generation Technique for Narrow Time Interval Measurement","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"CMOS; Electronic engineering; Time-to-digital converter; Dynamic range; Amplifier; Interval (graph theory); Computer science; Chip; Picosecond; Voltage; Electronic circuit; Electrical engineering; Engineering; Physics; Mathematics; Optics","score_opus":0.04732255608672182,"score_gpt":0.25614203863955715,"score_spread":0.20881948255283533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123352527","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021696616,0.0012685551,0.9730837,0.00011341476,0.00025180384,0.00009557614,0.000097436496,0.0013132549,0.0020796198],"genre_scores_gemma":[0.25191936,0.0008066169,0.74383813,0.00016172713,0.00016653705,0.0001309796,0.00014054876,0.00008574883,0.0027503143],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994537,0.00008321245,0.000025877129,0.00015262651,0.00023973676,0.000044920023],"domain_scores_gemma":[0.99907386,0.00029572228,0.00017819418,0.00018198795,0.00021981099,0.00005039382],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003869632,0.0006106016,0.0004367955,0.0010626013,0.000442686,0.000605996,0.0013105659,0.00065731467,0.0017046883],"category_scores_gemma":[0.0009944836,0.00030299192,0.00024721448,0.0010758641,0.000500091,0.0012036613,0.00066676014,0.00080380245,0.0006247069],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002188844,0.00006767963,0.001228577,0.00023446616,0.00003545268,0.00014730816,0.00016552258,0.0027982716,0.741573,0.012763885,0.00127102,0.23949596],"study_design_scores_gemma":[0.000100719546,0.0008808089,0.0022651905,0.000044990815,0.00013041326,0.0020839237,0.00007085431,0.10355305,0.8286846,0.0050156577,0.057034686,0.00013507283],"about_ca_topic_score_codex":0.000445895,"about_ca_topic_score_gemma":0.00092928094,"teacher_disagreement_score":0.0017046883,"about_ca_system_score_codex":0.0007238797,"about_ca_system_score_gemma":0.0005034716,"threshold_uncertainty_score":0.0057027936},"labels":[],"label_agreement":null},{"id":"W2123587604","doi":"10.1109/cnsr.2008.25","title":"A Simple Low-Noise Subharmonically Injection-Locked Oscillator for Low-Cost RF Synthesizers and Front-Ends for Wireless Communications","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada; Atlantic Canada Opportunities Agency","keywords":"Phase noise; dBc; Electrical engineering; Heterojunction bipolar transistor; Injection locking; Transistor; Voltage-controlled oscillator; Electronic engineering; Physics; Engineering; Bipolar junction transistor; Voltage","score_opus":0.026937901188532645,"score_gpt":0.26569713666454803,"score_spread":0.23875923547601538,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123587604","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27033916,0.0058692424,0.70801044,0.0006952136,0.0007974811,0.0004025491,0.00024904165,0.002091759,0.011545107],"genre_scores_gemma":[0.67736787,0.0012321546,0.30545178,0.00043698354,0.00046945337,0.00018272748,0.00022980972,0.000116453346,0.014512708],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978346,0.000022661818,0.0000102438435,0.000049174152,0.00011784483,0.000016617509],"domain_scores_gemma":[0.9998487,0.00003422601,0.000037138725,0.000017974777,0.000037940343,0.000023979455],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017729253,0.00041097918,0.00045744627,0.0002957571,0.00018151569,0.00047135222,0.0008225035,0.00067154854,0.0023361915],"category_scores_gemma":[0.00027530667,0.00024382563,0.0002836707,0.0001710534,0.00020201963,0.00066558557,0.00021148977,0.0005182526,0.0011581464],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006633372,0.000034762263,0.00036999598,0.00015149673,0.000015573269,0.00013066376,0.000028769666,0.0003208278,0.9704479,0.0018373954,0.00033761383,0.026258744],"study_design_scores_gemma":[0.00023241511,0.003143966,0.0039044688,0.00006652983,0.0001866265,0.0034209674,0.00004934313,0.041559607,0.8769169,0.001797553,0.068625934,0.000095707706],"about_ca_topic_score_codex":0.00010774944,"about_ca_topic_score_gemma":0.00046349497,"teacher_disagreement_score":0.0023361915,"about_ca_system_score_codex":0.00020023462,"about_ca_system_score_gemma":0.00020912282,"threshold_uncertainty_score":0.007815361},"labels":[],"label_agreement":null},{"id":"W2124392952","doi":"10.1109/issse.2007.4294521","title":"Frequency Dividers Implementing Custom Cells with Resistor Tail Bias","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Resistor; CMOS; Electronic engineering; Electrical engineering; Computer science; Phase noise; Noise (video); Frequency divider; Engineering; Voltage","score_opus":0.019214736600181862,"score_gpt":0.23347705933286148,"score_spread":0.21426232273267962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124392952","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7203593,0.001224332,0.24936473,0.00029841633,0.00056624337,0.00028018624,0.0004429144,0.0056832572,0.021780511],"genre_scores_gemma":[0.9136894,0.0005009157,0.07277016,0.0001816537,0.000071759525,0.00006495583,0.00023092088,0.00021278318,0.01227741],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99974185,0.000022536047,0.000026676422,0.00006769276,0.00009732467,0.00004382184],"domain_scores_gemma":[0.9994873,0.000113554794,0.00011875056,0.000174583,0.000085131374,0.000020545209],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018457783,0.00032541476,0.00022589485,0.00024538586,0.00016936746,0.00058904284,0.0009467707,0.00041691438,0.0033714352],"category_scores_gemma":[0.00060918357,0.00019060024,0.00030308578,0.00028477114,0.00023602013,0.00084115576,0.0003562195,0.00035537322,0.0010603697],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020580045,0.00007683867,0.0007241875,0.00014960696,0.00003113719,0.0002753074,0.000108944296,0.0024786517,0.9472317,0.005679285,0.0007038824,0.042334557],"study_design_scores_gemma":[0.000039479994,0.0004460257,0.0010149454,0.000015924881,0.000053072206,0.0008615805,0.000026162035,0.010673459,0.96380025,0.0006876702,0.022354707,0.000026673557],"about_ca_topic_score_codex":0.00037851412,"about_ca_topic_score_gemma":0.00089324685,"teacher_disagreement_score":0.0033714352,"about_ca_system_score_codex":0.00029151843,"about_ca_system_score_gemma":0.00020016266,"threshold_uncertainty_score":0.011278629},"labels":[],"label_agreement":null},{"id":"W2124454658","doi":"10.1109/iscas.2005.1465628","title":"An All-Digital Data Recovery Circuit Optimization using Matlab/Simulink","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Government of Ontario","keywords":"Jitter; Computer science; Software portability; MATLAB; Data recovery; Interval (graph theory); Detector; Electronic engineering; Real-time computing; Computer hardware; Engineering","score_opus":0.07374404143667558,"score_gpt":0.2958115386155444,"score_spread":0.2220674971788688,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124454658","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06283554,0.00016234012,0.91781783,0.00016267318,0.00003936094,0.00019204691,0.00039048714,0.003969032,0.014430687],"genre_scores_gemma":[0.66433364,0.0002491442,0.32274306,0.000048715054,0.000007920882,0.0005186091,0.0002776186,0.00032297973,0.011498315],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99987626,0.000022419368,0.000007788999,0.000020767771,0.00005946921,0.00001333716],"domain_scores_gemma":[0.99981886,0.00007366986,0.00002759302,0.000019572877,0.000055332883,0.0000049948753],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027127823,0.0006151728,0.00030673426,0.0002474968,0.00021471099,0.0004077161,0.00047737354,0.0002522745,0.0053379773],"category_scores_gemma":[0.0005898412,0.00019934993,0.00033279235,0.00016448193,0.00013223969,0.00029458167,0.00019462673,0.00035644832,0.00063619093],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014367455,0.00006868572,0.0005367581,0.00040052296,0.00005204545,0.000087862594,0.00007365501,0.90179497,0.034753926,0.0050052623,0.0012257579,0.05585682],"study_design_scores_gemma":[0.00003393169,0.00011949389,0.00018565418,0.000015745338,0.000023491337,0.00004766416,0.0000117019235,0.9700132,0.024558488,0.00069147476,0.004290826,0.000008460584],"about_ca_topic_score_codex":0.0025907527,"about_ca_topic_score_gemma":0.002687652,"teacher_disagreement_score":0.0053379773,"about_ca_system_score_codex":0.0003397368,"about_ca_system_score_gemma":0.0006405867,"threshold_uncertainty_score":0.017857313},"labels":[],"label_agreement":null},{"id":"W2124743709","doi":"10.1109/iscas.1999.780632","title":"A low-power CMOS frequency synthesizer design methodology for wireless applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Electronic engineering; Phase-locked loop; CMOS; Phase noise; Delta-sigma modulation; Computer science; Wireless; Frequency synthesizer; Direct digital synthesizer; Dissipation; Power (physics); Engineering; Telecommunications; Physics","score_opus":0.06230206512034696,"score_gpt":0.2961531871778204,"score_spread":0.23385112205747344,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124743709","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018945707,0.00013004037,0.9956423,0.000046939844,0.000025601339,0.00007898449,0.000023337108,0.00033963632,0.0018185432],"genre_scores_gemma":[0.051495757,0.00034543042,0.9431448,0.00006648736,0.00004457726,0.00026440475,0.00008172651,0.0001107934,0.0044460404],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99967575,0.000050628874,0.000020033478,0.000043898828,0.0001920394,0.00001771445],"domain_scores_gemma":[0.9997967,0.00005041898,0.000040362236,0.00003259233,0.000072943534,0.000006948738],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042197536,0.0005716063,0.0003172903,0.00043915876,0.00033790243,0.0005189637,0.00060571387,0.00029368626,0.002956047],"category_scores_gemma":[0.00054598524,0.000260733,0.00039753717,0.00022111218,0.00023997178,0.00043813264,0.0002860438,0.00053689064,0.0011332305],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044336026,0.0000737638,0.00047012084,0.00060804724,0.000074107316,0.00024912716,0.0001616268,0.07440254,0.37078145,0.07148257,0.0043962193,0.47725615],"study_design_scores_gemma":[0.000090924485,0.0006154599,0.0006922489,0.00011100986,0.00011267932,0.0013685584,0.0000487194,0.5037833,0.29667056,0.02720785,0.16923597,0.00006273277],"about_ca_topic_score_codex":0.0004166754,"about_ca_topic_score_gemma":0.0008510335,"teacher_disagreement_score":0.002956047,"about_ca_system_score_codex":0.0003430533,"about_ca_system_score_gemma":0.0007285883,"threshold_uncertainty_score":0.009888887},"labels":[],"label_agreement":null},{"id":"W2124786580","doi":"10.1109/newcas.2010.5603953","title":"A charge-pump with a high output swing for PLL and CDR applications","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Intel Corporation","keywords":"Charge pump; Phase-locked loop; Swing; Voltage; Control theory (sociology); Overhead (engineering); CMOS; Power (physics); Electronic engineering; Computer science; Engineering; Electrical engineering; Physics; Capacitor; Control (management); Phase noise","score_opus":0.007704787155200906,"score_gpt":0.21367002536548113,"score_spread":0.20596523821028023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124786580","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10991806,0.0033160832,0.8756386,0.0010494513,0.0007258138,0.00019516429,0.00014721115,0.0021212765,0.006888379],"genre_scores_gemma":[0.71494323,0.0014588134,0.27456465,0.0008199318,0.0003890752,0.00012261361,0.00010615432,0.00013845979,0.0074570617],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997911,0.00002398967,0.00001372282,0.000038605373,0.00010991954,0.000022715565],"domain_scores_gemma":[0.9996916,0.00007922983,0.000056103978,0.00003348796,0.000113054,0.000026531736],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027586817,0.00029530883,0.00029438347,0.00033866093,0.00028501207,0.00065321266,0.00072032097,0.00069045497,0.0021727402],"category_scores_gemma":[0.0006377496,0.00016735726,0.00021071143,0.0003979118,0.0002457736,0.0009123912,0.00036844035,0.0006277936,0.0006598746],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015757271,0.000036051264,0.000321805,0.00020546436,0.000015302554,0.00021537162,0.000055727116,0.0005778154,0.92295474,0.0076097986,0.0009774157,0.06687297],"study_design_scores_gemma":[0.0001528256,0.0012847647,0.001306518,0.000067421795,0.000101749916,0.0029770543,0.00004373464,0.03502437,0.8938885,0.0023941856,0.062706314,0.000052494437],"about_ca_topic_score_codex":0.00016193444,"about_ca_topic_score_gemma":0.00030085232,"teacher_disagreement_score":0.0021727402,"about_ca_system_score_codex":0.00021098825,"about_ca_system_score_gemma":0.00033830357,"threshold_uncertainty_score":0.007268548},"labels":[],"label_agreement":null},{"id":"W2124962809","doi":"10.1109/iscas.2000.856309","title":"A new fully integrated CMOS phase-locked loop with low jitter and fast lock time","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Jitter; Delay-locked loop; Loop (graph theory); CMOS; Charge pump; Phase frequency detector; Phase detector; Control theory (sociology); Sensitivity (control systems); Topology (electrical circuits); Lock (firearm); Electronic engineering; Voltage; Power (physics); Feedback loop; Computer science; Physics; Engineering; Electrical engineering; Mathematics; Capacitor","score_opus":0.006353902298328518,"score_gpt":0.19296219317204188,"score_spread":0.18660829087371336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124962809","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06271742,0.002708796,0.91137224,0.00054907287,0.00094677316,0.00016951477,0.00029816126,0.003577903,0.017660167],"genre_scores_gemma":[0.46142653,0.0009917404,0.51778626,0.0008917611,0.0005440076,0.00013375541,0.00033332244,0.00014234129,0.017750276],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996475,0.000022638385,0.00001940331,0.000092640075,0.00017968271,0.000038132086],"domain_scores_gemma":[0.999848,0.00002635782,0.000025761317,0.000016060283,0.000060811322,0.00002303168],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018999366,0.00023010926,0.00032293273,0.00023189903,0.00019992022,0.0006418442,0.00072023517,0.00047980074,0.002180684],"category_scores_gemma":[0.00033424833,0.00021848442,0.00023224,0.0002414369,0.0001946243,0.0007975188,0.0003760445,0.00041996804,0.0006051937],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002629393,0.00005975044,0.00043544386,0.00033025787,0.000043212607,0.00043630664,0.000117163094,0.0037141012,0.73974586,0.017737765,0.0031096009,0.23400752],"study_design_scores_gemma":[0.00059933495,0.002622635,0.003214658,0.000101158126,0.00031927254,0.005832655,0.000056347184,0.15809092,0.5624122,0.009559378,0.25701222,0.00017921584],"about_ca_topic_score_codex":0.00023000968,"about_ca_topic_score_gemma":0.0005951174,"teacher_disagreement_score":0.002180684,"about_ca_system_score_codex":0.00028071206,"about_ca_system_score_gemma":0.0004264979,"threshold_uncertainty_score":0.0072951317},"labels":[],"label_agreement":null},{"id":"W2125041285","doi":"10.1109/tcsii.2008.921784","title":"Current-Mode Phase-Locked Loops With CMOS Active Transformers","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Phase-locked loop; Transformer; Electrical engineering; Electronic engineering; Optoelectronics; Materials science; Voltage; Engineering; Phase noise","score_opus":0.022727487372561687,"score_gpt":0.2573059726574572,"score_spread":0.2345784852848955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125041285","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014105885,0.0014378092,0.96993613,0.00016571578,0.00020045303,0.00006580614,0.00007040543,0.002290441,0.011727354],"genre_scores_gemma":[0.5679318,0.0022369237,0.41967273,0.0003676919,0.00030654887,0.00012234505,0.00015781085,0.00020371085,0.009000594],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995109,0.000070296395,0.000033478842,0.00008861493,0.00025602433,0.000040682495],"domain_scores_gemma":[0.99967206,0.00013341656,0.000052637573,0.000043052096,0.00008723984,0.000011611617],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029453138,0.0003998452,0.00022432311,0.00030664247,0.0001929396,0.00076038216,0.0009631165,0.00044577688,0.002877225],"category_scores_gemma":[0.0011196176,0.00023148747,0.0003187842,0.00041697975,0.00033490986,0.0011866762,0.00039104163,0.000451199,0.0011991474],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004551083,0.0001313272,0.0014704013,0.0006639638,0.000070487375,0.0004071779,0.0003455234,0.030978385,0.42783055,0.08843884,0.0039608167,0.44524744],"study_design_scores_gemma":[0.0002548753,0.0012373434,0.0008564013,0.00015860735,0.00022313968,0.001956514,0.00009301065,0.2898806,0.45741022,0.032273203,0.21557607,0.00007999414],"about_ca_topic_score_codex":0.00045762336,"about_ca_topic_score_gemma":0.00067708996,"teacher_disagreement_score":0.002877225,"about_ca_system_score_codex":0.00046003482,"about_ca_system_score_gemma":0.00030591188,"threshold_uncertainty_score":0.009625316},"labels":[],"label_agreement":null},{"id":"W2125398712","doi":"10.1109/tcsii.2002.805020","title":"Analysis of a half-rate bang-bang phase-locked-loop","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; Jitter; Lock (firearm); Loop (graph theory); Emphasis (telecommunications); Control theory (sociology); Range (aeronautics); Phase detector; Phase (matter); Computer science; Physics; Engineering; Mathematics; Control (management); Telecommunications; Aerospace engineering; Structural engineering","score_opus":0.026716999980708696,"score_gpt":0.23696730213023587,"score_spread":0.21025030214952717,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125398712","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08068404,0.0008424389,0.8961741,0.00013279916,0.000083896004,0.000103006445,0.000117055795,0.00072181795,0.021140886],"genre_scores_gemma":[0.942586,0.00063573814,0.044955876,0.00007611005,0.0000338195,0.00008137447,0.000078493555,0.000101857775,0.011450803],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998248,0.000018699955,0.00000700308,0.000022879916,0.00011118601,0.00001533465],"domain_scores_gemma":[0.9997855,0.000100354715,0.000035512647,0.000015617632,0.000053722564,0.000009276864],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020630876,0.00027829138,0.00032105064,0.000289344,0.00022789094,0.0005586871,0.0004776221,0.0004506379,0.0035266092],"category_scores_gemma":[0.000686667,0.00022177705,0.00028960643,0.00018126007,0.00026009989,0.00040273546,0.00020402292,0.00030971927,0.0006491375],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004980403,0.00006312192,0.001815015,0.0006106693,0.000100873745,0.0009764732,0.00033375435,0.4463194,0.36244285,0.104480505,0.0012212467,0.08113795],"study_design_scores_gemma":[0.000010297588,0.00010294117,0.00044812815,0.000016004069,0.000017453254,0.00019970555,0.000013988887,0.9794113,0.013462782,0.0032915033,0.0030120926,0.000013710523],"about_ca_topic_score_codex":0.0012302727,"about_ca_topic_score_gemma":0.00055141596,"teacher_disagreement_score":0.0035266092,"about_ca_system_score_codex":0.00034000268,"about_ca_system_score_gemma":0.0005161611,"threshold_uncertainty_score":0.011797667},"labels":[],"label_agreement":null},{"id":"W2125696895","doi":"10.1109/newcas.2007.4487971","title":"FPGA Emulation environment of different digital carrier synchronizers","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Synchronizer; Field-programmable gate array; Emulation; Computer science; Synchronization (alternating current); Demodulation; Phase-locked loop; Embedded system; Carrier recovery; Electronic engineering; Hardware emulation; Computer hardware; Engineering; Telecommunications; Jitter","score_opus":0.00635305914237579,"score_gpt":0.20091830124326693,"score_spread":0.19456524210089113,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125696895","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47000256,0.0006239877,0.4827848,0.00026753359,0.0002522401,0.0003148098,0.00056310854,0.013123632,0.032067355],"genre_scores_gemma":[0.9397033,0.00014573462,0.05457057,0.00006666518,0.000024177041,0.00008640751,0.00028005114,0.00019625611,0.0049269735],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99977666,0.00005251326,0.0000130882,0.00003800391,0.00007976593,0.00003999382],"domain_scores_gemma":[0.99978167,0.00007029499,0.000032517917,0.00004944333,0.000046734523,0.00001932974],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001962122,0.0005311486,0.0001514934,0.00042105236,0.00015378615,0.00031541946,0.0004645397,0.00020170146,0.0036241366],"category_scores_gemma":[0.000473764,0.00011603835,0.0001095324,0.00013408423,0.00016621398,0.0002859323,0.00015613831,0.0002295855,0.00045691372],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002375303,0.0003842774,0.0092482725,0.00060103677,0.000101615195,0.0018535584,0.0007191245,0.09781391,0.469931,0.020786881,0.008704933,0.38748],"study_design_scores_gemma":[0.00030093765,0.0014221886,0.0042832545,0.000048955593,0.00008677848,0.001143863,0.000076251454,0.18237525,0.7697906,0.0011687442,0.039252266,0.000050892904],"about_ca_topic_score_codex":0.0005427424,"about_ca_topic_score_gemma":0.0005151923,"teacher_disagreement_score":0.0036241366,"about_ca_system_score_codex":0.00029859744,"about_ca_system_score_gemma":0.00021804863,"threshold_uncertainty_score":0.012123942},"labels":[],"label_agreement":null},{"id":"W2125908308","doi":"10.1109/iscas.1992.230357","title":"Adaptive phase locked loop for video signal sampling","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Computer science; Electronic engineering; Transconductance; Bandwidth (computing); Sampling (signal processing); Adaptive filter; Oversampling; SIGNAL (programming language); Filter (signal processing); Jitter; Engineering; Electrical engineering; Telecommunications; Voltage; Transistor","score_opus":0.05067433285716712,"score_gpt":0.30252827541837796,"score_spread":0.25185394256121085,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125908308","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011301997,0.005716671,0.95730704,0.000471579,0.0006045573,0.0001023126,0.000075341006,0.002210745,0.022209687],"genre_scores_gemma":[0.3751127,0.0064174924,0.5634432,0.0020100453,0.0015208278,0.0002784863,0.00039645893,0.0002716333,0.050549157],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996828,0.000052674248,0.0000149788375,0.000056640278,0.0001702268,0.000022783264],"domain_scores_gemma":[0.99981767,0.00007148672,0.000017569406,0.000020445028,0.00006321389,0.000009743323],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021239609,0.00027432622,0.00021073692,0.0004429564,0.00020970407,0.0006152704,0.00058293866,0.0007062376,0.004390806],"category_scores_gemma":[0.00072211586,0.00009096689,0.00018658426,0.00045369292,0.00025081777,0.00066953263,0.0002670552,0.00055292196,0.0021972111],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020545625,0.00006512058,0.00044971952,0.00025460674,0.0000327479,0.0004118802,0.00016535156,0.0041986746,0.2500504,0.06800235,0.0074569783,0.6687068],"study_design_scores_gemma":[0.00011939505,0.0007842641,0.0010696952,0.00013007871,0.00010409563,0.002445088,0.000050103823,0.17998116,0.26344472,0.026063524,0.5257235,0.0000843736],"about_ca_topic_score_codex":0.0004392488,"about_ca_topic_score_gemma":0.0006862071,"teacher_disagreement_score":0.004390806,"about_ca_system_score_codex":0.00040105512,"about_ca_system_score_gemma":0.00016588575,"threshold_uncertainty_score":0.01468873},"labels":[],"label_agreement":null},{"id":"W2125921681","doi":"10.1109/pesc.1989.48571","title":"A phase-locked-loop synchronization scheme for parallel operation of modular power supplies","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Phase-locked loop; Synchronization (alternating current); Transient (computer programming); Modular design; Computer science; Power (physics); SIGNAL (programming language); Loop (graph theory); Control theory (sociology); Transient response; Electronic engineering; Phase synchronization; Filter (signal processing); Phase (matter); Flexibility (engineering); Engineering; Electrical engineering; Physics; Mathematics; Telecommunications; Phase noise","score_opus":0.012277728556712018,"score_gpt":0.25888528549453244,"score_spread":0.2466075569378204,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125921681","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11850189,0.00027557625,0.8723466,0.00016023498,0.00012274634,0.00012725411,0.000087315035,0.0017041933,0.006674198],"genre_scores_gemma":[0.83911306,0.00014080587,0.15639783,0.000038716484,0.00006141464,0.00007507484,0.000069658105,0.000048098325,0.0040552802],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99986327,0.00003106347,0.00000923214,0.00003003806,0.000052418938,0.000013989578],"domain_scores_gemma":[0.99988925,0.000024812087,0.000021069136,0.000026707468,0.000030670235,0.0000074528034],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002106861,0.00016901015,0.00013667696,0.00024546214,0.00020286893,0.0003071246,0.0005394149,0.00018095545,0.0025720482],"category_scores_gemma":[0.00051096076,0.000102136975,0.00011680869,0.000265378,0.00023508962,0.00047831162,0.00025086082,0.00023098788,0.0004184894],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00050382933,0.0001090258,0.0011744507,0.00024333455,0.000031384403,0.0002459118,0.00024995807,0.020746278,0.51589817,0.062325638,0.0038355445,0.39463657],"study_design_scores_gemma":[0.00037994672,0.0019619553,0.002367673,0.000057563288,0.0000871685,0.0012023919,0.000041334748,0.3676475,0.5552093,0.015427899,0.055550274,0.0000669477],"about_ca_topic_score_codex":0.00018602947,"about_ca_topic_score_gemma":0.00027744364,"teacher_disagreement_score":0.0025720482,"about_ca_system_score_codex":0.0002529947,"about_ca_system_score_gemma":0.0002209735,"threshold_uncertainty_score":0.008604407},"labels":[],"label_agreement":null},{"id":"W2126150205","doi":"10.1109/imtc.1995.515395","title":"A PC controlled fully automatic active load-pull measurement system using a pseudo-gradient algorithm","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Feature (linguistics); Algorithm; Transistor; Active load; Control theory (sociology); Control (management); Artificial intelligence; Engineering; Voltage; Electrical engineering","score_opus":0.031836309755329084,"score_gpt":0.2197888795521424,"score_spread":0.18795256979681332,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126150205","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040833026,0.00011225206,0.94335353,0.0001349814,0.00009638629,0.00044706665,0.00020356057,0.0095987,0.0052204523],"genre_scores_gemma":[0.36934397,0.00008497762,0.62039953,0.00014347203,0.00006581841,0.00063620385,0.0002429834,0.0004573402,0.008625657],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99905425,0.00014315729,0.000039628885,0.00016231116,0.0005587671,0.000041828916],"domain_scores_gemma":[0.99946505,0.00017270062,0.00006339271,0.00008590049,0.00017084932,0.00004212238],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051167596,0.000689955,0.0006408878,0.00069036713,0.00039434887,0.00074753945,0.0011484179,0.0005217571,0.0052704006],"category_scores_gemma":[0.0008357263,0.00040747097,0.00014174373,0.00044103214,0.0003385854,0.00080871914,0.000519028,0.000530015,0.0018618017],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006578427,0.00025768814,0.0014541862,0.00030843425,0.000051338488,0.00011184531,0.00019673674,0.0047335937,0.60717463,0.0038625957,0.005471282,0.37571985],"study_design_scores_gemma":[0.00046620742,0.0015440478,0.007816702,0.00005746455,0.00007813538,0.0010739292,0.000048686208,0.42082962,0.52164584,0.0018019397,0.044397987,0.00023944669],"about_ca_topic_score_codex":0.00085550523,"about_ca_topic_score_gemma":0.0015371821,"teacher_disagreement_score":0.0052704006,"about_ca_system_score_codex":0.00028090805,"about_ca_system_score_gemma":0.00056118635,"threshold_uncertainty_score":0.017631233},"labels":[],"label_agreement":null},{"id":"W2126265853","doi":"10.1007/s10470-013-0084-0","title":"A 2-D GRO Vernier time-to-digital converter with large input range and small latency","year":2013,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Vernier scale; Time-to-digital converter; Latency (audio); CMOS; Diagonal; Electronic engineering; Computer science; Physics; Engineering; Electrical engineering; Mathematics; Optics; Jitter; Clock signal","score_opus":0.00726124896065003,"score_gpt":0.18137065113277068,"score_spread":0.17410940217212065,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126265853","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.089643165,0.0014509775,0.85642266,0.00058390497,0.000629016,0.0002769511,0.00036628317,0.005434737,0.045192275],"genre_scores_gemma":[0.6043336,0.0006325631,0.3625231,0.0010937906,0.00052084035,0.00013438652,0.0004084824,0.00030572884,0.030047506],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99958044,0.00004092535,0.000018028299,0.000107429085,0.00021650831,0.000036692425],"domain_scores_gemma":[0.9998062,0.00005104961,0.000020763506,0.00003995406,0.00005667002,0.000025456533],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025532587,0.0004115422,0.0004950079,0.000634519,0.00034928106,0.0010296529,0.0008570481,0.00093759823,0.0048757484],"category_scores_gemma":[0.00041112595,0.0002952306,0.0003321752,0.0006952374,0.00021649266,0.000985518,0.00048145646,0.0006155018,0.0018104323],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026928246,0.00010014474,0.00043848803,0.0002131051,0.000030475674,0.00046279177,0.00007770563,0.0021589447,0.8594753,0.009800007,0.0029522607,0.12402151],"study_design_scores_gemma":[0.00018280094,0.0019379935,0.0050668116,0.00007041189,0.00014202217,0.007487733,0.00006399481,0.14535534,0.73833627,0.00380493,0.09735626,0.000195393],"about_ca_topic_score_codex":0.00043385645,"about_ca_topic_score_gemma":0.0011367503,"teacher_disagreement_score":0.0048757484,"about_ca_system_score_codex":0.00030326066,"about_ca_system_score_gemma":0.00038636292,"threshold_uncertainty_score":0.01631099},"labels":[],"label_agreement":null},{"id":"W2126391376","doi":"10.1109/cicc.2006.320973","title":"An Anti-Harmonic Locking, DLL Frequency Multiplier with Low Phase Noise and Reduced Spur","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada; Government of Ontario","keywords":"dBc; Frequency multiplier; Jitter; Phase noise; CMOS; Voltage-controlled oscillator; Phase-locked loop; Frequency offset; Electrical engineering; Electronic engineering; Low-power electronics; Signal generator; Computer science; Physics; Engineering; Chip; Power (physics); Voltage; Power consumption; Orthogonal frequency-division multiplexing","score_opus":0.006684475353019289,"score_gpt":0.23785527420664146,"score_spread":0.23117079885362218,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126391376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36083287,0.0027550368,0.6135995,0.00077281473,0.00041625396,0.00018844755,0.0003249025,0.0030755566,0.01803462],"genre_scores_gemma":[0.80901784,0.00042638375,0.18155868,0.0003892755,0.0002261243,0.0000804417,0.00017584181,0.00007700333,0.008048407],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999713,0.00003576545,0.0000162984,0.0000806645,0.0001247041,0.000029510167],"domain_scores_gemma":[0.9997658,0.00005169915,0.000070670634,0.000030674262,0.000060228267,0.000020898508],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024470806,0.00024565763,0.00022746177,0.00045406414,0.00023490479,0.0004357076,0.00084469275,0.00028655422,0.0016783016],"category_scores_gemma":[0.0004869321,0.0001837299,0.000111107816,0.000318156,0.00023556734,0.00050967635,0.00029926805,0.00032699833,0.00055970665],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028079972,0.000063766165,0.0010955108,0.00024833935,0.000016090124,0.00025781716,0.00008708,0.0010117871,0.82025105,0.004119606,0.00086321216,0.17170487],"study_design_scores_gemma":[0.00020515155,0.0013327638,0.0031552112,0.00003066213,0.00005819844,0.0027632487,0.000025923558,0.0348338,0.9107437,0.00093558995,0.04586737,0.00004840014],"about_ca_topic_score_codex":0.000093687006,"about_ca_topic_score_gemma":0.00026573552,"teacher_disagreement_score":0.0016783016,"about_ca_system_score_codex":0.00031786738,"about_ca_system_score_gemma":0.0002307662,"threshold_uncertainty_score":0.0056144595},"labels":[],"label_agreement":null},{"id":"W2126770430","doi":"10.1109/iscas.2005.1465206","title":"A 1.8V Low-Jitter CMOS Ring Oscillator with Supply Regulation","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Voltage-controlled oscillator; CMOS; Phase noise; Ring oscillator; Chip; Electrical engineering; Electronic engineering; Phase-locked loop; Computer science; Voltage; Engineering","score_opus":0.004339668186385592,"score_gpt":0.18831910379032604,"score_spread":0.18397943560394045,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126770430","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58483785,0.0037862808,0.37121302,0.0014675069,0.0008079108,0.00029077136,0.0004781266,0.007446235,0.029672384],"genre_scores_gemma":[0.9222178,0.00044161407,0.070906736,0.00030043922,0.00013638282,0.000047851318,0.00015205755,0.00014072174,0.0056563243],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995264,0.00007109446,0.000022153505,0.00011574223,0.00020650333,0.000058147252],"domain_scores_gemma":[0.99975985,0.00007178755,0.000050923256,0.0000319001,0.00006672161,0.00001887972],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023364965,0.00028015889,0.00036275273,0.00026966215,0.00026451863,0.0006090782,0.00091928296,0.0005625294,0.0018361099],"category_scores_gemma":[0.0007857449,0.00017285103,0.00016058165,0.00021101722,0.00022811156,0.00046896513,0.00030559968,0.00036920243,0.0005801019],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026314132,0.00009237658,0.0015352903,0.00023388454,0.00002745423,0.00039662432,0.00012379388,0.004846928,0.8848486,0.003503108,0.0017790708,0.10234973],"study_design_scores_gemma":[0.00017522696,0.0016677276,0.003900182,0.00007360756,0.00014465251,0.0023493094,0.000054647986,0.077083826,0.8676599,0.0017468078,0.04507134,0.00007269493],"about_ca_topic_score_codex":0.00041866858,"about_ca_topic_score_gemma":0.0007190847,"teacher_disagreement_score":0.0018361099,"about_ca_system_score_codex":0.00038119633,"about_ca_system_score_gemma":0.00027544057,"threshold_uncertainty_score":0.0061424375},"labels":[],"label_agreement":null},{"id":"W2126825651","doi":"10.1109/ccece.2004.1345096","title":"A voltage-variable time delay element for clock waveforms","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Multivibrator; Waveform; Clock signal; Clock domain crossing; Computer science; Voltage; SIGNAL (programming language); Synchronous circuit; Electronic engineering; Clock skew; Electronic circuit; Propagation delay; Schmitt trigger; Digital clock manager; Electrical engineering; Engineering","score_opus":0.006483709772952466,"score_gpt":0.2126390194775782,"score_spread":0.20615530970462576,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126825651","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10915373,0.0041482872,0.8447122,0.0008201938,0.0013642273,0.00020739716,0.00027519476,0.00216958,0.037149154],"genre_scores_gemma":[0.64119834,0.0014184482,0.33463022,0.0004084862,0.00023098958,0.00009926933,0.00017997809,0.0001510618,0.021683317],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997271,0.000033001936,0.00001647321,0.00007000656,0.00012765963,0.00002586523],"domain_scores_gemma":[0.99965286,0.00011798157,0.00005744542,0.000055291788,0.00008754971,0.00002885558],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002542582,0.0002591706,0.0001781306,0.00034171014,0.0003321825,0.00078887644,0.00073854503,0.0005021383,0.0039345287],"category_scores_gemma":[0.0007960712,0.00013992864,0.00013953891,0.00037903988,0.00038730682,0.0009521564,0.00035130378,0.0006172718,0.0011629725],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002595014,0.00006245901,0.00040031696,0.00023757633,0.00001260215,0.00022002161,0.00015002312,0.0016323222,0.7529536,0.12050613,0.0016491923,0.12191628],"study_design_scores_gemma":[0.000041419808,0.0005306915,0.0003938343,0.00005426419,0.000031787335,0.0010247548,0.000032290776,0.018967478,0.7717767,0.0058908905,0.20121427,0.00004166409],"about_ca_topic_score_codex":0.0001851304,"about_ca_topic_score_gemma":0.00030972515,"teacher_disagreement_score":0.0039345287,"about_ca_system_score_codex":0.0005296766,"about_ca_system_score_gemma":0.00038492255,"threshold_uncertainty_score":0.013162315},"labels":[],"label_agreement":null},{"id":"W2126973135","doi":"10.1109/cicc.2008.4672090","title":"A compact and programmable high-frequency oscillator based on a MEMS resonator","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Resonator; Phase noise; Phase-locked loop; dBc; CMOS; Physics; Frequency offset; Microelectromechanical systems; Electrical engineering; Offset (computer science); Electronic engineering; Frequency synthesizer; Allan variance; Voltage-controlled oscillator; Optoelectronics; Computer science; Engineering; Mathematics; Voltage; Orthogonal frequency-division multiplexing","score_opus":0.015303374049549633,"score_gpt":0.21648272183825223,"score_spread":0.2011793477887026,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126973135","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31724834,0.006839926,0.63952065,0.0012603324,0.0019630974,0.00037655485,0.0003677397,0.0052384217,0.027184919],"genre_scores_gemma":[0.59268594,0.0011802785,0.38973796,0.00033332888,0.0005931255,0.0001344224,0.00014296491,0.00015632104,0.015035602],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999653,0.00003269323,0.000016267884,0.00012155562,0.00015272992,0.000023683135],"domain_scores_gemma":[0.99985325,0.000038847953,0.000032406686,0.000018590916,0.00003061107,0.000026205444],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022169332,0.00030453288,0.0003889934,0.00022315451,0.00026355826,0.00047296533,0.0011528361,0.0005611377,0.002226035],"category_scores_gemma":[0.0002787989,0.00022558146,0.00030112235,0.00020289194,0.00027819668,0.00071815297,0.00035007982,0.00037038446,0.00085507525],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008785642,0.000037455316,0.00022208871,0.000096603464,0.000015908085,0.00018449257,0.00003966217,0.0005877056,0.9544397,0.0029422787,0.0010012947,0.0403449],"study_design_scores_gemma":[0.00032614666,0.0025062612,0.0032858287,0.00004809319,0.00014955083,0.0041739247,0.000046903948,0.05448418,0.8311472,0.001415979,0.10227699,0.00013896426],"about_ca_topic_score_codex":0.00024165337,"about_ca_topic_score_gemma":0.00052217976,"teacher_disagreement_score":0.002226035,"about_ca_system_score_codex":0.00022880253,"about_ca_system_score_gemma":0.00022938398,"threshold_uncertainty_score":0.007446766},"labels":[],"label_agreement":null},{"id":"W2127411808","doi":"10.1109/newcas.2005.1496679","title":"On the Effect of Clock Jitter in IF and RF Direct-Sampling Systems","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); Carleton University; University of Toronto","funders":"","keywords":"Jitter; Autocorrelation; Sampling (signal processing); Computer science; Noise (video); Phase noise; Electronic engineering; Focus (optics); Spectral density; Signal-to-noise ratio (imaging); SIGNAL (programming language); Mathematics; Telecommunications; Engineering; Physics; Statistics; Optics","score_opus":0.008907981241101705,"score_gpt":0.2308065928467144,"score_spread":0.2218986116056127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127411808","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6802776,0.010332463,0.27119565,0.000487826,0.000505069,0.0001015686,0.0002620863,0.0016831707,0.035154555],"genre_scores_gemma":[0.98506445,0.001720076,0.009792878,0.00007007222,0.00024046899,0.000013017508,0.00009045166,0.0002144022,0.0027942127],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99892384,0.00026051287,0.00004374775,0.00010493308,0.0005120108,0.00015496764],"domain_scores_gemma":[0.98914135,0.009121455,0.0006013522,0.00035736756,0.0006542305,0.00012433271],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010033944,0.0005810725,0.0005419917,0.0005828661,0.0005573257,0.00087054947,0.00046456495,0.0005369122,0.004030217],"category_scores_gemma":[0.010128318,0.00018125419,0.00032317944,0.00069937087,0.0004767433,0.0010755417,0.000449571,0.0005097922,0.0007300475],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0064507574,0.0002493605,0.008922744,0.0013953096,0.0002366224,0.0024913517,0.00066311756,0.34040764,0.3197095,0.029887049,0.0018460829,0.28774053],"study_design_scores_gemma":[0.000078100195,0.0018835184,0.013912135,0.00027336238,0.0006500116,0.0026763482,0.0001928708,0.6207766,0.34216902,0.008100935,0.009146963,0.00014008838],"about_ca_topic_score_codex":0.0010642451,"about_ca_topic_score_gemma":0.00088691,"teacher_disagreement_score":0.004030217,"about_ca_system_score_codex":0.00066553993,"about_ca_system_score_gemma":0.00021884218,"threshold_uncertainty_score":0.013482451},"labels":[],"label_agreement":null},{"id":"W2127457129","doi":"10.1109/iscas.2007.378552","title":"Analysis and Performance Evaluation of a Digital Carrier Synchronizer for Modem Applications","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Synchronizer; Demodulation; Phase-locked loop; Computer science; Synchronization (alternating current); Lookup table; Electronic engineering; Synchronizing; Engineering; Jitter; Telecommunications; Transmission (telecommunications)","score_opus":0.01866969791472506,"score_gpt":0.28406171257757945,"score_spread":0.2653920146628544,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127457129","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8466376,0.0013176426,0.14102536,0.00019733064,0.000044051212,0.00009005673,0.00016850987,0.0012452059,0.009274272],"genre_scores_gemma":[0.98617595,0.00023350048,0.011839664,0.000012961422,0.0000101836795,0.000017684175,0.000071755734,0.000027757826,0.0016104481],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995789,0.000090610134,0.000016036465,0.00005169037,0.00022425155,0.00003846541],"domain_scores_gemma":[0.99928135,0.00041570415,0.000065114815,0.00006571783,0.00015850803,0.000013544606],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004479922,0.00027983455,0.0002645396,0.0005667128,0.00015979518,0.00042283686,0.00030039574,0.00032539893,0.0021229864],"category_scores_gemma":[0.0017181581,0.00010018679,0.00016049515,0.00039427142,0.0001714072,0.0004793137,0.00014003622,0.00017889812,0.0003127613],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001921136,0.00016648012,0.00964334,0.00059267634,0.000107212865,0.0002626639,0.00025239686,0.18085775,0.58372414,0.0094427625,0.00128129,0.21174823],"study_design_scores_gemma":[0.000072160015,0.0020943983,0.007813383,0.000026483476,0.000083619794,0.0002577998,0.000060249535,0.60917324,0.37536505,0.00067597587,0.004348193,0.000029433366],"about_ca_topic_score_codex":0.0008958059,"about_ca_topic_score_gemma":0.00069411856,"teacher_disagreement_score":0.0021229864,"about_ca_system_score_codex":0.00057927344,"about_ca_system_score_gemma":0.00028555605,"threshold_uncertainty_score":0.007102132},"labels":[],"label_agreement":null},{"id":"W2127977070","doi":"10.1109/vlsic.2004.1346560","title":"A 2.5-V, 40-Gb/s decision circuit using SiGe BiCMOS logic","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Preamplifier; Emitter-coupled logic; BiCMOS; Inverter; Electrical engineering; Transformer; Electronic engineering; Computer science; Logic gate; Logic level; Flip-flop; Voltage; Pass transistor logic; Topology (electrical circuits); Physics; Engineering; Transistor; CMOS; Amplifier","score_opus":0.04151025447958744,"score_gpt":0.26871286917823317,"score_spread":0.22720261469864572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127977070","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.82276434,0.001897327,0.1425203,0.0012531772,0.00042395774,0.00064665446,0.0013002027,0.0057091685,0.0234848],"genre_scores_gemma":[0.9450746,0.00026236725,0.04629073,0.00031360667,0.00005029516,0.00008515268,0.0002780861,0.00007972499,0.0075654206],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99976784,0.000021354987,0.000013394907,0.000052192172,0.00007721098,0.000067989284],"domain_scores_gemma":[0.9998305,0.00005211118,0.000028278992,0.000015588528,0.000044704433,0.000028850967],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014983726,0.00029487727,0.00027268185,0.00034619306,0.00037409452,0.00054499373,0.0006134994,0.0005104603,0.004400257],"category_scores_gemma":[0.00032697213,0.000256332,0.00015582611,0.00036058883,0.0002586404,0.00051160157,0.00031829224,0.00031768653,0.0008514094],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002745209,0.000084031235,0.00090441486,0.0001420693,0.000029741117,0.00043435412,0.00018814663,0.0008952226,0.9371691,0.00379571,0.00199637,0.05408644],"study_design_scores_gemma":[0.00019536198,0.001511524,0.0043260953,0.00007955693,0.00010405482,0.0025141963,0.00012315251,0.016481137,0.9203086,0.003072955,0.051199548,0.00008381757],"about_ca_topic_score_codex":0.0009779698,"about_ca_topic_score_gemma":0.0018205929,"teacher_disagreement_score":0.004400257,"about_ca_system_score_codex":0.00047755078,"about_ca_system_score_gemma":0.000574177,"threshold_uncertainty_score":0.014720321},"labels":[],"label_agreement":null},{"id":"W2128317992","doi":"10.1109/bipol.1995.493877","title":"Experimental monolithic high speed transceiver for Manchester encoded data","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Transceiver; BiCMOS; Very-large-scale integration; Computer science; Application-specific integrated circuit; Power (physics); Electrical engineering; Electronic engineering; Integrated circuit; Point (geometry); Engineering; Transistor; CMOS; Voltage; Physics","score_opus":0.08571330197708842,"score_gpt":0.27042305437581965,"score_spread":0.18470975239873122,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128317992","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9663418,0.00019715229,0.027408691,0.00011259751,0.00008497621,0.00019707897,0.00028487292,0.00049097417,0.0048818304],"genre_scores_gemma":[0.9778888,0.00008998848,0.015741983,0.000044381686,0.000025887435,0.00011949026,0.00013984024,0.000043798496,0.005905795],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99961084,0.000045331475,0.000013733909,0.000085010135,0.00019015682,0.00005499534],"domain_scores_gemma":[0.99958855,0.00010041305,0.00005917803,0.000063870815,0.00014711492,0.00004074596],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004526068,0.00034417628,0.00032092154,0.00013282998,0.00039132228,0.00034913592,0.0007140682,0.0005828503,0.0044469438],"category_scores_gemma":[0.0006907587,0.00023628963,0.00012648555,0.00020133868,0.00029123173,0.00054082077,0.0002384121,0.00039007716,0.00085567473],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027182148,0.00010537969,0.000555655,0.00009585547,0.000015312686,0.00013001404,0.00018133412,0.0006886078,0.99269813,0.00097284175,0.00043856355,0.0038464677],"study_design_scores_gemma":[0.00018967528,0.0025647297,0.0030993852,0.000019066923,0.000034242097,0.00029716096,0.00006708921,0.0065098344,0.9826638,0.00015331761,0.0043820757,0.000019653007],"about_ca_topic_score_codex":0.0004771472,"about_ca_topic_score_gemma":0.0005223366,"teacher_disagreement_score":0.0044469438,"about_ca_system_score_codex":0.00035733817,"about_ca_system_score_gemma":0.0003212564,"threshold_uncertainty_score":0.0148765445},"labels":[],"label_agreement":null},{"id":"W2128446766","doi":"10.1109/tcsii.2006.883103","title":"A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur Reduction","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":63,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"dBc; Frequency multiplier; Phase noise; Jitter; CMOS; Voltage-controlled oscillator; Multiplier (economics); Frequency offset; Phase-locked loop; Electrical engineering; Electronic engineering; Physics; Computer science; Engineering; Voltage; Orthogonal frequency-division multiplexing","score_opus":0.018272383236775463,"score_gpt":0.23849453365977216,"score_spread":0.2202221504229967,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128446766","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3216865,0.0026297013,0.65232337,0.000707056,0.00042590237,0.0003550293,0.00045392662,0.004390167,0.017028298],"genre_scores_gemma":[0.7655455,0.00046332413,0.22527744,0.00030031038,0.00019392796,0.00013212887,0.00019016763,0.00008687133,0.0078102867],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999721,0.000042003183,0.000013550811,0.000064728796,0.00012276211,0.000035884146],"domain_scores_gemma":[0.99972206,0.000058156922,0.00007614619,0.00003642638,0.000080267186,0.00002682301],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026010931,0.0003341798,0.00030352795,0.00051378115,0.00026520653,0.0003888276,0.0009321758,0.00031753755,0.0021987946],"category_scores_gemma":[0.0004291491,0.00021029654,0.00014241012,0.000383037,0.00021914997,0.00041039934,0.0002442617,0.00039815216,0.00079891714],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033186335,0.00006912521,0.0011757278,0.00029705177,0.00002609185,0.00032976113,0.00009866344,0.0009697933,0.8487059,0.0025372044,0.0012959403,0.14416294],"study_design_scores_gemma":[0.00019770417,0.0018866467,0.003167706,0.000037825925,0.000087517015,0.0029152108,0.000029935214,0.027184572,0.919502,0.0005121404,0.044429738,0.000049003815],"about_ca_topic_score_codex":0.00019550405,"about_ca_topic_score_gemma":0.0005287517,"teacher_disagreement_score":0.0021987946,"about_ca_system_score_codex":0.000327893,"about_ca_system_score_gemma":0.00032898548,"threshold_uncertainty_score":0.00735569},"labels":[],"label_agreement":null},{"id":"W2129077169","doi":"10.1109/ccece.2003.1226382","title":"Sampled-data simulation of periodically switched nonlinear circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Electronic circuit; Nonlinear system; Sensitivity (control systems); Volterra series; Computer science; Spice; Series (stratigraphy); Control theory (sociology); Frequency domain; Time domain; Algorithm; Electronic engineering; Engineering; Artificial intelligence; Physics","score_opus":0.04448887085964375,"score_gpt":0.2909158643944552,"score_spread":0.24642699353481146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129077169","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7361822,0.00010107493,0.2510348,0.00022830501,0.00006303027,0.00007659566,0.0005214347,0.0009586971,0.010833851],"genre_scores_gemma":[0.98246735,0.00002579972,0.016451268,0.000013796866,0.000003447191,0.00004923336,0.00009115594,0.000024750447,0.00087329245],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99989736,0.000024175139,0.0000045787247,0.000010193086,0.000051001756,0.000012718983],"domain_scores_gemma":[0.9996283,0.0002343569,0.000022088127,0.000036610145,0.00006313721,0.000015470934],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022855266,0.00022069915,0.00026266446,0.00018604491,0.00016537501,0.00027015185,0.00053479633,0.0004074387,0.0023343528],"category_scores_gemma":[0.0008754548,0.0001176197,0.00017275909,0.00018699479,0.0002521514,0.00030869455,0.00015401964,0.0002865605,0.000100893456],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009786254,0.000044599514,0.0008341075,0.000052368807,0.000016136122,0.000108101056,0.00008040194,0.9761835,0.011266349,0.004354429,0.0003005082,0.006661739],"study_design_scores_gemma":[0.00000434714,0.000009146277,0.00005212776,7.5676445e-7,7.0162224e-7,0.0000037788711,0.000002993818,0.9982913,0.0013537441,0.00018774542,0.00009234277,0.0000010355757],"about_ca_topic_score_codex":0.0028085075,"about_ca_topic_score_gemma":0.0018102153,"teacher_disagreement_score":0.0028085075,"about_ca_system_score_codex":0.00036510258,"about_ca_system_score_gemma":0.00031286417,"threshold_uncertainty_score":0.0078092217},"labels":[],"label_agreement":null},{"id":"W2129281276","doi":"","title":"A 5GS/s voltage-to-time converter in 90nm CMOS","year":2009,"lang":"en","type":"article","venue":"European Microwave Integrated Circuits Conference","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"CMOS; Integrating ADC; Voltage; Electronic engineering; Time-to-digital converter; Computer science; Analog-to-digital converter; Clock rate; Buck–boost converter; Calibration; Voltage converter; Process (computing); Effective number of bits; Electrical engineering; Boost converter; Clock signal; Engineering; Electronic circuit; Physics","score_opus":0.01401270555411101,"score_gpt":0.21220731098258852,"score_spread":0.1981946054284775,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129281276","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1802041,0.006680924,0.7343679,0.001411816,0.0015984474,0.0007444439,0.0013328375,0.012618259,0.06104128],"genre_scores_gemma":[0.72588474,0.0021134815,0.25283545,0.00046273202,0.00022174371,0.0001833654,0.0005734271,0.00026329028,0.017461762],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994962,0.000038788665,0.000028229313,0.00009435688,0.00027918225,0.00006320532],"domain_scores_gemma":[0.9998274,0.000035773628,0.000029728344,0.000020594147,0.00006907513,0.000017403678],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027318433,0.00033432385,0.00034485204,0.0003723749,0.00038007868,0.0008196731,0.00086336426,0.0005320591,0.004189328],"category_scores_gemma":[0.0004984271,0.00023377269,0.00020530344,0.00041690047,0.00020222082,0.0007726023,0.00025258667,0.00056631485,0.0019365611],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025189217,0.00007908644,0.00063464197,0.00047838155,0.000030425997,0.0003391054,0.00015473702,0.0025154555,0.8388584,0.013116671,0.0056424835,0.13789868],"study_design_scores_gemma":[0.00008886129,0.0010536988,0.0011223574,0.000089649,0.000067833826,0.0020339068,0.000056024342,0.034721635,0.84882027,0.0023657586,0.109522715,0.000057328314],"about_ca_topic_score_codex":0.0011354506,"about_ca_topic_score_gemma":0.0015341166,"teacher_disagreement_score":0.004189328,"about_ca_system_score_codex":0.00056845613,"about_ca_system_score_gemma":0.0007177336,"threshold_uncertainty_score":0.014014721},"labels":[],"label_agreement":null},{"id":"W2129516373","doi":"10.1109/mwscas.2007.4488745","title":"Efficient simulation of jitter tolerance for all-digital data recovery circuits","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Computer science; Waveform; System on a chip; Key (lock); Design flow; Data recovery; Clock signal; Electronic engineering; Mixed-signal integrated circuit; Transient (computer programming); Digital electronics; Chip; Electronic circuit; Embedded system; Integrated circuit; Computer hardware; Engineering; Electrical engineering","score_opus":0.0605459835195687,"score_gpt":0.2970781981775548,"score_spread":0.23653221465798613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129516373","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7003112,0.00025187107,0.2895391,0.0002475817,0.000050795352,0.000091909846,0.00033047164,0.0009779126,0.008199257],"genre_scores_gemma":[0.98075277,0.000066218985,0.018052908,0.00002052658,0.0000040550663,0.000049971226,0.00010092289,0.000045483874,0.00090713],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979657,0.000057719044,0.0000126961795,0.000020982228,0.00007478152,0.000037273894],"domain_scores_gemma":[0.99904996,0.0006421401,0.00007688655,0.00008680027,0.000113811526,0.000030330946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004797054,0.0003435315,0.00042993264,0.00036076436,0.0002728582,0.0004560022,0.0007171165,0.00064576435,0.0014421062],"category_scores_gemma":[0.0023034108,0.00022443649,0.00032843207,0.0003187581,0.00033027076,0.00045577882,0.00029056144,0.00047356126,0.00013482734],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036676254,0.000018275668,0.00060079485,0.000014029997,0.0000052573023,0.00002051274,0.000023133674,0.9941889,0.0021363995,0.0011260333,0.000054047225,0.0017759547],"study_design_scores_gemma":[0.000003917235,0.000008322806,0.000052094445,9.760333e-7,0.000001280086,0.0000017215013,0.0000028931051,0.99861467,0.0010841745,0.00015825145,0.000070582595,0.0000010840405],"about_ca_topic_score_codex":0.005028147,"about_ca_topic_score_gemma":0.0033322114,"teacher_disagreement_score":0.005028147,"about_ca_system_score_codex":0.00077101943,"about_ca_system_score_gemma":0.0007409624,"threshold_uncertainty_score":0.009997785},"labels":[],"label_agreement":null},{"id":"W2129550732","doi":"10.1109/tcsi.2008.916454","title":"Event-Driven Modeling of CDR Jitter Induced by Power-Supply Noise, Finite Decision-Circuit Bandwidth, and Channel ISI","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Intersymbol interference; Computer science; Bandwidth (computing); Electronic engineering; Detector; Channel (broadcasting); Noise (video); Telecommunications; Engineering","score_opus":0.02104535798676452,"score_gpt":0.21432629966057234,"score_spread":0.19328094167380783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129550732","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08118032,0.000291657,0.9061391,0.00017058212,0.00009083556,0.000103850696,0.00027932183,0.0007536215,0.010990779],"genre_scores_gemma":[0.9612531,0.00041949138,0.029934768,0.000081606304,0.00003982465,0.00011035059,0.00017993318,0.000090732625,0.007890095],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99965584,0.000059357917,0.000015589165,0.00005387248,0.00017105835,0.000044262633],"domain_scores_gemma":[0.9996886,0.00014101982,0.000043180153,0.000043460674,0.00007247954,0.000011355031],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029493688,0.00047520455,0.00045604823,0.00030001966,0.00026874765,0.0007128413,0.0011079367,0.0006828516,0.0018409394],"category_scores_gemma":[0.0010365641,0.00029566212,0.00049269095,0.00023564708,0.00033121833,0.0007448519,0.00031790286,0.00064301235,0.0003238947],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000041943193,0.0000337823,0.00037914008,0.00003286663,0.000016209233,0.00009542699,0.000041539624,0.97969615,0.005072434,0.009422255,0.00017827805,0.004989942],"study_design_scores_gemma":[0.000003898679,0.000013120276,0.0000612681,0.0000020802195,0.0000051188067,0.000016852038,0.0000023722985,0.99717295,0.001511045,0.0008197022,0.0003890597,0.0000023896985],"about_ca_topic_score_codex":0.0038639067,"about_ca_topic_score_gemma":0.0027005237,"teacher_disagreement_score":0.0038639067,"about_ca_system_score_codex":0.00066868006,"about_ca_system_score_gemma":0.0007051337,"threshold_uncertainty_score":0.0076828003},"labels":[],"label_agreement":null},{"id":"W2129926741","doi":"","title":"Investigation of single cell delay and delay mismatch in ring oscillator based test structure","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Ring oscillator; Delay calculation; Inverter; Computation; Propagation delay; Transmission delay; Computer science; Logic gate; Elmore delay; Transmission gate; Monte Carlo method; Transistor; Transmission (telecommunications); Electronic engineering; Group delay and phase delay; Algorithm; Mathematics; Engineering; Electrical engineering; Telecommunications","score_opus":0.007962996437806055,"score_gpt":0.1841326548616074,"score_spread":0.17616965842380133,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129926741","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9822114,0.000078045596,0.017045517,0.000023885128,0.000009723334,0.0000126596515,0.000063066516,0.00010555421,0.00045016085],"genre_scores_gemma":[0.9966511,0.000012293501,0.0031574536,0.0000040147374,0.0000013064521,0.0000067793194,0.000026061452,0.000006718856,0.00013422177],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971145,0.0000750744,0.000015183151,0.000056728175,0.000107926455,0.00003355832],"domain_scores_gemma":[0.9982582,0.0008694154,0.0004244193,0.00016515756,0.00023122902,0.000051656894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028447455,0.00027090372,0.0001934307,0.00021221371,0.00015015277,0.00019386108,0.0006036944,0.00033792833,0.0008029917],"category_scores_gemma":[0.0012842016,0.00012738147,0.0001611959,0.00022767397,0.00020389222,0.0003724505,0.00017193561,0.00017778395,0.00012419575],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049066165,0.00011308595,0.014067118,0.0001306317,0.000070750706,0.00048133518,0.00014686867,0.10206493,0.86891115,0.0017841831,0.00015204352,0.011587287],"study_design_scores_gemma":[0.000024942448,0.0011105745,0.005648023,0.0000050671147,0.0000379679,0.00025159025,0.000031317526,0.2410747,0.75106156,0.00019754571,0.000538392,0.000018304356],"about_ca_topic_score_codex":0.00039560703,"about_ca_topic_score_gemma":0.0005015776,"teacher_disagreement_score":0.0008029917,"about_ca_system_score_codex":0.0004705572,"about_ca_system_score_gemma":0.00018822319,"threshold_uncertainty_score":0.0034142137},"labels":[],"label_agreement":null},{"id":"W2130122989","doi":"10.1109/cicc.2001.929766","title":"Circuits for on-chip sub-nanosecond signal capture and characterization","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Jitter; Chip; Electronic circuit; CMOS; Electronic engineering; Bandwidth (computing); Computer science; Nanosecond; SIGNAL (programming language); Sampling (signal processing); Phase-locked loop; Electrical engineering; Engineering; Physics; Telecommunications; Optics; Detector","score_opus":0.01847735120933446,"score_gpt":0.20166880227959838,"score_spread":0.1831914510702639,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130122989","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056560382,0.0017265049,0.90338004,0.0005519647,0.00043246453,0.0014258331,0.0016458895,0.02110737,0.013169684],"genre_scores_gemma":[0.32275057,0.0008811364,0.6517368,0.0010457803,0.00022359095,0.0025232225,0.0014992467,0.0005465622,0.018793087],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992478,0.000069958325,0.000036289508,0.00016954627,0.0003816702,0.00009477952],"domain_scores_gemma":[0.9988452,0.00034798362,0.00014729558,0.0002690467,0.00032249754,0.00006793853],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043992326,0.00073768164,0.0006287849,0.001005915,0.0004898387,0.0009773308,0.0018110487,0.00076956936,0.012552271],"category_scores_gemma":[0.0017603608,0.0004274586,0.00020528387,0.00091233896,0.0004232696,0.0009462301,0.0007038192,0.00086921745,0.0038407063],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036257348,0.00018710243,0.002085588,0.00033894638,0.000049446742,0.00017482793,0.00023902093,0.0017330213,0.6553386,0.0083272215,0.015297366,0.31586623],"study_design_scores_gemma":[0.00018934545,0.0007522443,0.005675818,0.00006889233,0.00010792746,0.0016546999,0.0001299202,0.065668926,0.8117486,0.003934086,0.10996016,0.00010934526],"about_ca_topic_score_codex":0.0008847387,"about_ca_topic_score_gemma":0.0019889693,"teacher_disagreement_score":0.012552271,"about_ca_system_score_codex":0.0007876025,"about_ca_system_score_gemma":0.0007100181,"threshold_uncertainty_score":0.041991472},"labels":[],"label_agreement":null},{"id":"W2130508323","doi":"10.1109/iscas.2008.4541913","title":"A metastability-independent time-to-voltage converter","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Capacitor; Pulse-width modulation; Converters; Metastability; Electronic engineering; CMOS; Voltage; Pulse (music); Digital control; Computer science; Digital electronics; Electrical engineering; Electronic circuit; Engineering; Physics","score_opus":0.012801189023002976,"score_gpt":0.20871435918428097,"score_spread":0.195913170161278,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130508323","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16445738,0.001199308,0.79406565,0.0005421107,0.00043169403,0.00020048277,0.00039558441,0.008177435,0.030530341],"genre_scores_gemma":[0.884893,0.00032667897,0.103576966,0.00032432427,0.00012846586,0.000056126755,0.00015501055,0.00010777194,0.010431623],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997254,0.000019377749,0.000015038132,0.000084314175,0.0001234098,0.000032408196],"domain_scores_gemma":[0.9996315,0.000089690155,0.000038666523,0.000087623856,0.0001155756,0.000036904727],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001625108,0.00017116386,0.0002982293,0.0004427303,0.000339567,0.00073854893,0.00086309575,0.00037312164,0.0036461966],"category_scores_gemma":[0.00069456024,0.000177686,0.00014815768,0.000371051,0.00026435856,0.00075005274,0.0003098356,0.00057162996,0.000864317],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029759368,0.00010059638,0.0010550895,0.0001491679,0.000026615357,0.00036730367,0.00014959085,0.003729683,0.7458151,0.027608037,0.002677802,0.2180236],"study_design_scores_gemma":[0.00012292636,0.00083016144,0.0022257816,0.000045723995,0.00010389772,0.0028392707,0.00004929997,0.12760092,0.808729,0.006509652,0.050854955,0.00008837494],"about_ca_topic_score_codex":0.000464221,"about_ca_topic_score_gemma":0.000688119,"teacher_disagreement_score":0.0036461966,"about_ca_system_score_codex":0.00038720344,"about_ca_system_score_gemma":0.0004927154,"threshold_uncertainty_score":0.012197733},"labels":[],"label_agreement":null},{"id":"W2131223048","doi":"10.1109/iscas.2005.1464799","title":"A 0.18μ CMOS Transceiver Design for High-Speed Backplane Data Communications","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada); Carleton University","funders":"","keywords":"Retiming; CMOS; Backplane; Transceiver; Current-mode logic; Phase frequency detector; Voltage-controlled oscillator; Electronic engineering; Computer science; Phase-locked loop; Transmitter; Electrical engineering; Engineering; Voltage; Computer hardware; Phase noise; Charge pump; Channel (broadcasting)","score_opus":0.12178052167068738,"score_gpt":0.30694744796123724,"score_spread":0.18516692629054987,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131223048","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21015082,0.0017908643,0.7617826,0.00060730305,0.00044443505,0.0007579884,0.00053431455,0.004179597,0.0197521],"genre_scores_gemma":[0.5736533,0.0008522227,0.4038481,0.00030698397,0.00013590904,0.00032581342,0.00044190604,0.00011324533,0.020322546],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985194,0.000015813226,0.00000899876,0.000031814958,0.00006458515,0.000026845819],"domain_scores_gemma":[0.99981815,0.000020204689,0.000035306864,0.000012913058,0.00009836453,0.000015184785],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015721619,0.00035571455,0.00019813601,0.00025334663,0.00020734842,0.00039344674,0.0007648807,0.0002783548,0.0034708935],"category_scores_gemma":[0.00028717177,0.00017856067,0.00016343525,0.00018285292,0.00012242883,0.000323079,0.00012615659,0.00025521487,0.0012120982],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000105321415,0.000057335157,0.0010527879,0.00033311252,0.000041919502,0.000258927,0.00011671834,0.0023873197,0.88238525,0.0037328135,0.0030719766,0.1064565],"study_design_scores_gemma":[0.0002657239,0.0043910188,0.0076673646,0.000140785,0.00031405612,0.0049359524,0.00016961341,0.054964237,0.7672431,0.0024795195,0.15735944,0.0000691828],"about_ca_topic_score_codex":0.00061996304,"about_ca_topic_score_gemma":0.00091310823,"teacher_disagreement_score":0.0034708935,"about_ca_system_score_codex":0.0003748328,"about_ca_system_score_gemma":0.0006066354,"threshold_uncertainty_score":0.011611283},"labels":[],"label_agreement":null},{"id":"W2131337716","doi":"10.1109/iscas.2005.1465418","title":"Pulse Width Modulator Using a Phase-Locked Loop Variable Phase Shifter","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Phase shift module; Duty cycle; Pulse-width modulation; Waveform; Phase (matter); Voltage; Materials science; Electronic engineering; Physics; Electrical engineering; Engineering","score_opus":0.02252872440947043,"score_gpt":0.29373788270148077,"score_spread":0.2712091582920103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131337716","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09506504,0.005500628,0.87911034,0.00059551315,0.0006994511,0.00017671204,0.000082130464,0.0019309776,0.016839208],"genre_scores_gemma":[0.57130784,0.0031225798,0.41066006,0.00059629674,0.00071670656,0.0001542341,0.00010699289,0.0000664116,0.013268831],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977773,0.000032110762,0.000014395745,0.000050630657,0.00010838126,0.000016825228],"domain_scores_gemma":[0.99984896,0.00005227695,0.00003160478,0.000016695625,0.00003874356,0.000011752756],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019186128,0.00023701618,0.00028285646,0.00025071402,0.00016628136,0.00041288725,0.0006217734,0.0005950817,0.001535271],"category_scores_gemma":[0.00036073,0.00013767931,0.00016751293,0.00034109093,0.00030889828,0.0008395936,0.0002923693,0.0006186014,0.00070117105],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022005977,0.00010400758,0.00035991205,0.00021453713,0.00003364061,0.00019119671,0.00006208397,0.00172472,0.80447376,0.0137665635,0.00095900614,0.1778905],"study_design_scores_gemma":[0.00031872842,0.0018234206,0.0011626645,0.000085476226,0.00012620838,0.0018119848,0.000034394838,0.08620164,0.7888015,0.005940312,0.11364544,0.000048214046],"about_ca_topic_score_codex":0.000090828384,"about_ca_topic_score_gemma":0.00014796101,"teacher_disagreement_score":0.001535271,"about_ca_system_score_codex":0.0001635311,"about_ca_system_score_gemma":0.00016746501,"threshold_uncertainty_score":0.0051359534},"labels":[],"label_agreement":null},{"id":"W2131428104","doi":"10.1109/newcas.2005.1496676","title":"High-Speed Differential-Frequency-to-Voltage Converter","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Converters; Voltage; Computer science; Swing; Electronic engineering; Electrical engineering; Engineering; Physics; Acoustics","score_opus":0.008988307035651781,"score_gpt":0.21623038032578631,"score_spread":0.20724207329013453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131428104","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07003263,0.0014159332,0.88978046,0.0004619922,0.000554945,0.0001863837,0.00016770126,0.0049900063,0.032410048],"genre_scores_gemma":[0.67396367,0.00078902714,0.3088534,0.0004304587,0.00034072986,0.0001172006,0.00022935122,0.00013601602,0.015140174],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99950075,0.00005834579,0.000027945109,0.00008634956,0.00027703203,0.0000495419],"domain_scores_gemma":[0.99963033,0.000105777304,0.000023800018,0.000055849483,0.00015756534,0.00002670083],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031381357,0.00022157181,0.00035437013,0.00062371726,0.00038290484,0.0008189408,0.00094271346,0.0005798034,0.004093659],"category_scores_gemma":[0.0007882888,0.00020753256,0.00015346988,0.0005434717,0.00022405206,0.00085793016,0.0004021834,0.0005979696,0.0013080973],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028160578,0.000181996,0.0015059945,0.0003141168,0.00003987104,0.00031882132,0.00017307304,0.0059596333,0.3633253,0.027325332,0.0073651923,0.593209],"study_design_scores_gemma":[0.00019957054,0.0009461425,0.0027924143,0.00011238559,0.00010076802,0.0032460992,0.00007974143,0.18198547,0.6388229,0.010174618,0.16141446,0.00012542588],"about_ca_topic_score_codex":0.00017304266,"about_ca_topic_score_gemma":0.00026340125,"teacher_disagreement_score":0.004093659,"about_ca_system_score_codex":0.0003090553,"about_ca_system_score_gemma":0.00031399998,"threshold_uncertainty_score":0.013694584},"labels":[],"label_agreement":null},{"id":"W2131482403","doi":"10.1109/iscas.2008.4542104","title":"Design of an active-inductor-based termination circuit for high-speed I/O","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Inductor; Jitter; Electronic circuit; Electrical engineering; CMOS; Electronic engineering; Power (physics); Engineering; Voltage; Computer science; Physics","score_opus":0.05695239264670422,"score_gpt":0.2611733174840909,"score_spread":0.20422092483738669,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131482403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1076453,0.00046122554,0.8815827,0.00022067524,0.00022060181,0.0001857464,0.00010818148,0.002456358,0.007119345],"genre_scores_gemma":[0.78827953,0.00029413786,0.20505743,0.00020684666,0.00015451535,0.00013730764,0.00014337717,0.0001796899,0.005547167],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99981195,0.000023878327,0.000012603771,0.000032061245,0.00009672909,0.000022724293],"domain_scores_gemma":[0.999635,0.00008076805,0.00007008776,0.00003453295,0.00015416651,0.000025394273],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002738381,0.00033006837,0.0002902411,0.00023733324,0.00021857608,0.0006005464,0.0012271303,0.0005564221,0.0015983992],"category_scores_gemma":[0.0006014873,0.00014512714,0.00024296701,0.00022808614,0.00018958794,0.0007408896,0.00024524107,0.00032603115,0.0006461974],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017579095,0.00008629663,0.0006976944,0.00021477847,0.000027762466,0.00023961665,0.00010715605,0.002419942,0.92064905,0.0049775387,0.0011479787,0.06925639],"study_design_scores_gemma":[0.00027652737,0.0018316123,0.0018278206,0.000059408565,0.00014770126,0.0015777391,0.0000426812,0.1495507,0.8100683,0.0022950047,0.032274287,0.000048103226],"about_ca_topic_score_codex":0.00015548461,"about_ca_topic_score_gemma":0.00034496628,"teacher_disagreement_score":0.0015983992,"about_ca_system_score_codex":0.00038484877,"about_ca_system_score_gemma":0.0003008073,"threshold_uncertainty_score":0.0053471327},"labels":[],"label_agreement":null},{"id":"W2131625121","doi":"10.1109/smic.2007.322797","title":"A 5.8mW Fully Integrated 1.5GHz Synthesizer in 0.13-&amp;#x003BC;m CMOS","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; CMOS; Electrical engineering; Frequency synthesizer; Phase noise; Chip; Voltage-controlled oscillator; Electronic engineering; Engineering; Voltage; Computer science","score_opus":0.012829041162208938,"score_gpt":0.2411083833620689,"score_spread":0.22827934219985999,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131625121","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1969681,0.0035824452,0.7357185,0.0011513522,0.0008358423,0.00052796106,0.0016276264,0.020736074,0.0388521],"genre_scores_gemma":[0.50757784,0.0008125504,0.446246,0.0010239491,0.00029590557,0.00022541451,0.001881828,0.000672219,0.041264333],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99945194,0.000043434888,0.000027810842,0.00017204374,0.00023841782,0.00006644215],"domain_scores_gemma":[0.99978787,0.000052477302,0.00004128177,0.00002308496,0.00006702042,0.000028414166],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003198052,0.00040409548,0.0004853644,0.0004279255,0.00025913896,0.0007111148,0.0008733636,0.0005838859,0.008434278],"category_scores_gemma":[0.00044409643,0.00027521615,0.0003148447,0.0002636892,0.00013269416,0.00081241573,0.00031006077,0.00045852462,0.002562357],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024632402,0.00009329801,0.00041502318,0.0002732707,0.00004187023,0.00025943265,0.000115013354,0.0018287912,0.8707237,0.0035134447,0.004994812,0.1174951],"study_design_scores_gemma":[0.00025074687,0.0025211829,0.003591199,0.0000787952,0.0001870773,0.0028102852,0.00010420248,0.03979064,0.81461596,0.0011654292,0.13478847,0.00009608026],"about_ca_topic_score_codex":0.00050668593,"about_ca_topic_score_gemma":0.0013122144,"teacher_disagreement_score":0.008434278,"about_ca_system_score_codex":0.0004922795,"about_ca_system_score_gemma":0.00054967724,"threshold_uncertainty_score":0.028215408},"labels":[],"label_agreement":null},{"id":"W2131901019","doi":"10.1109/tvlsi.2004.827594","title":"Pel reconstruction on FPGA-augmented TriMedia","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Field-programmable gate array; Computer science; Control reconfiguration; Context (archaeology); Decoding methods; Parallel computing; Reconfigurable computing; Inverse; Computer architecture; Embedded system; Computer hardware; Algorithm; Mathematics","score_opus":0.011803543492679373,"score_gpt":0.22646309758087613,"score_spread":0.21465955408819676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131901019","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55262667,0.0014258298,0.40471965,0.0001975564,0.0002038485,0.00016580908,0.00029681256,0.008235541,0.0321282],"genre_scores_gemma":[0.79350305,0.00025921394,0.19837943,0.00023985512,0.000033290533,0.00005361061,0.00040492992,0.00013617979,0.0069905156],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999798,0.000040074585,0.00001022651,0.000044408684,0.00007383234,0.00003355476],"domain_scores_gemma":[0.9997482,0.00007417616,0.000027327002,0.00007874655,0.000054770284,0.000016818538],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014033659,0.00035396192,0.0002646622,0.00040356175,0.00015999138,0.00048666922,0.00077513943,0.0002490038,0.004228065],"category_scores_gemma":[0.0004449087,0.0001661899,0.00023540772,0.00028406395,0.00019043384,0.00049086625,0.0004282958,0.00038234386,0.0009410411],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003256205,0.00016805387,0.0033001935,0.00043130817,0.000115717055,0.001847575,0.00018117273,0.061217334,0.41111752,0.006370071,0.005288585,0.5067063],"study_design_scores_gemma":[0.0002098717,0.002284323,0.005995132,0.00010836784,0.00012923089,0.0025719046,0.00016008597,0.40206617,0.54081225,0.0012611771,0.044323836,0.00007762469],"about_ca_topic_score_codex":0.00061837473,"about_ca_topic_score_gemma":0.0012107579,"teacher_disagreement_score":0.004228065,"about_ca_system_score_codex":0.00031176105,"about_ca_system_score_gemma":0.000244917,"threshold_uncertainty_score":0.014144242},"labels":[],"label_agreement":null},{"id":"W2132001818","doi":"10.1109/ccece.1996.548140","title":"A new set of design and realizability conditions for Bode-type variable-amplitude digital equalizers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Realizability; Amplitude; Multiplier (economics); Transfer function; Variable (mathematics); Control theory (sociology); Mathematics; Computer science; Mathematical analysis; Algorithm; Engineering; Physics; Artificial intelligence; Electrical engineering","score_opus":0.06154594771006795,"score_gpt":0.2863810975361999,"score_spread":0.22483514982613195,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132001818","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004207721,0.0000986639,0.9894321,0.000055607372,0.00004474233,0.00005885403,0.000040356423,0.00014502225,0.0059170434],"genre_scores_gemma":[0.4507221,0.0006321211,0.5411991,0.0001843889,0.00024273159,0.000744918,0.0003002356,0.00019258712,0.005781817],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99836546,0.00039550936,0.00017652984,0.00027131935,0.00067621714,0.00011494994],"domain_scores_gemma":[0.9986971,0.000665052,0.00016861057,0.000107744585,0.00032874552,0.000032815424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017036096,0.0011842038,0.00061400887,0.0010840064,0.00071406446,0.0015887053,0.0006882597,0.0012519796,0.004425459],"category_scores_gemma":[0.004437543,0.00054452586,0.0007261418,0.00036822967,0.0013948354,0.0018091963,0.0010234929,0.0013795629,0.0011474901],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025090622,0.000076823104,0.0006077437,0.0004351736,0.000070236405,0.00094692816,0.00052812416,0.102040015,0.109711215,0.66446775,0.002187772,0.11867721],"study_design_scores_gemma":[0.00024474305,0.0006623318,0.0005355431,0.00022617533,0.00010881877,0.0012658836,0.0001582116,0.4266688,0.12662597,0.39756912,0.045735188,0.0001992223],"about_ca_topic_score_codex":0.00028157115,"about_ca_topic_score_gemma":0.0004067086,"teacher_disagreement_score":0.004425459,"about_ca_system_score_codex":0.00062573806,"about_ca_system_score_gemma":0.0005947681,"threshold_uncertainty_score":0.014804661},"labels":[],"label_agreement":null},{"id":"W2132346544","doi":"10.1109/iscas.2011.5937488","title":"A 2.5GS/s 3-bit time-based ADC in 90nm CMOS","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Effective number of bits; CMOS; Nyquist rate; Nyquist–Shannon sampling theorem; Power consumption; Successive approximation ADC; Voltage; Electronic engineering; Analog-to-digital converter; Nyquist frequency; Computer science; 8-bit; Electrical engineering; Power (physics); Capacitor; Sampling (signal processing); Physics; Engineering; Bandwidth (computing); Telecommunications; Detector","score_opus":0.017800075568991065,"score_gpt":0.17917199994568425,"score_spread":0.16137192437669318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132346544","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.314907,0.0052745114,0.6302821,0.0011337856,0.0010001396,0.0006079335,0.0014703135,0.009588964,0.035735197],"genre_scores_gemma":[0.6542871,0.0012162322,0.32912132,0.00035029824,0.0001001835,0.000086253196,0.00043201025,0.00015228798,0.014254263],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995697,0.000041388215,0.000022168477,0.00007466566,0.0002507342,0.00004131916],"domain_scores_gemma":[0.99969375,0.0000790154,0.000040786133,0.000034326567,0.00012008398,0.000032016393],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035755816,0.00033887362,0.00032660854,0.00037275316,0.00031750364,0.00073651207,0.0005464405,0.0006262315,0.0027514792],"category_scores_gemma":[0.0006490991,0.00018276474,0.00017959165,0.00041169563,0.00019474237,0.0008489681,0.00017677802,0.00048802714,0.0010027398],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035998327,0.00005590329,0.0010680975,0.0003354327,0.000026636933,0.0003553736,0.00023719289,0.0023125836,0.87944627,0.0056097126,0.0023638771,0.107828915],"study_design_scores_gemma":[0.00008738579,0.0009723674,0.0035267882,0.00008430283,0.00006939418,0.002509412,0.000102632504,0.032436606,0.8959215,0.0009180282,0.063301444,0.00007006235],"about_ca_topic_score_codex":0.0018711657,"about_ca_topic_score_gemma":0.0034417196,"teacher_disagreement_score":0.0027514792,"about_ca_system_score_codex":0.0005517035,"about_ca_system_score_gemma":0.0007321523,"threshold_uncertainty_score":0.0092045665},"labels":[],"label_agreement":null},{"id":"W2133253041","doi":"10.1109/socc.2011.6085130","title":"A reduced signal feed-through 6-tap pre-emphasis circuit for use in a 10GB/S backplane communications system","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Emphasis (telecommunications); Backplane; Electronic engineering; Computer science; CMOS; Finite impulse response; Mixed-signal integrated circuit; Analogue electronics; Electronic circuit; Filter (signal processing); SIGNAL (programming language); Electrical engineering; Engineering; Telecommunications; Computer hardware","score_opus":0.121667277250885,"score_gpt":0.2798411072887583,"score_spread":0.15817383003787328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133253041","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5414256,0.0014707375,0.436917,0.00075532706,0.00040381806,0.0003262328,0.00025893337,0.0068629235,0.011579447],"genre_scores_gemma":[0.84264183,0.00036921335,0.14739378,0.00027542943,0.00008348818,0.00006342772,0.00013941654,0.00010689805,0.008926527],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998814,0.000016320246,0.0000074226136,0.000020914242,0.000052259264,0.000021811637],"domain_scores_gemma":[0.99980575,0.000053373533,0.000027117325,0.000025982976,0.00006512171,0.000022692837],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015394813,0.00034099552,0.00030420002,0.00026443973,0.0002757869,0.00048963213,0.00086647086,0.0005982424,0.004594878],"category_scores_gemma":[0.00037430198,0.00018788339,0.00021827724,0.00018322746,0.000112454145,0.00046307629,0.00016569985,0.00051744655,0.00073181436],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045871444,0.00010697921,0.0007536018,0.00019378233,0.000040380753,0.00033038453,0.00013003605,0.00357337,0.8799822,0.0025623252,0.0012967468,0.11057147],"study_design_scores_gemma":[0.00015622085,0.0024308052,0.0038860235,0.00007887203,0.0001545325,0.0021678489,0.000056791894,0.0656283,0.89993393,0.0006094308,0.024836525,0.000060814218],"about_ca_topic_score_codex":0.0007231764,"about_ca_topic_score_gemma":0.0011249391,"teacher_disagreement_score":0.004594878,"about_ca_system_score_codex":0.00029449913,"about_ca_system_score_gemma":0.0004401508,"threshold_uncertainty_score":0.015371442},"labels":[],"label_agreement":null},{"id":"W2133572468","doi":"10.1109/newcas.2006.250905","title":"Low Dead Time, Multi-hit FPGA-Based Time-to-Digital Converter","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal","funders":"","keywords":"Field-programmable gate array; Computer science; Time-to-digital converter; Dead time; Computer hardware; Scheme (mathematics); Embedded system; Real-time computing; Electronic engineering; Topology (electrical circuits); Engineering; Electrical engineering; Jitter; Clock signal","score_opus":0.0055115514420582155,"score_gpt":0.1957584249832352,"score_spread":0.19024687354117698,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133572468","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13190782,0.0035532743,0.8434875,0.00031709485,0.0005307977,0.00029591686,0.00030250996,0.0053618336,0.014243186],"genre_scores_gemma":[0.6950121,0.00078067096,0.2942423,0.00028296094,0.00019398518,0.00009465016,0.00022816921,0.00010922963,0.009055947],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991455,0.00009744507,0.00004680774,0.00015495504,0.00049548596,0.000059833885],"domain_scores_gemma":[0.9993117,0.00020523166,0.000092623624,0.00013458393,0.00021465715,0.00004113881],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004494341,0.0004211917,0.0003885929,0.0007914384,0.00024162249,0.0011016142,0.0012180181,0.0004201775,0.0029490844],"category_scores_gemma":[0.0010049581,0.00021639999,0.00012695366,0.00052700524,0.000228569,0.00088154525,0.00032159133,0.00064134854,0.000988636],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00078632217,0.00020845312,0.002706243,0.00045363937,0.00005459196,0.00047313242,0.00012425114,0.0051121376,0.54069847,0.008437925,0.0037230295,0.43722188],"study_design_scores_gemma":[0.00027209494,0.0025830583,0.00807053,0.00008268408,0.00013122325,0.005826163,0.00006854522,0.123515405,0.81229186,0.0016925422,0.045345653,0.000120264594],"about_ca_topic_score_codex":0.0004959707,"about_ca_topic_score_gemma":0.0010207503,"teacher_disagreement_score":0.0029490844,"about_ca_system_score_codex":0.00045111,"about_ca_system_score_gemma":0.0003673687,"threshold_uncertainty_score":0.009865701},"labels":[],"label_agreement":null},{"id":"W2133787935","doi":"10.1109/iscas.2009.5118255","title":"Sampled-data IIR filtering using time-mode signal processing circuits","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Infinite impulse response; Computer science; Filter (signal processing); Chebyshev filter; Time domain; Electronic engineering; Signal processing; Electronic circuit; 2D Filters; Low-pass filter; SIGNAL (programming language); Filter design; Digital signal processing; Digital filter; Computer hardware; Engineering; Electrical engineering","score_opus":0.05719849490633589,"score_gpt":0.3065426756056257,"score_spread":0.24934418069928982,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133787935","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020484718,0.00023062776,0.9751092,0.0001026644,0.00007261628,0.0000727072,0.00005303396,0.0012259586,0.0026485226],"genre_scores_gemma":[0.32301962,0.00044022355,0.66886866,0.00027368296,0.0001261922,0.00015472426,0.00020095884,0.0001124348,0.006803513],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996729,0.000042618016,0.00002202319,0.00006365174,0.0001675074,0.00003122544],"domain_scores_gemma":[0.99970275,0.00009953673,0.000045395955,0.00003283068,0.00010812187,0.000011358441],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040130308,0.0005712844,0.00031966163,0.00038215946,0.00028604871,0.0008234913,0.00062640104,0.0006437261,0.0018762791],"category_scores_gemma":[0.0006686606,0.00022980844,0.00034571512,0.00034185953,0.00022268499,0.0005445121,0.00017079004,0.00042714682,0.00088192115],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029341682,0.00007353639,0.0008101205,0.00029881243,0.000055560766,0.00028469175,0.00017118703,0.01220911,0.80263156,0.013758789,0.001511988,0.16790125],"study_design_scores_gemma":[0.00010328598,0.0013002247,0.0016073434,0.00006373547,0.00011515837,0.0012990225,0.000045400844,0.3007125,0.65589374,0.003148333,0.035648853,0.000062361665],"about_ca_topic_score_codex":0.0009907669,"about_ca_topic_score_gemma":0.0014922012,"teacher_disagreement_score":0.0018762791,"about_ca_system_score_codex":0.00048377368,"about_ca_system_score_gemma":0.00050181104,"threshold_uncertainty_score":0.0062767267},"labels":[],"label_agreement":null},{"id":"W2134120744","doi":"10.1109/iscas.1997.608751","title":"Amplitude modulated signal generation using a third-order delta-sigma oscillator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Delta-sigma modulation; Resonator; Delta modulation; SIGNAL (programming language); Modulation (music); Electronic engineering; Amplitude; Sigma; Analog transmission; Voltage-controlled oscillator; Third order; Physics; Analog signal; Electrical engineering; Computer science; Engineering; Pulse-amplitude modulation; Acoustics; CMOS; Digital signal processing; Optics","score_opus":0.052246414924961765,"score_gpt":0.24466178191819504,"score_spread":0.19241536699323328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134120744","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55008376,0.0014996224,0.43226656,0.0003565608,0.00019672555,0.00011125271,0.000107919324,0.0010228531,0.014354834],"genre_scores_gemma":[0.9058209,0.00039346982,0.08914636,0.000086656204,0.00002606247,0.000026471278,0.000054447475,0.000030964948,0.0044147843],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998759,0.00001519082,0.0000065912104,0.000021421281,0.000063024934,0.000017844517],"domain_scores_gemma":[0.9997546,0.000089914465,0.000031749212,0.000034487413,0.00006380586,0.000025567693],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019896217,0.00016993203,0.00020276122,0.00025379343,0.0001695887,0.0004796089,0.00034505478,0.00031397847,0.0009163434],"category_scores_gemma":[0.00033492487,0.000114309165,0.00017557507,0.00020340175,0.0002679231,0.0002889809,0.00026775122,0.00041322294,0.0003443261],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010055192,0.00003655766,0.0006137294,0.00008853642,0.0000079712345,0.00016364282,0.00014674304,0.001409422,0.9491176,0.009733594,0.00023765929,0.038343936],"study_design_scores_gemma":[0.000039723363,0.00053041015,0.00091179594,0.000022970655,0.00002524099,0.0007698155,0.000032090364,0.045014154,0.9366923,0.0026180556,0.013322542,0.000020797292],"about_ca_topic_score_codex":0.00017024357,"about_ca_topic_score_gemma":0.00023758023,"teacher_disagreement_score":0.0009163434,"about_ca_system_score_codex":0.00024073878,"about_ca_system_score_gemma":0.0002533225,"threshold_uncertainty_score":0.0030654073},"labels":[],"label_agreement":null},{"id":"W2134245421","doi":"10.1109/test.1998.743214","title":"Stimulus generation for built-in self-test of charge-pump phase-locked loops","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Charge pump; Stimulus (psychology); Computer science; Physics; Electrical engineering; Voltage; Psychology; Engineering; Capacitor; Cognitive psychology","score_opus":0.03367454495104588,"score_gpt":0.2708353733869353,"score_spread":0.23716082843588943,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134245421","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21014176,0.00048059528,0.7806858,0.0003654496,0.00023160617,0.00024013376,0.00006563264,0.0012097748,0.0065792883],"genre_scores_gemma":[0.8963405,0.00013267988,0.10142887,0.00016888033,0.0000420386,0.000080547514,0.00002783345,0.00007725492,0.0017013614],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996661,0.00009540361,0.00002310012,0.000027818181,0.00016407383,0.000023520439],"domain_scores_gemma":[0.9987484,0.0008554376,0.00009813829,0.00011142713,0.00014259944,0.00004397504],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004518642,0.00015323752,0.00017640772,0.00021419939,0.0001882108,0.00038052408,0.00044863173,0.00027850663,0.0019380925],"category_scores_gemma":[0.0016834643,0.00009105437,0.000104157894,0.00010603916,0.00033536818,0.00038502805,0.00043567418,0.00027942823,0.00025587613],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00050806295,0.00006837539,0.0017425843,0.00031496264,0.000017855082,0.00033177846,0.00036324983,0.003928403,0.78172404,0.015446169,0.00068929844,0.19486518],"study_design_scores_gemma":[0.00008856308,0.0009910662,0.0023760232,0.000064204,0.000029437377,0.0012187317,0.000080951286,0.06255545,0.91455126,0.005854598,0.012154546,0.00003526016],"about_ca_topic_score_codex":0.000059486934,"about_ca_topic_score_gemma":0.00016075063,"teacher_disagreement_score":0.0019380925,"about_ca_system_score_codex":0.0001461325,"about_ca_system_score_gemma":0.00018913746,"threshold_uncertainty_score":0.0064836144},"labels":[],"label_agreement":null},{"id":"W2134499914","doi":"10.1109/iwsoc.2005.91","title":"PLL-based fractional-N frequency synthesizers","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Phase noise; PLL multibit; Bandwidth (computing); Fractional bandwidth; Frequency synthesizer; Computer science; Electronic engineering; Loop (graph theory); Control theory (sociology); Engineering; Telecommunications; Mathematics; Band-pass filter","score_opus":0.008723617805597285,"score_gpt":0.2209627713456365,"score_spread":0.21223915354003922,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134499914","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047027197,0.007895931,0.9003367,0.00047038856,0.0005811521,0.00016879104,0.00010887154,0.0028974756,0.0405135],"genre_scores_gemma":[0.44163746,0.0044210684,0.53133893,0.00039054168,0.00049957214,0.00011191635,0.00011588431,0.00013858192,0.021346044],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994524,0.00007787291,0.000036365087,0.000095954274,0.00030406273,0.00003334907],"domain_scores_gemma":[0.99956316,0.00015940011,0.0000897505,0.000057052643,0.00011649121,0.000014123459],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041120258,0.00033520503,0.0003221787,0.00051187084,0.00041851812,0.0008775937,0.0007142625,0.0005488314,0.0037893204],"category_scores_gemma":[0.0010627998,0.00019145904,0.00023720563,0.00044290486,0.00030578766,0.00092477136,0.00031846465,0.0004262426,0.0012584248],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004000536,0.00007593953,0.00047739418,0.0004619026,0.0000366914,0.00025062804,0.00016892729,0.0072540073,0.4454127,0.031791653,0.0027103454,0.51095986],"study_design_scores_gemma":[0.00026373274,0.00088849134,0.0014213672,0.0001903924,0.00015083299,0.0032123604,0.00007815954,0.119929805,0.6440386,0.010822043,0.21888505,0.000119084994],"about_ca_topic_score_codex":0.00037246596,"about_ca_topic_score_gemma":0.00075948273,"teacher_disagreement_score":0.0037893204,"about_ca_system_score_codex":0.0004146075,"about_ca_system_score_gemma":0.00021973162,"threshold_uncertainty_score":0.012676477},"labels":[],"label_agreement":null},{"id":"W2134619199","doi":"10.1109/ccece.2009.5090318","title":"A 10-Gb/s backplane transmitter with a FIR pre-emphasis equalizer to suppress ISI at data centers and edges simultaneously","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Intersymbol interference; Transmitter; CMOS; Equalizer; Computer science; Emphasis (telecommunications); Electronic engineering; Finite impulse response; Adaptive equalizer; Impulse response; Impulse (physics); Electrical engineering; Telecommunications; Engineering; Computer hardware; Channel (broadcasting); Physics; Mathematics","score_opus":0.018951117516758383,"score_gpt":0.2520941517354129,"score_spread":0.2331430342186545,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134619199","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.56607735,0.00066678575,0.4205508,0.00040777776,0.0002635112,0.00014550307,0.0001304347,0.0018730803,0.009884753],"genre_scores_gemma":[0.7041413,0.00041209435,0.28185177,0.00037875058,0.00016709077,0.00004622184,0.00020380637,0.00006079317,0.012738148],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99986446,0.00001435967,0.0000073901733,0.000030225738,0.00004934313,0.000034152006],"domain_scores_gemma":[0.9998846,0.00003215891,0.000016817707,0.000014178564,0.000033442717,0.000018699506],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016186235,0.00027984226,0.00021778891,0.00024895227,0.00024985019,0.0003965455,0.00040741212,0.00036854815,0.0018437708],"category_scores_gemma":[0.0001860387,0.00017561893,0.00019856267,0.00019649866,0.00014997734,0.00035171496,0.00019925681,0.0004009469,0.0005481309],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004554207,0.00012097176,0.0019658795,0.00007708537,0.000041896445,0.00024918324,0.000104595325,0.002183214,0.91516376,0.0026314114,0.0007046731,0.076301955],"study_design_scores_gemma":[0.00014791837,0.0015566712,0.004410215,0.000033635064,0.00014344153,0.0016963365,0.00006151501,0.05699974,0.9169663,0.0005134331,0.01743702,0.000033780943],"about_ca_topic_score_codex":0.0005173173,"about_ca_topic_score_gemma":0.0013446388,"teacher_disagreement_score":0.0018437708,"about_ca_system_score_codex":0.00028159344,"about_ca_system_score_gemma":0.00037956488,"threshold_uncertainty_score":0.0061680675},"labels":[],"label_agreement":null},{"id":"W2134749098","doi":"10.1109/isqed.2004.1283691","title":"Estimating phase-locked loop jitter due to substrate coupling: a cyclostationary approach","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Phase-locked loop; Phase noise; Cyclostationary process; Electronic engineering; CMOS; Noise (video); PLL multibit; Computer science; Delay-locked loop; Loop (graph theory); Ring oscillator; Materials science; Engineering; Telecommunications; Channel (broadcasting)","score_opus":0.02134892003246555,"score_gpt":0.27200682672422893,"score_spread":0.25065790669176335,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134749098","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23271275,0.00031161038,0.7656045,0.00009269699,0.000023636163,0.000025250853,0.000063473555,0.000243991,0.0009221684],"genre_scores_gemma":[0.9600898,0.00031215136,0.038978305,0.000022759956,0.000020847761,0.000022320228,0.00008590263,0.000025854511,0.00044218233],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99984384,0.000039050174,0.000007351669,0.00003529801,0.000057856465,0.000016545766],"domain_scores_gemma":[0.999655,0.00020327832,0.000054159154,0.00003869296,0.00003813728,0.0000107933265],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027772575,0.0003643908,0.0002421146,0.0005353655,0.00020403053,0.0005361888,0.0003937411,0.0005291697,0.00019832919],"category_scores_gemma":[0.00144039,0.0002717434,0.00024950382,0.00043372967,0.00020786446,0.00049822044,0.00025995285,0.0003287174,0.000111928224],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019611011,0.0001202882,0.011966651,0.00007618797,0.000093744085,0.00032823742,0.00006915275,0.79958165,0.08266494,0.007340907,0.00038147115,0.097180575],"study_design_scores_gemma":[0.0000042066904,0.000021516298,0.00070523063,0.0000026921791,0.000008707251,0.000032392116,0.0000048698234,0.99332905,0.0052876235,0.00047322252,0.00012544704,0.0000049612427],"about_ca_topic_score_codex":0.0021846166,"about_ca_topic_score_gemma":0.0017314671,"teacher_disagreement_score":0.0021846166,"about_ca_system_score_codex":0.0002808716,"about_ca_system_score_gemma":0.00035702783,"threshold_uncertainty_score":0.0043438077},"labels":[],"label_agreement":null},{"id":"W2135385832","doi":"","title":"ASIC IMPLEMENTATION OF A HIGH SPEED WGNG FOR COMMUNICATION CHANNEL EMULATION","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Alberta","funders":"","keywords":"Emulation; Application-specific integrated circuit; Field-programmable gate array; Computer science; Embedded system; Channel (broadcasting); Computer hardware; Hardware emulation; CMOS; FPGA prototype; Computer architecture; Engineering; Electronic engineering; Telecommunications","score_opus":0.022129547803701313,"score_gpt":0.29996029304360167,"score_spread":0.27783074523990037,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135385832","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12637825,0.0003556358,0.84943587,0.0003300021,0.0004659562,0.00035801102,0.00018793327,0.0039512096,0.018537141],"genre_scores_gemma":[0.69546497,0.00028276403,0.28826934,0.00023936364,0.00008472185,0.00022934182,0.000240751,0.00015936908,0.015029452],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996464,0.000053672233,0.000020277808,0.0000650466,0.00015675463,0.000057880912],"domain_scores_gemma":[0.9997756,0.000038634054,0.00002993848,0.000047290403,0.000095526324,0.000013014017],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024993188,0.00040392068,0.00027178277,0.00026913048,0.00022838186,0.0005999897,0.0007329984,0.0003822041,0.00205955],"category_scores_gemma":[0.00039629344,0.00017463906,0.00018357072,0.0002599412,0.00022232499,0.00034756545,0.00013291412,0.000392281,0.0007799843],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000597689,0.00017235364,0.0013488971,0.0003445372,0.000092011396,0.00059165404,0.00026229964,0.023063807,0.7739372,0.027993273,0.004562703,0.16703361],"study_design_scores_gemma":[0.0001720886,0.0012024146,0.0013669538,0.000039450253,0.00010295813,0.0011986318,0.000039558832,0.12559702,0.80895364,0.0014697434,0.059818067,0.00003935785],"about_ca_topic_score_codex":0.000534297,"about_ca_topic_score_gemma":0.0009954785,"teacher_disagreement_score":0.00205955,"about_ca_system_score_codex":0.00049173756,"about_ca_system_score_gemma":0.0005135537,"threshold_uncertainty_score":0.0068898797},"labels":[],"label_agreement":null},{"id":"W2135729931","doi":"10.1109/test.2006.297722","title":"Massively Parallel Validation of High-Speed Serial Interfaces using Compact Instrument Modules","year":2006,"lang":"en","type":"article","venue":"Proceedings/Proceedings - International Test Conference","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"CMC Microsystems (Canada)","funders":"","keywords":"Jitter; SerDes; Computer science; Interface (matter); Serial communication; Sensitivity (control systems); Key (lock); Computer hardware; Electronic engineering; Parallel computing; Engineering","score_opus":0.03165919782899723,"score_gpt":0.25431960308710666,"score_spread":0.22266040525810943,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135729931","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4278405,0.00014771894,0.5671351,0.000088645196,0.00004406199,0.00015432962,0.00012228907,0.002371695,0.0020957158],"genre_scores_gemma":[0.8849973,0.000035954417,0.11349399,0.00004262459,0.000017770573,0.00007627333,0.00012962868,0.00007854486,0.0011280329],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99894315,0.00028111218,0.000056701345,0.0001438541,0.000498103,0.00007711551],"domain_scores_gemma":[0.997214,0.0009315332,0.00048264003,0.00075906725,0.00050910946,0.000103592814],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014240458,0.000558728,0.00035561962,0.0004560128,0.00021675951,0.00045390488,0.0010883885,0.00033775813,0.0012888653],"category_scores_gemma":[0.0026122525,0.00031096902,0.0002053244,0.00028142275,0.00047145807,0.0011235708,0.00096642965,0.0005396269,0.0002667954],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007727664,0.00025947954,0.012613864,0.00015371073,0.000082360835,0.0003778688,0.00026410923,0.028594892,0.8462445,0.0052602114,0.0008381999,0.10453805],"study_design_scores_gemma":[0.00014979209,0.0024027885,0.0077537526,0.00002557689,0.000051192314,0.00093615684,0.00006898013,0.18951304,0.7929903,0.0019059362,0.0041601197,0.00004226825],"about_ca_topic_score_codex":0.00027501784,"about_ca_topic_score_gemma":0.00047793178,"teacher_disagreement_score":0.0014240458,"about_ca_system_score_codex":0.0003870785,"about_ca_system_score_gemma":0.000514114,"threshold_uncertainty_score":0.007531166},"labels":[],"label_agreement":null},{"id":"W2136165939","doi":"10.1109/iscas.2004.1329001","title":"A 1/8-rate clock and data recovery architecture for high-speed communication systems","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Clock recovery; Voltage-controlled oscillator; Process (computing); Context (archaeology); Clock rate; Block (permutation group theory); Data recovery; CMOS; Architecture; Electronic engineering; Computer hardware; Clock signal; Real-time computing; Voltage; Jitter; Electrical engineering; Engineering; Telecommunications","score_opus":0.028111063221083085,"score_gpt":0.2614134792167817,"score_spread":0.23330241599569862,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136165939","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.058443174,0.0027429434,0.92254514,0.00051062787,0.00033680155,0.00014743012,0.000084917694,0.003952263,0.01123676],"genre_scores_gemma":[0.49885288,0.0022423288,0.4782187,0.0003870443,0.0005056709,0.00015857772,0.00025228137,0.00015155812,0.01923104],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997602,0.000027400687,0.00001986972,0.000036420406,0.00012546725,0.000030529947],"domain_scores_gemma":[0.9997651,0.000035192108,0.000042175026,0.000041478856,0.00009641622,0.000019611247],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029771452,0.00029079255,0.00021083141,0.00044402975,0.0003452188,0.0006710489,0.00073375495,0.00045318206,0.0029493032],"category_scores_gemma":[0.00038591019,0.00022304346,0.00021481338,0.00026926034,0.0002463465,0.0010456254,0.00026617164,0.0006993368,0.0010250898],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003629636,0.00013838182,0.0008415118,0.0004459618,0.000053240754,0.00048038043,0.000287286,0.01775467,0.50995886,0.067043915,0.006198547,0.39643416],"study_design_scores_gemma":[0.00030161734,0.0021376873,0.0022816104,0.0001751048,0.00021352882,0.0043079536,0.00009955472,0.37527034,0.3960331,0.016963694,0.20204218,0.00017357485],"about_ca_topic_score_codex":0.0005848851,"about_ca_topic_score_gemma":0.00120211,"teacher_disagreement_score":0.0029493032,"about_ca_system_score_codex":0.0004622415,"about_ca_system_score_gemma":0.00056530425,"threshold_uncertainty_score":0.009866357},"labels":[],"label_agreement":null},{"id":"W2136572505","doi":"10.1109/bipol.1999.803552","title":"SiGe clock and data recovery IC with linear type PLL for 10 Gb/s SONET application","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Jitter; Synchronous optical networking; Phase-locked loop; Voltage-controlled oscillator; Charge pump; Phase detector; Phase frequency detector; Clock recovery; Data recovery; Electronic engineering; Physics; Electrical engineering; Computer science; Voltage; Engineering; Computer hardware; Clock signal; Telecommunications","score_opus":0.02951896010936114,"score_gpt":0.27109900874242465,"score_spread":0.2415800486330635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136572505","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45793328,0.0029022486,0.49533558,0.00078649895,0.0005368963,0.00047821229,0.0005795448,0.019437687,0.022010013],"genre_scores_gemma":[0.79827803,0.0006499241,0.17018522,0.00062875584,0.00019314115,0.00014880508,0.000548781,0.00035191924,0.02901536],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999553,0.00003426977,0.000022266611,0.00007970589,0.00021610591,0.000094565934],"domain_scores_gemma":[0.9996364,0.000115314906,0.000046776197,0.000045414847,0.00012274273,0.000033233184],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031330864,0.00038277436,0.00029435314,0.00043939243,0.0002245525,0.0006071875,0.00096048875,0.0006293707,0.007827945],"category_scores_gemma":[0.0008562931,0.00032760928,0.00023222606,0.00034318236,0.00029658843,0.00051435246,0.00022368066,0.00054019666,0.0021140268],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045478795,0.00012031262,0.00083582604,0.00021068897,0.000042218726,0.0005581332,0.00009171514,0.0015325692,0.8885151,0.0013050407,0.0033567625,0.10297675],"study_design_scores_gemma":[0.00019638042,0.00157739,0.004041715,0.000063872176,0.00019324347,0.0032388975,0.000051908548,0.034647103,0.92803556,0.00035378154,0.027528062,0.000072062925],"about_ca_topic_score_codex":0.0011897276,"about_ca_topic_score_gemma":0.0023355724,"teacher_disagreement_score":0.007827945,"about_ca_system_score_codex":0.0004780703,"about_ca_system_score_gemma":0.0007657088,"threshold_uncertainty_score":0.026187062},"labels":[],"label_agreement":null},{"id":"W2136704181","doi":"10.1109/tcsii.2002.807572","title":"PLL-based frequency discriminator using the loop filter as an estimator","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Discriminator; Phase-locked loop; Estimator; Demodulation; Control theory (sociology); Computer science; Filter (signal processing); Loop (graph theory); Electronic engineering; Mathematics; Phase noise; Engineering; Telecommunications; Detector; Statistics; Artificial intelligence","score_opus":0.03942716715702676,"score_gpt":0.24712648060764025,"score_spread":0.2076993134506135,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136704181","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040238068,0.0009810869,0.9542347,0.00018925998,0.00027278296,0.000091409805,0.00009118882,0.001152782,0.002748633],"genre_scores_gemma":[0.5304283,0.0005891561,0.4612657,0.00052519253,0.0003541721,0.00012284204,0.00020641387,0.0000810441,0.006427106],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995309,0.000052362746,0.000035138764,0.0001639958,0.00017631706,0.00004122372],"domain_scores_gemma":[0.9992478,0.00036763877,0.00010389778,0.00008179097,0.0001666322,0.000032275966],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069337717,0.00036294264,0.00041623253,0.00045071667,0.00025631173,0.0008114119,0.0010598495,0.00091000664,0.0022251755],"category_scores_gemma":[0.0015289518,0.00028446017,0.00019493743,0.00034230374,0.00035343034,0.0010337752,0.00040610944,0.0006358578,0.0011817282],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007634683,0.00018056894,0.0051053674,0.0004203666,0.00012835026,0.00023417875,0.00012528512,0.01339472,0.5882882,0.015009221,0.0015393309,0.37481102],"study_design_scores_gemma":[0.00039151253,0.0012830812,0.0035687436,0.00011731506,0.00024406132,0.0016778088,0.000026079648,0.39192063,0.5513964,0.0029350955,0.046315797,0.0001234919],"about_ca_topic_score_codex":0.00044038182,"about_ca_topic_score_gemma":0.00078596885,"teacher_disagreement_score":0.0022251755,"about_ca_system_score_codex":0.00043656715,"about_ca_system_score_gemma":0.00044216978,"threshold_uncertainty_score":0.007444024},"labels":[],"label_agreement":null},{"id":"W2137230442","doi":"10.1109/async.1994.656307","title":"A delay-controlled phase-locked loop to reduce timing errors in synchronous/asynchronous communication links","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Handshaking; Asynchronous communication; Handshake; Computer science; Signal edge; Synchronizer; SIGNAL (programming language); Asynchronous system; Synchronization (alternating current); Clock domain crossing; Loop (graph theory); Synchronous circuit; Clock signal; Electronic engineering; Control theory (sociology); Control (management); Computer network; Digital signal processing; Engineering; Computer hardware; Telecommunications; Distributed computing; Analog signal; Channel (broadcasting); Jitter","score_opus":0.026908029074179295,"score_gpt":0.28169494870177936,"score_spread":0.2547869196276001,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137230442","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0965418,0.0013590123,0.8939278,0.0002785446,0.0003154726,0.00014294326,0.000060340633,0.002134056,0.0052400185],"genre_scores_gemma":[0.7980926,0.00046641752,0.19571589,0.00022453586,0.00016118497,0.0000873523,0.000053178923,0.00006919151,0.0051296246],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979,0.000037315618,0.000011787252,0.00004587322,0.00010229361,0.000012812181],"domain_scores_gemma":[0.999678,0.00013407691,0.00006698053,0.000031516916,0.0000719345,0.000017503202],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028253224,0.00029829782,0.00018906136,0.0002782256,0.0002383228,0.0003689727,0.00062811916,0.00035064982,0.0014944518],"category_scores_gemma":[0.0009384807,0.00010540745,0.00011133159,0.00024130916,0.00022261303,0.0004965928,0.00018280237,0.0002797964,0.00029187664],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035827424,0.00018100129,0.0007585772,0.00026081092,0.000036355876,0.00024369375,0.00016950231,0.017937515,0.7499789,0.014847003,0.0015681522,0.21366012],"study_design_scores_gemma":[0.00049246347,0.0024113876,0.0015383257,0.000057271183,0.00015933838,0.0014745493,0.000027474482,0.35628968,0.58850056,0.0056894748,0.043289267,0.00007018853],"about_ca_topic_score_codex":0.00025574636,"about_ca_topic_score_gemma":0.0003655165,"teacher_disagreement_score":0.0014944518,"about_ca_system_score_codex":0.00025224325,"about_ca_system_score_gemma":0.00026095184,"threshold_uncertainty_score":0.004999399},"labels":[],"label_agreement":null},{"id":"W2137359491","doi":"10.1109/cicc.2004.1358724","title":"A 1.5V 20/30 Gb/s CMOS backplane driver with digital pre-emphasis","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Backplane; Emphasis (telecommunications); Comparator; Swing; CMOS; Dynamic range; Computer science; Automatic gain control; Electrical engineering; Electronic engineering; Digital control; Sensitivity (control systems); Engineering; Voltage; Amplifier","score_opus":0.004748009315499752,"score_gpt":0.1948833801608365,"score_spread":0.19013537084533674,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137359491","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.50561404,0.0019660175,0.46523708,0.0009308777,0.0008394158,0.00070639735,0.0010993055,0.00908565,0.014521229],"genre_scores_gemma":[0.8362012,0.00054888346,0.14496164,0.0005695849,0.00019162986,0.0002063793,0.0006335177,0.00032712627,0.016360188],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997323,0.000019459068,0.000016201113,0.00005322927,0.00013269001,0.0000461363],"domain_scores_gemma":[0.9995989,0.000108523,0.0000665463,0.000029178893,0.00015734386,0.000039580224],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029729505,0.00036177505,0.0003348125,0.00033181979,0.00023279068,0.00053431303,0.0010914276,0.000484698,0.003716373],"category_scores_gemma":[0.0005029279,0.00029344053,0.00015253152,0.00021972888,0.00017014994,0.00051487045,0.00029205202,0.00043060572,0.0010489608],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016631608,0.00007207082,0.0009084633,0.00016709461,0.000022879598,0.00017296545,0.00009740149,0.00025064047,0.9573711,0.0012261817,0.0016425049,0.037902493],"study_design_scores_gemma":[0.00007905431,0.00076034386,0.0027138393,0.000029511213,0.00006135216,0.0019493039,0.000043740205,0.010777328,0.960142,0.00036484256,0.023042439,0.000036155136],"about_ca_topic_score_codex":0.0004976632,"about_ca_topic_score_gemma":0.0015808971,"teacher_disagreement_score":0.003716373,"about_ca_system_score_codex":0.00052977935,"about_ca_system_score_gemma":0.0005768308,"threshold_uncertainty_score":0.012432516},"labels":[],"label_agreement":null},{"id":"W2137795516","doi":"10.1109/tcsi.2004.835688","title":"Investigation of Phase Noise of Ring Oscillators With Time-Varying Current and Noise Sources by time-scaling Thermal Noise","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase noise; Noise (video); Noise spectral density; Oscillator phase noise; Noise generator; Flicker noise; Scaling; Noise temperature; Y-factor; Spectral density; Effective input noise temperature; Electronic engineering; Ring oscillator; Noise measurement; Control theory (sociology); Noise floor; Physics; Computer science; Noise figure; Acoustics; Electrical engineering; Noise reduction; Engineering; Mathematics; Voltage; Telecommunications","score_opus":0.013370803572170359,"score_gpt":0.23344801289168446,"score_spread":0.2200772093195141,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137795516","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5166898,0.0004755379,0.47924253,0.00009398377,0.00003061536,0.0000358993,0.000021514934,0.00019183606,0.0032182795],"genre_scores_gemma":[0.96592283,0.0002266184,0.0330444,0.000019414954,0.000024658113,0.000022753778,0.000016736563,0.00003376084,0.0006888876],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977654,0.0000574819,0.0000071160384,0.000032341806,0.000112170994,0.000014330048],"domain_scores_gemma":[0.99937457,0.00039826342,0.00009385782,0.000050957202,0.00006910143,0.00001323213],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004412544,0.00032325953,0.0002922924,0.0004396979,0.00019019049,0.00028467207,0.00031076543,0.000300054,0.00032784362],"category_scores_gemma":[0.0017832369,0.0001577055,0.00024976063,0.00031223666,0.0005471506,0.0009918422,0.00023653172,0.00030878405,0.00007361991],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020612561,0.00011068118,0.003657426,0.000104440056,0.00007332658,0.000317124,0.00032735866,0.46509624,0.44667503,0.048543114,0.00016163863,0.034727436],"study_design_scores_gemma":[0.000007779936,0.00010949534,0.00070967636,0.000004389117,0.000011084823,0.00009483942,0.000019397818,0.9595217,0.03547804,0.0034967756,0.0005353236,0.000011540042],"about_ca_topic_score_codex":0.00030769172,"about_ca_topic_score_gemma":0.00030491984,"teacher_disagreement_score":0.0004412544,"about_ca_system_score_codex":0.00025193222,"about_ca_system_score_gemma":0.00015166627,"threshold_uncertainty_score":0.0023335814},"labels":[],"label_agreement":null},{"id":"W2138166675","doi":"10.1109/cicc.2000.852737","title":"A fully-integrated low phase-noise nested-loop PLL for frequency synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; PLL multibit; Phase noise; dBc; Voltage-controlled oscillator; Electronic engineering; Nested loop join; Bandwidth (computing); Offset (computer science); Computer science; Chip; Frequency synthesizer; Loop (graph theory); Engineering; Electrical engineering; Voltage; Telecommunications","score_opus":0.02245949928228475,"score_gpt":0.2416354015119701,"score_spread":0.21917590222968536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138166675","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042274848,0.00060940196,0.9496239,0.00011746188,0.00013772673,0.00007118833,0.000084507774,0.0016762359,0.005404674],"genre_scores_gemma":[0.3866915,0.00031554396,0.6070365,0.00010373047,0.00006894108,0.00006284189,0.00013159012,0.00009691629,0.0054924046],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972814,0.000027036722,0.000013294551,0.000054549728,0.00015547658,0.00002143835],"domain_scores_gemma":[0.9998585,0.000037069418,0.000018501518,0.000018478733,0.000050066654,0.000017406775],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025023925,0.00024666166,0.0002642323,0.00017370043,0.0001476466,0.000457945,0.0005877029,0.00038424318,0.001753883],"category_scores_gemma":[0.00051766535,0.0002115305,0.00019468668,0.00014770897,0.00018233409,0.00048440538,0.00022097497,0.0003364466,0.000588884],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012898858,0.000046151436,0.00028266245,0.00007987755,0.000015974168,0.00012854833,0.0000634287,0.0055332445,0.90105253,0.0060693417,0.0005885784,0.08601058],"study_design_scores_gemma":[0.00022360403,0.0014385671,0.00211677,0.000062548366,0.00009875955,0.0016735675,0.000027649096,0.3137526,0.6178018,0.004388876,0.058331076,0.00008421034],"about_ca_topic_score_codex":0.00048922206,"about_ca_topic_score_gemma":0.0012975496,"teacher_disagreement_score":0.001753883,"about_ca_system_score_codex":0.00025508812,"about_ca_system_score_gemma":0.00037662583,"threshold_uncertainty_score":0.005867362},"labels":[],"label_agreement":null},{"id":"W2138523705","doi":"10.1109/tcsi.2008.2008284","title":"Phase Noise of a Class of Ring Oscillators Having Unsaturated Outputs With Focus on Cycle-to-Cycle Correlation","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"dBc; Phase noise; Jitter; Noise (video); Ring (chemistry); Power (physics); Autoregressive model; Focus (optics); Electronic engineering; Control theory (sociology); Computer science; Physics; Mathematics; Engineering; Statistics; Optics","score_opus":0.013459372145037871,"score_gpt":0.21884953975865173,"score_spread":0.20539016761361387,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138523705","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3237047,0.0006614609,0.664566,0.00012199084,0.00003650662,0.000024294752,0.00006296948,0.00017852405,0.010643656],"genre_scores_gemma":[0.9802839,0.00035052033,0.017824437,0.000025845895,0.000031509502,0.000015879672,0.000033807046,0.000017839016,0.0014162613],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998056,0.000029602907,0.000007765547,0.000048230555,0.00008286291,0.00002598612],"domain_scores_gemma":[0.99953234,0.00026373044,0.00007624706,0.00004488947,0.000065320026,0.00001754728],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035374673,0.00023818923,0.00023961237,0.00034769883,0.00019927468,0.00037797194,0.00036209472,0.00026947298,0.0008370708],"category_scores_gemma":[0.0011777125,0.00010569139,0.00018318798,0.00028579056,0.0004290279,0.00039867684,0.00026760553,0.0002996709,0.00012704449],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007302706,0.00009957984,0.009034286,0.00018338027,0.00008033654,0.0004957878,0.00030479362,0.37624344,0.18408863,0.32175598,0.00068397215,0.106299594],"study_design_scores_gemma":[0.00001412789,0.00018763676,0.0019871905,0.00001722488,0.000033420707,0.0003317861,0.000026780892,0.95071566,0.02227651,0.022159645,0.002225501,0.00002462954],"about_ca_topic_score_codex":0.00032242696,"about_ca_topic_score_gemma":0.0003777076,"teacher_disagreement_score":0.0008370708,"about_ca_system_score_codex":0.00031934847,"about_ca_system_score_gemma":0.0001808454,"threshold_uncertainty_score":0.0028002262},"labels":[],"label_agreement":null},{"id":"W2138591208","doi":"10.1109/asqed.2009.5206286","title":"Statistical model for ring oscillator phase noise variability accounting for within-die process variation","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase noise; Ring oscillator; Noise (video); Spice; Transistor; Process variation; CMOS; Electronic engineering; Voltage; Physics; Computer science; Control theory (sociology); Statistical physics; Electrical engineering; Engineering","score_opus":0.020730660357987523,"score_gpt":0.3126401768590939,"score_spread":0.29190951650110636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138591208","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12237277,0.0006818378,0.87023133,0.00036006563,0.00007080971,0.000110033965,0.0007728726,0.0010399984,0.0043602968],"genre_scores_gemma":[0.97704357,0.00057726266,0.01672064,0.00011113666,0.00008045214,0.00020675764,0.0005451457,0.00017141612,0.0045436504],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99901605,0.00020492786,0.00004773136,0.0002636314,0.00033593632,0.00013162408],"domain_scores_gemma":[0.99719715,0.0013945253,0.0005401623,0.0003760146,0.0004410771,0.00005110563],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017515093,0.0006649791,0.00087132,0.0010173513,0.0003665913,0.00071822753,0.0016435072,0.0011212555,0.0017244772],"category_scores_gemma":[0.0046777623,0.0004927384,0.0007528096,0.0008821237,0.00060697895,0.0012125773,0.00038267203,0.00074817054,0.0007528594],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044228982,0.000025457834,0.0022861152,0.00002564652,0.000036801113,0.00014216854,0.000032988683,0.9795959,0.004027316,0.008650692,0.0003536539,0.0047790064],"study_design_scores_gemma":[0.0000025599197,0.000017622291,0.00045739266,0.0000021244289,0.00000852368,0.000040419112,0.0000025437676,0.99742115,0.00035671037,0.0015347921,0.0001507436,0.0000054397306],"about_ca_topic_score_codex":0.0032488063,"about_ca_topic_score_gemma":0.0023275444,"teacher_disagreement_score":0.0032488063,"about_ca_system_score_codex":0.0009751646,"about_ca_system_score_gemma":0.0006989364,"threshold_uncertainty_score":0.009262979},"labels":[],"label_agreement":null},{"id":"W2138687625","doi":"10.1109/isqed.2004.1283688","title":"An overview of substrate noise reduction techniques","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Reduction (mathematics); Noise reduction; Computer science; Substrate (aquarium); Noise (video); Mathematics; Artificial intelligence; Geology","score_opus":0.03837764512362909,"score_gpt":0.306007800716873,"score_spread":0.26763015559324393,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138687625","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017469415,0.14060569,0.7796113,0.00059839286,0.00092791265,0.00020166225,0.00020775064,0.0031198815,0.05725807],"genre_scores_gemma":[0.1397648,0.19456114,0.5820814,0.0010763222,0.0013920849,0.00038924525,0.0012790812,0.0008845516,0.0785714],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992549,0.00006398585,0.000038094142,0.00011060604,0.00048248575,0.000049936843],"domain_scores_gemma":[0.9996724,0.00008756035,0.00003317232,0.000048372163,0.00014469397,0.000013880113],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039903272,0.0008244644,0.00070525333,0.0015062935,0.0004709916,0.0013328753,0.0014518242,0.0009709691,0.005453771],"category_scores_gemma":[0.00059421937,0.0005630455,0.0005287608,0.0014655559,0.00024651378,0.0012285654,0.00053616473,0.0009813458,0.004294306],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009904136,0.000077529075,0.0006368085,0.0013693535,0.00004459255,0.00026773626,0.00010299046,0.004082925,0.13185827,0.00800464,0.0054987627,0.8479574],"study_design_scores_gemma":[0.000051437117,0.0008423796,0.0032041057,0.00077598536,0.0002503086,0.0063531264,0.00018931602,0.05032437,0.26613575,0.007454843,0.66427416,0.00014415389],"about_ca_topic_score_codex":0.0005885838,"about_ca_topic_score_gemma":0.0009058201,"teacher_disagreement_score":0.005453771,"about_ca_system_score_codex":0.00032680543,"about_ca_system_score_gemma":0.0003893887,"threshold_uncertainty_score":0.018244684},"labels":[],"label_agreement":null},{"id":"W2138771995","doi":"10.1109/pacrim.2005.1517361","title":"Design and optimization of multi-tap DFE for high-speed backplane data communications","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada); Carleton University","funders":"","keywords":"Backplane; CMOS; Intersymbol interference; Computer science; Equalization (audio); Channel (broadcasting); Electronic engineering; Equalizer; Interference (communication); Computer hardware; Engineering; Telecommunications","score_opus":0.10425588169086292,"score_gpt":0.3109845477911377,"score_spread":0.2067286661002748,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138771995","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047240034,0.00041233227,0.948671,0.0001079711,0.000032126754,0.00004384215,0.00006246868,0.00054362236,0.0028866695],"genre_scores_gemma":[0.5516504,0.00042101336,0.44447905,0.000058690734,0.000026781621,0.000093460185,0.00012043062,0.00007313422,0.0030770623],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997967,0.000038381913,0.000010262577,0.000031887892,0.00009730448,0.00002556026],"domain_scores_gemma":[0.9996774,0.00011206707,0.000048218848,0.00002256169,0.00012613698,0.000013620454],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026569652,0.0005159815,0.0003290181,0.00029989213,0.00024815815,0.0005017388,0.00047990645,0.00061405654,0.0017915043],"category_scores_gemma":[0.0006618511,0.00027470966,0.00026258032,0.00031604466,0.00017082276,0.00052020035,0.00021202683,0.00033741957,0.00046484623],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002856954,0.000111692614,0.0014692202,0.00020156121,0.000112705486,0.00016786014,0.00010859598,0.27302083,0.46947262,0.0076639294,0.0014083477,0.245977],"study_design_scores_gemma":[0.00005828946,0.00030989273,0.0007810752,0.000019286475,0.00004817297,0.00024636593,0.000024502391,0.8100869,0.17897068,0.0014800386,0.007945536,0.000029312465],"about_ca_topic_score_codex":0.0008997288,"about_ca_topic_score_gemma":0.0019523593,"teacher_disagreement_score":0.0017915043,"about_ca_system_score_codex":0.00043991464,"about_ca_system_score_gemma":0.0004290156,"threshold_uncertainty_score":0.0059931874},"labels":[],"label_agreement":null},{"id":"W2139005104","doi":"10.1109/pacrim.1989.48378","title":"Systolic array implementation of a low frequency digital oscillator","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Lossless compression; Multiplier (economics); Computer science; Systolic array; Very-large-scale integration; Variable-frequency oscillator; Electronic engineering; Arithmetic; Algorithm; Mathematics; Telecommunications; Local oscillator; Engineering; Data compression; Embedded system; Radio frequency","score_opus":0.006369359817696128,"score_gpt":0.23518563206088655,"score_spread":0.22881627224319043,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139005104","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04604484,0.00022893799,0.9406698,0.00012706449,0.00021128342,0.000078444544,0.00012475332,0.002692306,0.009822603],"genre_scores_gemma":[0.3663455,0.00024857948,0.62055993,0.00020293286,0.00016492332,0.00013463768,0.00040695388,0.000089116365,0.011847465],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998103,0.000037058475,0.000017935386,0.000033788237,0.00008006265,0.000020873382],"domain_scores_gemma":[0.99976045,0.00005659845,0.000032615648,0.000029190844,0.000100376215,0.000020743715],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020091851,0.00024402473,0.00019306861,0.00026379406,0.00022956383,0.0005050746,0.00061632006,0.00030411856,0.00548334],"category_scores_gemma":[0.0005261565,0.000119917415,0.00018314781,0.00032333596,0.00017876938,0.00037198002,0.00025380382,0.00031468927,0.0017749202],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003112553,0.00015558217,0.0011424151,0.00026120493,0.00006719298,0.00042352686,0.00016450846,0.045201257,0.49006093,0.036166694,0.0050651254,0.42098027],"study_design_scores_gemma":[0.00021669077,0.0022096178,0.0016854148,0.00007789308,0.00013334953,0.0014992928,0.00007569294,0.4868079,0.41139123,0.01233952,0.08347105,0.000092361566],"about_ca_topic_score_codex":0.0002954263,"about_ca_topic_score_gemma":0.0006187535,"teacher_disagreement_score":0.00548334,"about_ca_system_score_codex":0.00022029507,"about_ca_system_score_gemma":0.0004443086,"threshold_uncertainty_score":0.018343568},"labels":[],"label_agreement":null},{"id":"W2139147932","doi":"10.1109/ccece.2004.1347726","title":"On the design of low power MCML based ring oscillators","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Jitter; Current-mode logic; Ring (chemistry); Oscillation (cell signaling); Power (physics); Dissipation; Voltage-controlled oscillator; Ring oscillator; Electronic engineering; Computer science; Physics; Control theory (sociology); Logic gate; Electrical engineering; Engineering; Voltage; CMOS; Chemistry","score_opus":0.013249488932200484,"score_gpt":0.20704260918981704,"score_spread":0.19379312025761655,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139147932","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053603925,0.0017980143,0.93238187,0.0002752993,0.000061451894,0.00008317248,0.00006973992,0.00052067696,0.011205943],"genre_scores_gemma":[0.75986713,0.0012081414,0.23409209,0.0001831689,0.00009807728,0.00007559984,0.00008427646,0.000067680325,0.004323778],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997235,0.000053738087,0.000012880534,0.000052288895,0.00013419226,0.000023346089],"domain_scores_gemma":[0.99981076,0.00006583861,0.000047733945,0.000015840676,0.000053238928,0.0000066226366],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003299007,0.00031273864,0.00020934346,0.0002962688,0.00024065687,0.0005625522,0.00061352743,0.00028674226,0.0013823721],"category_scores_gemma":[0.00081824226,0.00015539938,0.00013404,0.00029521453,0.00025656648,0.00044103005,0.00025754902,0.0002808462,0.00038347012],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020880469,0.000043261018,0.0010999157,0.0006222631,0.00004054628,0.00024432223,0.00028803025,0.10894966,0.50849557,0.100840375,0.001746179,0.27742103],"study_design_scores_gemma":[0.000068547604,0.0005178749,0.0008559814,0.00009234069,0.000049937633,0.00048859173,0.00004618939,0.7511314,0.19584274,0.013282048,0.03758902,0.000035270714],"about_ca_topic_score_codex":0.00049845653,"about_ca_topic_score_gemma":0.0010997384,"teacher_disagreement_score":0.0013823721,"about_ca_system_score_codex":0.0005727404,"about_ca_system_score_gemma":0.0003072034,"threshold_uncertainty_score":0.0046245456},"labels":[],"label_agreement":null},{"id":"W2139463433","doi":"10.1049/el:20030637","title":"Open-loop phase-locking scheme for signal synchronisation","year":2003,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Phase-locked loop; Loop (graph theory); Control theory (sociology); Delay-locked loop; SIGNAL (programming language); Open-loop controller; Phase (matter); Scheme (mathematics); Feedback loop; Loop gain; Computer science; Transistor; Electronic engineering; Engineering; Physics; Closed loop; Mathematics; Control (management); Phase noise; Voltage; Electrical engineering","score_opus":0.019035315929562268,"score_gpt":0.2798300866735384,"score_spread":0.26079477074397617,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139463433","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06562351,0.00063297816,0.92406994,0.00016636046,0.0002872799,0.0001217132,0.00006436237,0.0016493942,0.007384532],"genre_scores_gemma":[0.8000076,0.00021767452,0.1930917,0.0001523104,0.00010040812,0.000113849375,0.000083651816,0.000055205273,0.0061777206],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997205,0.000058943966,0.000019738447,0.000055239183,0.00011406542,0.00003146807],"domain_scores_gemma":[0.99970657,0.00008991177,0.000026528463,0.000051247822,0.0001032983,0.000022307548],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032602556,0.00020040367,0.00019157061,0.00028586332,0.00025502246,0.00035499432,0.000780131,0.0003623812,0.0037456485],"category_scores_gemma":[0.0006453878,0.00009249272,0.00012764483,0.0002610016,0.00024632443,0.0006119731,0.00042472951,0.00033755615,0.00079920806],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043162878,0.000126307,0.00071185816,0.00020513112,0.000028628656,0.0001688995,0.00024860998,0.0065255007,0.58801615,0.07471193,0.0027013717,0.32612395],"study_design_scores_gemma":[0.00039881957,0.0014003743,0.0011328831,0.000054327487,0.000075913355,0.0010002465,0.00004965233,0.2493939,0.64660007,0.025413405,0.07436901,0.000111363115],"about_ca_topic_score_codex":0.00010317736,"about_ca_topic_score_gemma":0.0001579841,"teacher_disagreement_score":0.0037456485,"about_ca_system_score_codex":0.00018611694,"about_ca_system_score_gemma":0.00028792158,"threshold_uncertainty_score":0.012530446},"labels":[],"label_agreement":null},{"id":"W2139633077","doi":"10.1109/apccas.2010.5774871","title":"Jitter generation and capture using phase-domain sigma-delta encoding","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Phase-locked loop; Delta-sigma modulation; Computer science; Electronic engineering; Sampling (signal processing); Time domain; SIGNAL (programming language); Filter (signal processing); Engineering; CMOS","score_opus":0.023422729444076574,"score_gpt":0.2698897644195866,"score_spread":0.24646703497551004,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139633077","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10648469,0.00071931386,0.88384956,0.00017002686,0.00011543301,0.00012546899,0.000071792405,0.001047327,0.0074164537],"genre_scores_gemma":[0.69633037,0.00048129886,0.29853904,0.00013766607,0.00005059416,0.000059298716,0.000108575645,0.00006817779,0.0042248885],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996112,0.000051250758,0.000020361971,0.000053559335,0.00023173152,0.000031875075],"domain_scores_gemma":[0.99954826,0.00015942554,0.000078940866,0.00010413915,0.00008927777,0.000019893416],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003933421,0.00026004334,0.00020996034,0.00046704058,0.00030007487,0.0006953587,0.0005821316,0.00036849902,0.00083403144],"category_scores_gemma":[0.0010534222,0.00016081962,0.00013305043,0.0005139102,0.00037827928,0.00066285976,0.00040148082,0.00046949132,0.00025982698],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042340628,0.00011137256,0.0017374728,0.00018485471,0.000023464574,0.00021924527,0.0002633004,0.010300323,0.6472584,0.04095789,0.000621798,0.2978985],"study_design_scores_gemma":[0.000056195455,0.00042782875,0.0010051355,0.000046694153,0.000037537735,0.0005918937,0.0000427173,0.0922686,0.8853984,0.006035554,0.014045777,0.000043635242],"about_ca_topic_score_codex":0.00033051835,"about_ca_topic_score_gemma":0.00061841623,"teacher_disagreement_score":0.00083403144,"about_ca_system_score_codex":0.00048827258,"about_ca_system_score_gemma":0.00046155218,"threshold_uncertainty_score":0.0035426617},"labels":[],"label_agreement":null},{"id":"W2139828250","doi":"10.1109/cicc.2007.4405790","title":"A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; CMOS; Frequency synthesizer; Phase noise; Bandwidth (computing); Computer science; Electronic engineering; Phase frequency detector; Direct digital synthesizer; Detector; Phase detector; Engineering; Electrical engineering; Telecommunications; Voltage","score_opus":0.020573144515395828,"score_gpt":0.24914252607088147,"score_spread":0.22856938155548565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139828250","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23905134,0.002273954,0.7276567,0.0010674964,0.0006631555,0.0003533131,0.0005774676,0.0076727076,0.020683872],"genre_scores_gemma":[0.64115566,0.0005418084,0.34739038,0.00030352967,0.00016739112,0.00010817286,0.00033068165,0.00010500695,0.009897359],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996153,0.000047697493,0.000033577307,0.000085193125,0.00017782173,0.000040385483],"domain_scores_gemma":[0.9996865,0.000078356206,0.000092178365,0.00004300163,0.00007167727,0.000028448727],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002677405,0.00033611656,0.00040943164,0.00037111432,0.0003372705,0.00067906623,0.000696095,0.00042841074,0.0028826005],"category_scores_gemma":[0.00051449344,0.0001950968,0.00020486426,0.0002688394,0.00024335555,0.0006144889,0.00030522465,0.0006274717,0.0011099274],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039512388,0.00006682089,0.00079433655,0.0003035014,0.000036390815,0.00047494328,0.000110979425,0.0045839367,0.85502493,0.0048829853,0.002451316,0.1308746],"study_design_scores_gemma":[0.00029540027,0.0016667115,0.0020274941,0.00007123411,0.00015990713,0.0021722876,0.0000694427,0.068304054,0.84837574,0.0019402321,0.07480339,0.00011409893],"about_ca_topic_score_codex":0.0007031005,"about_ca_topic_score_gemma":0.0012529804,"teacher_disagreement_score":0.0028826005,"about_ca_system_score_codex":0.0004751932,"about_ca_system_score_gemma":0.0005418117,"threshold_uncertainty_score":0.009643257},"labels":[],"label_agreement":null},{"id":"W2139926781","doi":"10.1109/ccece.1999.807247","title":"Optimizing CMOS transconductors for low power and wideband operation","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"CMOS; Transconductance; Dissipation; Bandwidth (computing); Wideband; Electrical engineering; Spice; Electronic engineering; Transistor; Low-power electronics; Integrated circuit design; Power (physics); Engineering; Physics; Power consumption; Voltage; Telecommunications","score_opus":0.01217666000553357,"score_gpt":0.2295662588824239,"score_spread":0.21738959887689033,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139926781","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34338441,0.002095678,0.645748,0.00023961712,0.000053351967,0.0001404403,0.00009628536,0.0010031869,0.007239052],"genre_scores_gemma":[0.8503237,0.0008376168,0.14609507,0.000073723255,0.000033590157,0.000057405323,0.000082261955,0.00012999686,0.0023667517],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973077,0.000031275118,0.00002506516,0.00005510931,0.00011815866,0.000039725215],"domain_scores_gemma":[0.9996227,0.00012214085,0.00009664071,0.000034598615,0.00011338966,0.000010501516],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028081995,0.0010468339,0.00031408502,0.00042720302,0.00028905005,0.00060740515,0.0005062039,0.00041112571,0.00089524966],"category_scores_gemma":[0.0010997049,0.00022115622,0.0002634221,0.00038051174,0.00017646527,0.00069059146,0.00028914213,0.00030621068,0.00044768315],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008251853,0.00003441344,0.0009269808,0.00016535001,0.000044269935,0.0001255735,0.00008126321,0.034612827,0.88552606,0.0043890043,0.0003026115,0.07370904],"study_design_scores_gemma":[0.00007144751,0.000751807,0.002214894,0.00004749668,0.00013993066,0.0010240759,0.00009803144,0.1628208,0.81806165,0.0043077497,0.010425352,0.00003672994],"about_ca_topic_score_codex":0.00034453804,"about_ca_topic_score_gemma":0.0011714296,"teacher_disagreement_score":0.0010468339,"about_ca_system_score_codex":0.000426163,"about_ca_system_score_gemma":0.00033074152,"threshold_uncertainty_score":0.003091991},"labels":[],"label_agreement":null},{"id":"W2139949799","doi":"10.1109/icassp.1989.266883","title":"Separation of close sinusoids by cross-coupled phase locked loop","year":2003,"lang":"en","type":"article","venue":"International Conference on Acoustics, Speech, and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Demodulation; Phase-locked loop; Phase (matter); Synchronization (alternating current); Loop (graph theory); Amplitude; Symbol (formal); Sine; Phase synchronization; Noise (video); Ranging; Interval (graph theory); Phase detector; Physics; Control theory (sociology); Computer science; Algorithm; Topology (electrical circuits); Mathematics; Telecommunications; Artificial intelligence; Control (management); Optics; Combinatorics; Voltage","score_opus":0.025302728348805828,"score_gpt":0.3342269551405209,"score_spread":0.3089242267917151,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139949799","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08671236,0.00071904913,0.9075381,0.00013968427,0.00013695275,0.00007244458,0.000028471617,0.00050901395,0.004143929],"genre_scores_gemma":[0.6048992,0.00047506636,0.38960615,0.00017461872,0.00009678796,0.000075506825,0.00014062367,0.00011332312,0.0044186264],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99933857,0.0001382752,0.000029400562,0.00011629534,0.0003273075,0.000050170303],"domain_scores_gemma":[0.9992341,0.00032145297,0.00008303586,0.00008432789,0.00024289596,0.000034289293],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005325792,0.0003880678,0.00037464022,0.0005444374,0.00038218277,0.0006308931,0.00047008984,0.00066737394,0.0015614205],"category_scores_gemma":[0.002331839,0.0002067189,0.00021961224,0.00047284248,0.0005141655,0.0010165075,0.0006630449,0.0005052316,0.00071268127],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006391856,0.00011937009,0.000767679,0.00024614777,0.000050197166,0.00036757023,0.0005062284,0.036906395,0.6401779,0.021522239,0.0012947626,0.29740232],"study_design_scores_gemma":[0.0001555369,0.0007467971,0.00074832636,0.000045878944,0.00004816149,0.0010346791,0.00010590724,0.51202565,0.45317525,0.010637861,0.021203281,0.000072682364],"about_ca_topic_score_codex":0.00035008197,"about_ca_topic_score_gemma":0.00036411194,"teacher_disagreement_score":0.0015614205,"about_ca_system_score_codex":0.00029416656,"about_ca_system_score_gemma":0.00033079737,"threshold_uncertainty_score":0.0052235126},"labels":[],"label_agreement":null},{"id":"W2140011013","doi":"10.1109/iscas.2004.1329016","title":"Improving the acquisition time of a PLL-based, integer-N frequency synthesizer","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Settling time; Frequency synthesizer; Integer (computer science); Computer science; Frequency divider; Bottleneck; Electronic engineering; Process (computing); CMOS; Engineering; Jitter; Embedded system; Step response","score_opus":0.005494536618601378,"score_gpt":0.19675103017661885,"score_spread":0.19125649355801747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140011013","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17563759,0.0062997793,0.80272233,0.00035746067,0.00019812901,0.00008975712,0.000052272193,0.0019545346,0.01268812],"genre_scores_gemma":[0.7301154,0.0024772398,0.25768915,0.00025798197,0.00018531476,0.000050014252,0.00010713562,0.00022429161,0.008893361],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99950933,0.00006999866,0.000031169493,0.000094674855,0.00026223017,0.000032573145],"domain_scores_gemma":[0.9991653,0.00031893977,0.0001593333,0.000057227924,0.00027507887,0.000024111245],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005505872,0.00030811707,0.00033993673,0.00034944227,0.00028469812,0.0007587503,0.00048581275,0.00039277854,0.0018259281],"category_scores_gemma":[0.002047438,0.00017075274,0.00015485725,0.00033438503,0.00017582049,0.0010702474,0.00026223232,0.0005634143,0.0008421859],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006889564,0.00008238658,0.001317283,0.0002419837,0.000033317134,0.00019131535,0.00014767275,0.010836293,0.6512954,0.0074709444,0.0009169053,0.32677755],"study_design_scores_gemma":[0.00017233883,0.0013412312,0.0032184592,0.00005770283,0.00020033318,0.0015560609,0.00009288811,0.17939253,0.76723427,0.0030162397,0.04366383,0.000054256954],"about_ca_topic_score_codex":0.00076779816,"about_ca_topic_score_gemma":0.0011548217,"teacher_disagreement_score":0.0018259281,"about_ca_system_score_codex":0.00045512477,"about_ca_system_score_gemma":0.0005122347,"threshold_uncertainty_score":0.0061083436},"labels":[],"label_agreement":null},{"id":"W2140080294","doi":"10.1109/newcas.2007.4487967","title":"Frequency of oscillation for a multi-band voltage controlled ring oscillator","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage-controlled oscillator; Ring oscillator; Electrical engineering; CMOS; Oscillation (cell signaling); Ring (chemistry); Voltage; Chip; Frequency band; Physics; Automatic frequency control; Power (physics); Optoelectronics; Engineering; Chemistry","score_opus":0.024907383723813386,"score_gpt":0.2803823905596171,"score_spread":0.2554750068358037,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140080294","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2935568,0.0043505947,0.6731651,0.0010429509,0.00077328854,0.00011189267,0.0002114372,0.0022282596,0.024559656],"genre_scores_gemma":[0.8584533,0.0005719068,0.13507432,0.00018766924,0.00016877985,0.00006119929,0.00008296815,0.00008567527,0.0053141597],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998154,0.00002420282,0.000010467162,0.000057573125,0.00007089751,0.000021480499],"domain_scores_gemma":[0.99979156,0.00008592232,0.00003211696,0.000023505183,0.000047151374,0.000019763924],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020174493,0.0002723293,0.00018028446,0.00029814627,0.00033353115,0.00039460216,0.00044775655,0.0005383826,0.003861155],"category_scores_gemma":[0.0005344371,0.00013812917,0.0001532181,0.00020173588,0.00017012641,0.0004317782,0.00024844933,0.00038168943,0.00088022917],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003010101,0.00004846728,0.0011128222,0.00020789425,0.000017729752,0.00037634908,0.00015287565,0.0032755735,0.84987086,0.01291703,0.00176266,0.1299568],"study_design_scores_gemma":[0.00020811905,0.0020235607,0.0045865756,0.00019160741,0.00015527736,0.005756177,0.00011021656,0.16579577,0.7225272,0.006536306,0.09199655,0.000112619884],"about_ca_topic_score_codex":0.00013861261,"about_ca_topic_score_gemma":0.00025358758,"teacher_disagreement_score":0.003861155,"about_ca_system_score_codex":0.00026198642,"about_ca_system_score_gemma":0.00015941667,"threshold_uncertainty_score":0.012916863},"labels":[],"label_agreement":null},{"id":"W2140156237","doi":"10.1109/iscas.1997.612762","title":"Novel realizability conditions for the exact design of second-order Bode-type variable-amplitude digital equalizers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Realizability; Control theory (sociology); Amplitude; Transfer function; Bode plot; Variable (mathematics); Multiplier (economics); Mathematics; Frequency domain; Computer science; Algorithm; Mathematical analysis; Engineering; Physics; Artificial intelligence","score_opus":0.0652358489366933,"score_gpt":0.28087498638195274,"score_spread":0.21563913744525942,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140156237","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008267226,0.0000677007,0.9872026,0.00004229085,0.000022815617,0.000042883974,0.000026263795,0.00009319417,0.0042349896],"genre_scores_gemma":[0.65648466,0.00031680326,0.33926958,0.0000652399,0.00007172024,0.00039263582,0.00012848784,0.000077791025,0.003193043],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99920076,0.0002150679,0.00007436979,0.00010880615,0.00032755025,0.00007345025],"domain_scores_gemma":[0.9987386,0.0007722906,0.00020403719,0.0000816304,0.00018044347,0.00002288959],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012928926,0.0007186161,0.0004038119,0.00053745153,0.00044629577,0.0009920298,0.0004772832,0.0008294165,0.0034067207],"category_scores_gemma":[0.004376322,0.00035565012,0.00038634636,0.00021962877,0.0010611968,0.0011911659,0.00079355744,0.0009201107,0.0005889003],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024824782,0.000056142675,0.00060087146,0.0002886577,0.000025279676,0.00053412654,0.00048863696,0.18562567,0.08670493,0.63497865,0.0010960674,0.089352734],"study_design_scores_gemma":[0.0001829565,0.0005204512,0.0003790142,0.000105886385,0.00003051774,0.0005364076,0.00016052995,0.66062003,0.07292091,0.24722984,0.017235618,0.0000778212],"about_ca_topic_score_codex":0.00026935455,"about_ca_topic_score_gemma":0.00048006242,"teacher_disagreement_score":0.0034067207,"about_ca_system_score_codex":0.0004130219,"about_ca_system_score_gemma":0.00043629075,"threshold_uncertainty_score":0.0113966465},"labels":[],"label_agreement":null},{"id":"W2140609219","doi":"10.1109/cicc.2002.1012770","title":"A deep sub-micron timing measurement circuit using a single-stage Vernier delay line","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Vernier scale; Jitter; CMOS; Static timing analysis; Electronic engineering; Computer science; Chip; Electronic circuit; Electrical engineering; Engineering; Optics; Physics; Telecommunications","score_opus":0.09762548343966822,"score_gpt":0.25040937140691094,"score_spread":0.15278388796724274,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140609219","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30989462,0.0016484229,0.6699729,0.0004677291,0.00030040988,0.00035345493,0.00056765386,0.00713147,0.0096634],"genre_scores_gemma":[0.73202926,0.00026627682,0.26319858,0.00032075605,0.000078360565,0.00009119394,0.00018515666,0.00008132086,0.003749106],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99948126,0.00005524946,0.000024209572,0.00018981511,0.00019904673,0.00005039433],"domain_scores_gemma":[0.9990969,0.00027464773,0.00020623513,0.00017346215,0.00018602388,0.000062670515],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034698108,0.0003661203,0.00049396814,0.00049410725,0.000273924,0.000744886,0.0013021197,0.000619247,0.0018672949],"category_scores_gemma":[0.00084520876,0.0003159326,0.00026009989,0.00037489156,0.0002525019,0.0007288293,0.00035581918,0.00041718432,0.00055714755],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014503776,0.000042396798,0.0015796596,0.00014368199,0.000031738055,0.00016787877,0.00008207202,0.0009912942,0.90982634,0.0015979615,0.00060884457,0.08478299],"study_design_scores_gemma":[0.00008301741,0.001484616,0.0060906555,0.00003118942,0.0001268534,0.0028171975,0.000053399657,0.03937553,0.9321962,0.0005414618,0.017117526,0.00008237435],"about_ca_topic_score_codex":0.00071360456,"about_ca_topic_score_gemma":0.00148221,"teacher_disagreement_score":0.0018672949,"about_ca_system_score_codex":0.00058901595,"about_ca_system_score_gemma":0.0006199423,"threshold_uncertainty_score":0.0062467456},"labels":[],"label_agreement":null},{"id":"W2140745231","doi":"10.1109/iscas.1999.780628","title":"Continuous-time adaptive-analog coaxial cable equalizer in 0.5 μm CMOS","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Intersymbol interference; Coaxial cable; Electronic engineering; Adaptive equalizer; Electrical engineering; Filter (signal processing); Coaxial; Chip; Computer science; Dissipation; Engineering; Equalizer; Physics","score_opus":0.01243859608550406,"score_gpt":0.2162137668921741,"score_spread":0.20377517080667001,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140745231","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29736125,0.0023347288,0.6627982,0.00054388173,0.0003681283,0.00028066296,0.00033363086,0.00545912,0.03052043],"genre_scores_gemma":[0.756529,0.00054824044,0.22981957,0.00011260965,0.000070742964,0.00008818095,0.00012725005,0.000048727365,0.012655671],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997477,0.000029039396,0.000016962926,0.00006925795,0.00009703793,0.00004001922],"domain_scores_gemma":[0.9998443,0.000048217193,0.00003006718,0.000016095919,0.00005247446,0.0000088291945],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020288576,0.00022600428,0.0002067599,0.00025218504,0.00023748422,0.0005215707,0.0005274407,0.00031345533,0.0025666018],"category_scores_gemma":[0.00047691213,0.00014520244,0.00016539537,0.00030217232,0.00019281804,0.00041836873,0.00018636681,0.0002685115,0.0006305355],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047259664,0.00008788373,0.0015736426,0.0003012308,0.000058176298,0.0003213899,0.00025184356,0.012568054,0.7833452,0.017060464,0.003437709,0.18052183],"study_design_scores_gemma":[0.00017250466,0.0009030413,0.0039301063,0.00006186081,0.0001258492,0.0009581642,0.00010439624,0.11703126,0.8245652,0.001814101,0.05029436,0.000039195213],"about_ca_topic_score_codex":0.002369359,"about_ca_topic_score_gemma":0.0047282097,"teacher_disagreement_score":0.0025666018,"about_ca_system_score_codex":0.00071364536,"about_ca_system_score_gemma":0.00050392916,"threshold_uncertainty_score":0.008586168},"labels":[],"label_agreement":null},{"id":"W2141307547","doi":"10.1109/iwsoc.2005.1","title":"10 GBPS over copper lines - state of the art in VLSI","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Very-large-scale integration; CMOS; Computer science; PHY; Computer architecture; State (computer science); Electronic engineering; Embedded system; Telecommunications; Engineering; Physical layer","score_opus":0.008014998329314165,"score_gpt":0.22663799204958232,"score_spread":0.21862299372026817,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141307547","genre_codex":"methods","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14013073,0.121451534,0.53173125,0.0074298196,0.0011824927,0.00030274282,0.00046959068,0.0067933286,0.19050853],"genre_scores_gemma":[0.7418185,0.06115068,0.13863641,0.00102028,0.0010052996,0.00013459651,0.00049971865,0.0002837255,0.05545077],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994405,0.000085376996,0.000026618782,0.00008420386,0.00028562074,0.00007778788],"domain_scores_gemma":[0.9992675,0.0003147705,0.000051624324,0.000113208065,0.00021851351,0.00003444521],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010840982,0.00037971925,0.0003588413,0.00065718405,0.00037494785,0.0021372216,0.0009591281,0.0009788559,0.0089935],"category_scores_gemma":[0.0023088984,0.00030343333,0.00020532578,0.0014532676,0.0008509885,0.0027387724,0.00040502593,0.0006861283,0.001978079],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000383799,0.00009973886,0.0032005573,0.0010792218,0.00006778081,0.0003634287,0.00030804728,0.027872816,0.03789413,0.16134076,0.021186097,0.74620366],"study_design_scores_gemma":[0.00015490576,0.0015625781,0.0047407695,0.0011221069,0.0001626172,0.001563395,0.0007895452,0.16802661,0.11716472,0.17464757,0.52990407,0.00016110798],"about_ca_topic_score_codex":0.002598863,"about_ca_topic_score_gemma":0.002319931,"teacher_disagreement_score":0.0089935,"about_ca_system_score_codex":0.0013101296,"about_ca_system_score_gemma":0.0007646019,"threshold_uncertainty_score":0.030086279},"labels":[],"label_agreement":null},{"id":"W2141416907","doi":"10.1109/cicc.2006.320964","title":"A 70-GHz Effective Sampling Rate On-Chip Oscilloscope with Time-Domain Digitization","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Chip; Oscilloscope; Undersampling; Computer science; CMOS; System on a chip; Time domain; Electronic engineering; Computer hardware; Embedded system; Engineering; Detector; Telecommunications","score_opus":0.005644380376085191,"score_gpt":0.21067984563343392,"score_spread":0.20503546525734873,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141416907","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08274531,0.0006418135,0.86642116,0.00036981312,0.00050653383,0.0012886024,0.0011323773,0.026758105,0.020136297],"genre_scores_gemma":[0.38708475,0.0004108507,0.59256357,0.00041978067,0.0003071676,0.0009895351,0.0010516569,0.000840558,0.01633218],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99929583,0.00012582011,0.000056006404,0.00014790846,0.0003055323,0.000068846035],"domain_scores_gemma":[0.99936336,0.00014245692,0.000052168463,0.0001283385,0.00026493662,0.000048688722],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00076836394,0.00068277674,0.00066156377,0.0012597458,0.00035350953,0.0005772892,0.0011082254,0.00046232852,0.009208587],"category_scores_gemma":[0.0010042255,0.0003128898,0.00018699531,0.0009263941,0.0002893586,0.0005689475,0.00042613412,0.0005178963,0.00202072],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006024425,0.00023963541,0.0035289505,0.0004321551,0.00006368464,0.00017029472,0.0002604641,0.0026945414,0.55347335,0.0057652914,0.0118616,0.42090756],"study_design_scores_gemma":[0.00037025003,0.0016022525,0.015072983,0.000088440116,0.00030159228,0.0020411008,0.000121356425,0.12205377,0.6762174,0.0016163168,0.18037057,0.00014395786],"about_ca_topic_score_codex":0.00055191206,"about_ca_topic_score_gemma":0.0014762094,"teacher_disagreement_score":0.009208587,"about_ca_system_score_codex":0.00044141992,"about_ca_system_score_gemma":0.000660192,"threshold_uncertainty_score":0.030805826},"labels":[],"label_agreement":null},{"id":"W2141641598","doi":"10.1109/cicc.1999.777288","title":"A 1.25 GHz 0.35 μm monolithic CMOS PLL clock generator for data communications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; CMOS; Clock generator; Ring oscillator; PLL multibit; Voltage-controlled oscillator; Electrical engineering; Charge pump; Phase frequency detector; Chip; Voltage; Electronic engineering; Phase detector; Engineering; Electronic circuit; Phase noise; Clock signal; Capacitor","score_opus":0.11210294395069123,"score_gpt":0.31979107818484814,"score_spread":0.2076881342341569,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141641598","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16161992,0.0027158763,0.78878397,0.0011790121,0.0008102867,0.00082980137,0.0018363672,0.01330288,0.028921787],"genre_scores_gemma":[0.65450925,0.0004718233,0.32249016,0.00058462133,0.0001630308,0.0003041372,0.0007523579,0.0002842532,0.020440347],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99980694,0.000017742681,0.00000803842,0.000058907026,0.00007058806,0.000037886402],"domain_scores_gemma":[0.99984026,0.00003908774,0.000030919266,0.000013154054,0.000054587174,0.000022050395],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020888628,0.00031425816,0.0004075605,0.00041311365,0.00034217825,0.00041477298,0.00075883925,0.00043036445,0.0045966622],"category_scores_gemma":[0.0003982757,0.0002272205,0.00016998421,0.00037415925,0.00015937017,0.00033448293,0.00016943013,0.0003576831,0.0017289649],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016366351,0.00006159324,0.0009158336,0.00020027609,0.000021528585,0.00029835117,0.000095234296,0.0021463796,0.85625225,0.007200186,0.008314441,0.12433034],"study_design_scores_gemma":[0.00018940373,0.0010532907,0.0036680072,0.000035902824,0.00009556635,0.0019217563,0.000031822947,0.038306966,0.8382328,0.0011846316,0.11521873,0.00006112187],"about_ca_topic_score_codex":0.0004974465,"about_ca_topic_score_gemma":0.0010053684,"teacher_disagreement_score":0.0045966622,"about_ca_system_score_codex":0.00065190723,"about_ca_system_score_gemma":0.0005922142,"threshold_uncertainty_score":0.015377343},"labels":[],"label_agreement":null},{"id":"W2141748849","doi":"10.1109/mwscas.2005.1594478","title":"An efficient design &amp;amp; verification workflow for evaluating the proper operation of clock and data recovery systems","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Verilog; Computer science; Workflow; Consistency (knowledge bases); MATLAB; Stability (learning theory); Convergence (economics); Synchronization (alternating current); Real-time computing; Reliability engineering; Embedded system; Field-programmable gate array; Operating system; Database; Engineering","score_opus":0.16793373699986694,"score_gpt":0.3691246192380042,"score_spread":0.20119088223813728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141748849","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013944002,0.00011117794,0.9803079,0.00006265544,0.000020310676,0.00041805583,0.00011850643,0.0039134677,0.0011039843],"genre_scores_gemma":[0.1752348,0.00013998892,0.8224614,0.000054793527,0.0000105725685,0.0004235984,0.00022883825,0.00031463793,0.0011314166],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9968196,0.0009255204,0.0003054497,0.000298631,0.0014743491,0.00017651118],"domain_scores_gemma":[0.99532264,0.0014708712,0.00034673276,0.0014461272,0.0013185408,0.00009514921],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0041780993,0.001176186,0.0008053815,0.0012623726,0.00079891225,0.0012678088,0.0010697152,0.00048831844,0.0019994455],"category_scores_gemma":[0.0072259908,0.00045920038,0.000532018,0.00030645804,0.000642638,0.0010035746,0.0008000748,0.0008287177,0.00098379],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045230146,0.0003517646,0.00291375,0.0006963741,0.00016186922,0.00073564355,0.00061044766,0.15426807,0.2916972,0.018217817,0.0030917241,0.5268031],"study_design_scores_gemma":[0.00031147338,0.00097415625,0.0023082313,0.00018994292,0.00011399853,0.001021143,0.0001887495,0.54295415,0.41849145,0.010840397,0.022483518,0.00012272787],"about_ca_topic_score_codex":0.0020480216,"about_ca_topic_score_gemma":0.0020771122,"teacher_disagreement_score":0.0041780993,"about_ca_system_score_codex":0.0009475157,"about_ca_system_score_gemma":0.0028939932,"threshold_uncertainty_score":0.022096097},"labels":[],"label_agreement":null},{"id":"W2141761864","doi":"10.1109/icics.2009.5397646","title":"Design and optimization of edge equalizer for high-speed electrical backplane","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Equalizer; Computer science; Electronic engineering; Enhanced Data Rates for GSM Evolution; Transmission (telecommunications); Engineering; Telecommunications; Computer hardware","score_opus":0.021624061554615125,"score_gpt":0.252610722329793,"score_spread":0.23098666077517785,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141761864","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03655108,0.00032540638,0.95863485,0.000087827255,0.000031924836,0.000045068227,0.00005060044,0.0002830074,0.0039901827],"genre_scores_gemma":[0.5574992,0.0006927602,0.4349653,0.000083590654,0.000059715625,0.0001251251,0.00017896407,0.00009922206,0.006296139],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998109,0.00003383579,0.000007785609,0.000029012026,0.00009055091,0.000027926122],"domain_scores_gemma":[0.9998919,0.00003740151,0.000020145588,0.000009733329,0.000036825022,0.0000039571114],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021495084,0.00049323833,0.00030294104,0.00022834593,0.00025327105,0.00046563853,0.00034415824,0.0003636502,0.0019954],"category_scores_gemma":[0.00035404612,0.00025770892,0.00027318668,0.00022544859,0.0001949155,0.0004880669,0.00018947409,0.0002898274,0.00045987716],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043752027,0.00008604635,0.0014929646,0.00030061498,0.00011475239,0.00015754545,0.00010483086,0.34001526,0.45902032,0.02490056,0.0018784845,0.17149113],"study_design_scores_gemma":[0.000055428405,0.00029991014,0.0011977607,0.00002309388,0.000056917637,0.00016671083,0.000029335259,0.81310403,0.174866,0.0021379963,0.008036658,0.000026284222],"about_ca_topic_score_codex":0.0006717959,"about_ca_topic_score_gemma":0.00153428,"teacher_disagreement_score":0.0019954,"about_ca_system_score_codex":0.0003906547,"about_ca_system_score_gemma":0.00037339705,"threshold_uncertainty_score":0.006675303},"labels":[],"label_agreement":null},{"id":"W2142284442","doi":"10.1109/ccece.2005.1557056","title":"Amulti-level phase/frequency detector for clock and data recoveryapplications","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Detector; Phase frequency detector; Phase detector; Phase-locked loop; Computer science; Electronic engineering; Phase (matter); Frequency drift; Physics; Electrical engineering; Telecommunications; Engineering; Charge pump; Voltage","score_opus":0.081534987001505,"score_gpt":0.3313182823236169,"score_spread":0.24978329532211188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142284442","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03296938,0.0031348835,0.95526946,0.00030216255,0.0002650079,0.00006992879,0.0000933136,0.0022872814,0.0056085936],"genre_scores_gemma":[0.64729315,0.0014294097,0.33983183,0.0003077242,0.00017109205,0.000060320708,0.00014711128,0.00009174945,0.010667602],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997439,0.00004211939,0.0000129801265,0.000050296403,0.00012746372,0.00002321867],"domain_scores_gemma":[0.99971765,0.00009710186,0.000033134238,0.00006265362,0.00007104726,0.000018442473],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003317037,0.0002717859,0.00027094476,0.00032051821,0.00027136668,0.0006261077,0.0005469853,0.00062487955,0.004408307],"category_scores_gemma":[0.0006437181,0.0001734047,0.00021330996,0.00027354975,0.00018847227,0.0007007669,0.00027808268,0.0004936944,0.0011424327],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004275247,0.000093873205,0.0018719807,0.00040335744,0.000038147275,0.00020168093,0.00007112006,0.016545922,0.47453737,0.028398018,0.0041918107,0.47321922],"study_design_scores_gemma":[0.00009497501,0.00064976164,0.0013953967,0.0000473413,0.0000656405,0.0013505206,0.000023005314,0.515092,0.37112167,0.0066430024,0.10346063,0.00005610841],"about_ca_topic_score_codex":0.00031157263,"about_ca_topic_score_gemma":0.0005066637,"teacher_disagreement_score":0.004408307,"about_ca_system_score_codex":0.00031590578,"about_ca_system_score_gemma":0.00038084347,"threshold_uncertainty_score":0.014747262},"labels":[],"label_agreement":null},{"id":"W2143048194","doi":"10.1109/rawcon.2002.1030128","title":"High-speed carrier recovery circuit suitable for direct digital QPSK transceivers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Electronic engineering; Phase-shift keying; Monolithic microwave integrated circuit; Phase-locked loop; Microwave; Transceiver; Computer science; Modulation (music); Quadrature amplitude modulation; Electronic circuit; Demodulation; Bit error rate; Electrical engineering; Phase noise; Engineering; CMOS; Telecommunications; Amplifier; Physics","score_opus":0.01934397507168889,"score_gpt":0.1949341374245323,"score_spread":0.17559016235284342,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143048194","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32844836,0.0024523996,0.64711815,0.00039909306,0.0003002182,0.0005701831,0.00020337135,0.0043025212,0.016205719],"genre_scores_gemma":[0.79679996,0.00054467167,0.19303699,0.00012891764,0.00010325328,0.00016676915,0.00017639245,0.000117407944,0.00892565],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972695,0.000040120456,0.000011265938,0.000036121342,0.00015199721,0.00003346864],"domain_scores_gemma":[0.99949384,0.00019818437,0.000079215366,0.00009384181,0.00011189336,0.000022973427],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032236305,0.0002777427,0.00024389956,0.00027069508,0.00015790068,0.00044799203,0.0007583903,0.00044112172,0.005428601],"category_scores_gemma":[0.00092846627,0.00015641861,0.00015252235,0.00018703705,0.00020012067,0.00048440124,0.00016844897,0.0004144941,0.0011455341],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021756858,0.000080799655,0.000346337,0.0002579466,0.000019006526,0.00013756666,0.000057396926,0.0020160521,0.91618466,0.0040285387,0.0008970345,0.075757034],"study_design_scores_gemma":[0.00020001105,0.0022873404,0.0019103126,0.000040441522,0.000080373975,0.0015227312,0.00002913941,0.044743974,0.9202691,0.00087787595,0.028002279,0.000036505575],"about_ca_topic_score_codex":0.00013647704,"about_ca_topic_score_gemma":0.00019168391,"teacher_disagreement_score":0.005428601,"about_ca_system_score_codex":0.00020420332,"about_ca_system_score_gemma":0.0001775522,"threshold_uncertainty_score":0.018160522},"labels":[],"label_agreement":null},{"id":"W2143743532","doi":"10.1109/icccas.2004.1346446","title":"Noise, spur characteristics and in-lock error reduction of DLL-based frequency synthesizers","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Spur; Frequency synthesizer; Comparator; Phase-locked loop; Lock (firearm); Noise (video); Reduction (mathematics); Computer science; Phase noise; Electronic engineering; Loop (graph theory); Noise reduction; Electrical engineering; Voltage; Engineering; Mathematics","score_opus":0.01136766709729662,"score_gpt":0.2255766451901702,"score_spread":0.2142089780928736,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143743532","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8843948,0.00057442446,0.10908131,0.00014242859,0.000040893192,0.00004719201,0.00013944192,0.00090776314,0.004671766],"genre_scores_gemma":[0.99303246,0.00009631244,0.005932418,0.000029804321,0.000017760673,0.000018273167,0.000053233132,0.00005203293,0.00076772075],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990176,0.00018415126,0.000048439695,0.00012990671,0.00053752353,0.00008227345],"domain_scores_gemma":[0.9973097,0.0014143777,0.0005124667,0.00016667596,0.0005341963,0.00006274567],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005904456,0.00031915063,0.0004466088,0.00082217716,0.00024277087,0.00053677394,0.00046910078,0.0004947112,0.0009649383],"category_scores_gemma":[0.0028374647,0.00017754594,0.00015831692,0.00043178545,0.00031492097,0.0005669816,0.00019400605,0.00029213526,0.00036472685],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018515977,0.00013147343,0.0052298885,0.0002538045,0.00006345143,0.00030276107,0.00058544887,0.014024313,0.89931214,0.0030434898,0.0003465781,0.07485508],"study_design_scores_gemma":[0.00011742282,0.0017041204,0.010562251,0.00003420655,0.00008576103,0.00095482345,0.000098135795,0.15099633,0.8309614,0.0007366962,0.0036842946,0.00006461905],"about_ca_topic_score_codex":0.00041276214,"about_ca_topic_score_gemma":0.00030697096,"teacher_disagreement_score":0.0009649383,"about_ca_system_score_codex":0.00037404674,"about_ca_system_score_gemma":0.00016057047,"threshold_uncertainty_score":0.0032280684},"labels":[],"label_agreement":null},{"id":"W2144473175","doi":"10.1109/mwscas.2007.4488829","title":"A new bang-bang phase/frequency detector for fast locking of phase-locked loops","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase frequency detector; Phase-locked loop; Detector; Phase detector; Phase noise; Frequency synthesizer; Voltage-controlled oscillator; Physics; Frequency offset; Electronic engineering; Charge pump; dBc; CMOS; Phase detector characteristic; Voltage; Electrical engineering; Optoelectronics; Optics; Engineering; Capacitor","score_opus":0.029145299569894888,"score_gpt":0.2979410041802238,"score_spread":0.2687957046103289,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144473175","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07446714,0.004412615,0.91191924,0.0004829939,0.00066573307,0.0001342069,0.00010066021,0.0015562298,0.0062612044],"genre_scores_gemma":[0.6220681,0.0009913745,0.36922857,0.00052465696,0.00019597147,0.000102082835,0.000069759124,0.00009082995,0.0067285653],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995134,0.000055535234,0.00002869405,0.000078297,0.00029309437,0.000030962587],"domain_scores_gemma":[0.99950266,0.00018943795,0.000072331764,0.00004727199,0.00015013742,0.000038130453],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042484858,0.00029191922,0.0003589193,0.0005389197,0.00025939036,0.00062907144,0.0009854763,0.00070926204,0.0017567697],"category_scores_gemma":[0.00083468296,0.00029566605,0.00021806361,0.00025591566,0.00034453493,0.00091601297,0.00045886674,0.00065350655,0.00047773455],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003469401,0.000068961526,0.0007541706,0.0003116587,0.000028022467,0.00020989988,0.00009189817,0.0020592145,0.85013,0.015588126,0.00097517285,0.12943585],"study_design_scores_gemma":[0.00013070549,0.00090190093,0.0008607907,0.00005387875,0.00009322873,0.0016514742,0.00003234608,0.12048328,0.82971895,0.0026245662,0.043325037,0.00012377238],"about_ca_topic_score_codex":0.00015895753,"about_ca_topic_score_gemma":0.00041358097,"teacher_disagreement_score":0.0017567697,"about_ca_system_score_codex":0.0003152298,"about_ca_system_score_gemma":0.00034586876,"threshold_uncertainty_score":0.0058769584},"labels":[],"label_agreement":null},{"id":"W2144511439","doi":"10.1109/mwscas.2011.6026541","title":"Design of cross coupled CMOS unsaturated ring oscillators","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Phase noise; Oscillation (cell signaling); Dissipation; Ring oscillator; Noise (video); Biasing; Electronic engineering; Oscillator phase noise; Ring (chemistry); Control theory (sociology); Electrical engineering; Physics; Voltage; Computer science; Engineering; Noise figure; Amplifier","score_opus":0.04599323338404249,"score_gpt":0.255667959673066,"score_spread":0.2096747262890235,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144511439","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24966374,0.00094846054,0.7387088,0.00017973618,0.0000938071,0.00021143105,0.00019990798,0.00089196715,0.009102143],"genre_scores_gemma":[0.8948596,0.0004058046,0.10009686,0.00012876836,0.000032999124,0.00012169356,0.00014445763,0.000039046266,0.004170806],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983823,0.000022893146,0.000010578654,0.000048379585,0.00005698394,0.00002284525],"domain_scores_gemma":[0.9998361,0.000026119167,0.00004281858,0.000012982463,0.00006645712,0.000015441128],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019182522,0.00032330208,0.00019762886,0.00016104411,0.00025041346,0.0003628985,0.00087900634,0.00027329323,0.0015864702],"category_scores_gemma":[0.00025691456,0.00018301846,0.00019338679,0.00015287282,0.00015488501,0.0002908813,0.00039145208,0.00020868878,0.00032819793],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043880468,0.000079067635,0.0023859926,0.00041406354,0.0001610322,0.00031718952,0.00025552642,0.036340695,0.85790783,0.016107352,0.0008555692,0.08473691],"study_design_scores_gemma":[0.0002055559,0.003149617,0.0038946306,0.000101127844,0.0004930531,0.0016088135,0.00016003504,0.36043158,0.582047,0.004962366,0.0428647,0.0000815375],"about_ca_topic_score_codex":0.00045675237,"about_ca_topic_score_gemma":0.001135782,"teacher_disagreement_score":0.0015864702,"about_ca_system_score_codex":0.00034950374,"about_ca_system_score_gemma":0.0003362329,"threshold_uncertainty_score":0.005307257},"labels":[],"label_agreement":null},{"id":"W2145720546","doi":"10.1109/iscas.2008.4541593","title":"A novel digitally controlled low noise ring oscillator","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor; Carleton University","funders":"CMC Microsystems","keywords":"Phase noise; Jitter; Digitally controlled oscillator; dBc; CMOS; Ring oscillator; Electronic engineering; Electrical engineering; Capacitive sensing; Computer science; Frequency offset; Engineering; Phase-locked loop; Variable-frequency oscillator","score_opus":0.012461172925179832,"score_gpt":0.20373763441011494,"score_spread":0.1912764614849351,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145720546","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15589903,0.0068964004,0.80856717,0.0009846558,0.0013518009,0.0002466452,0.0003622122,0.0042395648,0.02145248],"genre_scores_gemma":[0.6675901,0.0013447037,0.31179556,0.00063632935,0.0006520814,0.0001257731,0.00020160085,0.00011014016,0.017543646],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996189,0.000032619493,0.00001985693,0.00012936718,0.00016893705,0.000030227078],"domain_scores_gemma":[0.9998348,0.000030652074,0.00004790748,0.00002162494,0.000039926403,0.0000250268],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020934248,0.0003107604,0.00038087557,0.0002968164,0.0003109806,0.0006440842,0.0013905427,0.00062041695,0.002023942],"category_scores_gemma":[0.00033082982,0.00020325673,0.00020066657,0.00024676588,0.0002716693,0.000749769,0.0004795264,0.00040851347,0.00078368734],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014177783,0.000060564602,0.00038492068,0.00021827173,0.000018936062,0.00032873638,0.000052939162,0.0016529793,0.90605444,0.007478499,0.0013057768,0.08230216],"study_design_scores_gemma":[0.0002884266,0.0016783641,0.0016207688,0.00006622345,0.00015924967,0.0043908916,0.000033526343,0.10091692,0.77799743,0.0023553236,0.11035259,0.00014020802],"about_ca_topic_score_codex":0.00014493146,"about_ca_topic_score_gemma":0.00027964383,"teacher_disagreement_score":0.002023942,"about_ca_system_score_codex":0.0002674048,"about_ca_system_score_gemma":0.00023385872,"threshold_uncertainty_score":0.00677073},"labels":[],"label_agreement":null},{"id":"W2146065685","doi":"10.1109/bsc.2008.4563213","title":"A reduced power 6-tap pre-emphasis for 10GB/S backplane communications","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Emphasis (telecommunications); Backplane; Computer science; Transmitter; CMOS; Transistor; Channel (broadcasting); Electronic engineering; Electrical engineering; Electronic circuit; Telecommunications; Engineering; Voltage; Computer hardware","score_opus":0.03808028229862927,"score_gpt":0.28377351568542564,"score_spread":0.24569323338679638,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146065685","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57782143,0.0015120264,0.3926299,0.0011084937,0.0005074105,0.00019212901,0.0004350103,0.0029549766,0.022838652],"genre_scores_gemma":[0.9040744,0.0003958724,0.083518185,0.00026575057,0.00010217027,0.000041363397,0.0002869954,0.000094231444,0.011221001],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99981886,0.000024603885,0.000009006215,0.000033534474,0.00007601208,0.000037890142],"domain_scores_gemma":[0.9998641,0.000035032142,0.000018661549,0.00002559145,0.000043303004,0.000013310214],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014228538,0.00038987733,0.0002266065,0.00021728281,0.00028140796,0.00050336315,0.0005530801,0.0005146234,0.007568386],"category_scores_gemma":[0.00027739338,0.00016305094,0.00027261453,0.00019941706,0.00015250083,0.0006862947,0.00025374914,0.0006310098,0.0015812899],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005537256,0.00012556757,0.0009034478,0.00016747492,0.000038145772,0.00022320631,0.00007638957,0.005008843,0.9093905,0.0036817421,0.0019857031,0.077845246],"study_design_scores_gemma":[0.00014334824,0.0021879552,0.00478298,0.000062659274,0.00013090562,0.0015040463,0.00005656325,0.0893662,0.85614055,0.0018109393,0.04374531,0.00006849979],"about_ca_topic_score_codex":0.00043738386,"about_ca_topic_score_gemma":0.0011311565,"teacher_disagreement_score":0.007568386,"about_ca_system_score_codex":0.00028005498,"about_ca_system_score_gemma":0.00028090645,"threshold_uncertainty_score":0.025318801},"labels":[],"label_agreement":null},{"id":"W2146148016","doi":"10.1109/icccas.2008.4657842","title":"ISI mitigation using bit-edge equalization in high-speed backplane data transmission","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Intersymbol interference; Backplane; Computer science; Bit error rate; Equalization (audio); Channel (broadcasting); Transmission (telecommunications); Data transmission; Electronic engineering; Transmitter; Algorithm; Telecommunications; Engineering; Computer hardware","score_opus":0.07531552565959165,"score_gpt":0.28727223457411,"score_spread":0.21195670891451834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146148016","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18177581,0.0010427621,0.81257623,0.00010464994,0.00008575396,0.000034331315,0.000023006063,0.0008133161,0.0035440875],"genre_scores_gemma":[0.7212304,0.00060569495,0.27390987,0.00007077453,0.000063039304,0.000018617222,0.00006237699,0.00005648048,0.0039828373],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99976057,0.00004062139,0.000012098225,0.000026016043,0.00013826473,0.000022351067],"domain_scores_gemma":[0.99975735,0.00008361884,0.000037504982,0.000031837655,0.00007928976,0.000010410885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020720849,0.00030307626,0.0002406158,0.00041946353,0.00022798417,0.0003169931,0.00031974728,0.00028601734,0.0009637479],"category_scores_gemma":[0.00056055235,0.00013259132,0.00015291203,0.00033537764,0.00017352958,0.0005718261,0.000261352,0.00030865188,0.00028755367],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00069588923,0.00011854691,0.0022264812,0.0001525157,0.000059494632,0.00019789358,0.00012443542,0.05537464,0.37892184,0.003825247,0.0007674587,0.5575355],"study_design_scores_gemma":[0.00004580112,0.00041824687,0.003419234,0.000031931428,0.000059458896,0.0005771441,0.000035279874,0.52186847,0.4668421,0.00095533504,0.0057087513,0.000038313003],"about_ca_topic_score_codex":0.0005300938,"about_ca_topic_score_gemma":0.0011691856,"teacher_disagreement_score":0.0009637479,"about_ca_system_score_codex":0.00019814623,"about_ca_system_score_gemma":0.00021339156,"threshold_uncertainty_score":0.0032240748},"labels":[],"label_agreement":null},{"id":"W2147099349","doi":"10.1109/ccece.2006.277679","title":"A 27 GHZ Phase-Lock Loop Phase Detector","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Phase-locked loop; Phase detector; CMOS; Jitter; Detector; Phase frequency detector; Phase noise; Electronic engineering; Electrical engineering; Voltage-controlled oscillator; Frequency divider; Clock recovery; Computer science; Voltage; Engineering; Charge pump; Clock signal; Capacitor","score_opus":0.01168889216294879,"score_gpt":0.2649432436442063,"score_spread":0.2532543514812575,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147099349","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54940593,0.0013089618,0.42052433,0.0008173458,0.00028626065,0.00039831005,0.00035323016,0.0024956765,0.024409989],"genre_scores_gemma":[0.8874432,0.00038965893,0.10061379,0.00018836829,0.00004519972,0.00006466286,0.00012516169,0.00006245806,0.011067604],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999585,0.00004939868,0.000008588363,0.00007531652,0.0002145652,0.00006708463],"domain_scores_gemma":[0.9997137,0.000099868055,0.000042737793,0.000025634885,0.000085153915,0.000032798274],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033373473,0.0002125677,0.00032138109,0.00031116419,0.00027657658,0.00056712644,0.0005595528,0.00038135247,0.0027079952],"category_scores_gemma":[0.00068288547,0.000129168,0.00018526884,0.00022119778,0.00028873523,0.00037753786,0.00024908167,0.0004166508,0.00076971314],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047922332,0.00011412215,0.0029156234,0.00016447199,0.000033784345,0.0006156256,0.00024591587,0.005117862,0.9083917,0.025205838,0.0013271122,0.05538868],"study_design_scores_gemma":[0.00009549367,0.001472021,0.0014195303,0.000023779097,0.000072906085,0.0011309282,0.00007110815,0.036382593,0.9093165,0.0010743971,0.04890427,0.000036508547],"about_ca_topic_score_codex":0.0005176261,"about_ca_topic_score_gemma":0.00063143024,"teacher_disagreement_score":0.0027079952,"about_ca_system_score_codex":0.00048071952,"about_ca_system_score_gemma":0.0008048333,"threshold_uncertainty_score":0.009059131},"labels":[],"label_agreement":null},{"id":"W2147448899","doi":"10.1109/rws.2008.4463427","title":"A direct down-conversion receiver for coherent extraction of digital baseband signals using the injection locked oscillators","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Baseband; Injection locking; Extraction (chemistry); Computer science; Electronic engineering; Physics; Engineering; Telecommunications; Bandwidth (computing); Optics; Chemistry","score_opus":0.03135059322093327,"score_gpt":0.25734153541908455,"score_spread":0.2259909421981513,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147448899","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09400587,0.0017997378,0.89101785,0.0004822458,0.00034713972,0.00029027302,0.00015286061,0.0030980054,0.008806047],"genre_scores_gemma":[0.48946518,0.0008365599,0.4891328,0.0005703823,0.00035391972,0.00017946096,0.00022752615,0.00019354677,0.019040495],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995617,0.000052897,0.000019746307,0.00010395044,0.00022258726,0.000039050476],"domain_scores_gemma":[0.9996619,0.000100521225,0.00005420971,0.00004705255,0.000112984126,0.000023318375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048690822,0.00046627008,0.00061995594,0.00042576055,0.00028703245,0.00072953844,0.0009073564,0.0007392918,0.0026284093],"category_scores_gemma":[0.0007505171,0.00038301584,0.00030284893,0.00026204812,0.00027355654,0.0008278819,0.000357846,0.00090994773,0.0024872534],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019317084,0.00012468277,0.0009926854,0.000208,0.000027531501,0.00014487778,0.0000910245,0.0007756343,0.9031548,0.0032145546,0.00092633266,0.090146706],"study_design_scores_gemma":[0.00011305365,0.0010335478,0.0016471689,0.000046179848,0.00010346938,0.001596006,0.00002300968,0.03940286,0.927453,0.0005103195,0.028003886,0.000067494606],"about_ca_topic_score_codex":0.00019362074,"about_ca_topic_score_gemma":0.00032321303,"teacher_disagreement_score":0.0026284093,"about_ca_system_score_codex":0.00023771143,"about_ca_system_score_gemma":0.00048679175,"threshold_uncertainty_score":0.008792937},"labels":[],"label_agreement":null},{"id":"W2147500096","doi":"10.1109/jssc.2007.900292","title":"70-GHz Effective Sampling Time-Base On-Chip Oscilloscope in CMOS","year":2007,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Chip; CMOS; Oscilloscope; Electronic engineering; Undersampling; Computer science; Calibration; Multiplexer; Electrical engineering; Computer hardware; Engineering; Voltage; Multiplexing; Physics; Telecommunications","score_opus":0.020129726483548816,"score_gpt":0.28487683914121886,"score_spread":0.26474711265767004,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147500096","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24506864,0.0013527694,0.7032082,0.0004883401,0.00041946027,0.00053153397,0.0006984487,0.014718035,0.033514507],"genre_scores_gemma":[0.7070374,0.00043768424,0.28466117,0.0002266402,0.00010298797,0.00018427159,0.00033701246,0.00025756742,0.00675533],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994143,0.000107150845,0.000029496454,0.00010854395,0.0002831861,0.00005729063],"domain_scores_gemma":[0.99963844,0.00010849935,0.00004920577,0.00006686683,0.00011179775,0.00002516533],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041684642,0.00040501414,0.00032002814,0.0005560407,0.00019761529,0.00047909032,0.0005015841,0.00031821395,0.0038632315],"category_scores_gemma":[0.0008355384,0.00016420409,0.00010363637,0.0003526692,0.00021452192,0.00046951952,0.0002813216,0.00031817393,0.0008305257],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005796101,0.00014189997,0.0025367613,0.0004092552,0.000045993293,0.00019507695,0.0003402577,0.004006781,0.71120757,0.011403605,0.0058499454,0.2632833],"study_design_scores_gemma":[0.00018694265,0.0012074995,0.008683557,0.00008386442,0.00014722455,0.001460729,0.00013986343,0.108562976,0.80246854,0.0022466313,0.07474097,0.00007116619],"about_ca_topic_score_codex":0.00071712025,"about_ca_topic_score_gemma":0.001572737,"teacher_disagreement_score":0.0038632315,"about_ca_system_score_codex":0.0004698701,"about_ca_system_score_gemma":0.00043564304,"threshold_uncertainty_score":0.012923837},"labels":[],"label_agreement":null},{"id":"W2148375617","doi":"10.1109/iscas.2006.1693924","title":"A 0.13 μm CMOS Delay Cell for 40 Gb/s FFE Equalization","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Equalizer; Group delay and phase delay; Bandwidth (computing); Electronic engineering; Equalization (audio); Inductor; Physics; Computer science; Electrical engineering; Engineering; Telecommunications; Voltage; Channel (broadcasting)","score_opus":0.009294041776964728,"score_gpt":0.22198358546208136,"score_spread":0.21268954368511664,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148375617","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43238872,0.002764403,0.53683656,0.00052828906,0.0005321721,0.00031946268,0.00080872414,0.0042624366,0.021559272],"genre_scores_gemma":[0.8113867,0.00049367285,0.17726725,0.00020779001,0.00004697038,0.000095278934,0.0002902031,0.000099230354,0.010112855],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99984634,0.0000127875,0.0000089958,0.000040250037,0.00005366761,0.00003800457],"domain_scores_gemma":[0.9998772,0.000039338513,0.000018520754,0.000015108069,0.000036821744,0.000013020121],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013500216,0.00031064486,0.0002634309,0.00024157114,0.00046414734,0.0006345795,0.00068900257,0.00042650255,0.0032825836],"category_scores_gemma":[0.0003906871,0.00017148993,0.00016583025,0.00020593063,0.00019273808,0.00053666066,0.00025683228,0.00031733204,0.0009169425],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017659635,0.000052780917,0.0008823093,0.0001315592,0.000020464826,0.00022703681,0.00014415465,0.0125053665,0.9004466,0.0076633734,0.0013435101,0.07640622],"study_design_scores_gemma":[0.0000512548,0.00042294935,0.0010305018,0.000026677051,0.000041296364,0.00066904986,0.00006370233,0.042719644,0.8965618,0.0013325411,0.05703873,0.000041869065],"about_ca_topic_score_codex":0.0022974024,"about_ca_topic_score_gemma":0.0055932445,"teacher_disagreement_score":0.0032825836,"about_ca_system_score_codex":0.0010610729,"about_ca_system_score_gemma":0.0009609007,"threshold_uncertainty_score":0.010981321},"labels":[],"label_agreement":null},{"id":"W2148889608","doi":"10.1109/iscas.2001.922362","title":"A new PLL design for clock management applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; Phase-locked loop; Jitter; PLL multibit; Computer science; Electronic engineering; Bandwidth (computing); Control theory (sociology); Voltage; Engineering; Electrical engineering; Control (management); Telecommunications","score_opus":0.03626807721576224,"score_gpt":0.23508357173699124,"score_spread":0.19881549452122899,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148889608","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009201418,0.0038106947,0.95725256,0.0009905087,0.001743953,0.00014467248,0.00011942956,0.0021605317,0.024576176],"genre_scores_gemma":[0.18504664,0.005199716,0.7294623,0.0023402416,0.0026994324,0.00040614803,0.00044195808,0.00044149303,0.073962055],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995277,0.000046634286,0.000031880165,0.00010382187,0.00025144228,0.000038470662],"domain_scores_gemma":[0.99974734,0.00003247493,0.000029663552,0.00002859869,0.0001235438,0.00003835397],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002753736,0.00044781074,0.00041276368,0.00047836726,0.00040171767,0.00092119747,0.00069238665,0.0007101812,0.0056389244],"category_scores_gemma":[0.00047162865,0.00023079965,0.00030640457,0.0003710468,0.00027630432,0.0013251399,0.0005217942,0.0007284033,0.0026076376],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026399997,0.00010308449,0.00037708017,0.0005849532,0.00005319965,0.0005085827,0.00017346001,0.0047668805,0.4088565,0.05642759,0.02111959,0.506765],"study_design_scores_gemma":[0.00028785397,0.0010368007,0.00062637136,0.000120759614,0.00017542142,0.0038756658,0.000044684726,0.11184395,0.1594609,0.013602824,0.7088235,0.0001011743],"about_ca_topic_score_codex":0.00017312962,"about_ca_topic_score_gemma":0.00034952155,"teacher_disagreement_score":0.0056389244,"about_ca_system_score_codex":0.00035388212,"about_ca_system_score_gemma":0.00039968337,"threshold_uncertainty_score":0.018864095},"labels":[],"label_agreement":null},{"id":"W2149046857","doi":"10.1109/tns.2009.2039804","title":"A Sub-Nanosecond Time Interval Detection System Using FPGA Embedded I/O Resources","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Nuclear Science","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Field-programmable gate array; Time-to-digital converter; Oversampling; Computer science; System time; Gate array; Electronic engineering; Timestamp; Computer hardware; Real-time computing; Engineering; Bandwidth (computing); Jitter; Clock signal","score_opus":0.008608259123561245,"score_gpt":0.21729655978813517,"score_spread":0.20868830066457392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149046857","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24908084,0.0011793646,0.6998469,0.00047571902,0.00083631504,0.0009031449,0.00086363807,0.021703135,0.025110956],"genre_scores_gemma":[0.65755075,0.0003865369,0.32815567,0.00027913842,0.00015242216,0.0002847471,0.0005117458,0.0001320035,0.012546921],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972004,0.000031456202,0.000019778687,0.00007818983,0.00010771863,0.00004276309],"domain_scores_gemma":[0.9997317,0.00005902856,0.000048167323,0.000043914104,0.0000835644,0.000033685847],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024855454,0.00043743008,0.00038430563,0.00050644786,0.00025911204,0.00065249123,0.00083137606,0.00033584586,0.004801155],"category_scores_gemma":[0.00039451243,0.00017616937,0.0001211635,0.00030647643,0.00016387421,0.0005386049,0.00024322404,0.00035862398,0.0010822744],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009099937,0.00023110196,0.0025041813,0.00037033076,0.00006502802,0.0003850937,0.00016191024,0.005504045,0.62852305,0.0066529475,0.009096684,0.34559572],"study_design_scores_gemma":[0.00038063078,0.00243841,0.0048192358,0.000084195606,0.00015398905,0.0019581248,0.00010327142,0.11560903,0.8019321,0.0009574679,0.07145525,0.000108294626],"about_ca_topic_score_codex":0.00079302787,"about_ca_topic_score_gemma":0.00096954685,"teacher_disagreement_score":0.004801155,"about_ca_system_score_codex":0.00042820946,"about_ca_system_score_gemma":0.00054582057,"threshold_uncertainty_score":0.016061485},"labels":[],"label_agreement":null},{"id":"W2149457177","doi":"10.1109/ccece.2006.277649","title":"DSP-Based Real Time 3-Phase Signal Generator","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Digital signal processing; USable; Synchronization (alternating current); Coding (social sciences); Computer hardware; Programming language","score_opus":0.006730080380672448,"score_gpt":0.22698233295614978,"score_spread":0.22025225257547734,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149457177","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025896676,0.000100152276,0.94815415,0.000069920825,0.00007791584,0.00020843589,0.00027081478,0.015432254,0.009789632],"genre_scores_gemma":[0.42308223,0.00018800773,0.5548724,0.00019941968,0.00004686399,0.00042183825,0.0010351224,0.0009854626,0.0191687],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998318,0.000029277015,0.000008616255,0.0000331797,0.00007940252,0.000017727676],"domain_scores_gemma":[0.9998153,0.000056492732,0.000017374727,0.000031615713,0.00006392966,0.000015368822],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024525207,0.0003250786,0.00023071913,0.0003954634,0.00014302292,0.000277441,0.0005735286,0.00030681997,0.007238963],"category_scores_gemma":[0.00053497043,0.00012305618,0.00014652207,0.0002457743,0.00015213976,0.00026648244,0.00020546778,0.00038297876,0.0018820005],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008615571,0.00024687554,0.0014972417,0.00050331204,0.00004200065,0.0006000352,0.00028747437,0.048259772,0.36642325,0.026851572,0.016903361,0.53752357],"study_design_scores_gemma":[0.00029164177,0.00065475283,0.0021716342,0.000055835964,0.00003792884,0.0011196828,0.000027127364,0.5917832,0.31973997,0.004613557,0.07944348,0.00006118332],"about_ca_topic_score_codex":0.000358154,"about_ca_topic_score_gemma":0.00051750377,"teacher_disagreement_score":0.007238963,"about_ca_system_score_codex":0.00017877227,"about_ca_system_score_gemma":0.00036032218,"threshold_uncertainty_score":0.024216712},"labels":[],"label_agreement":null},{"id":"W2149726555","doi":"10.1109/cicc.2012.6330576","title":"A digital phase-locked loop with calibrated coarse and stochastic fine TDC","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"DPLL algorithm; Jitter; Phase-locked loop; dBc; Time-to-digital converter; Calibration; Phase noise; CMOS; Electronic engineering; Noise (video); Physics; Computer science; Engineering; Clock signal","score_opus":0.010825327758486422,"score_gpt":0.22574446674580367,"score_spread":0.21491913898731724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149726555","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0888258,0.0003768844,0.89315724,0.00048019155,0.00027168417,0.00035517782,0.00023820472,0.005847552,0.010447309],"genre_scores_gemma":[0.76339585,0.00009317654,0.23094296,0.00043756948,0.000115062394,0.00017486837,0.00015263408,0.00009679444,0.0045911786],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999171,0.00009436478,0.000038469265,0.00026571422,0.00036394238,0.000066440276],"domain_scores_gemma":[0.99957246,0.00011248829,0.00006118531,0.0000916605,0.00012953795,0.000032724223],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004168202,0.0003110728,0.0003853905,0.00047854878,0.00040409513,0.00070861104,0.0009054694,0.0006624234,0.0026926256],"category_scores_gemma":[0.0011177623,0.00023290346,0.00022647604,0.00047596183,0.00031878453,0.00056125346,0.00038867642,0.00053162395,0.0007699068],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074263813,0.00030431742,0.003380892,0.0002524844,0.00007356782,0.0003843042,0.00023646058,0.023204781,0.57999086,0.012529483,0.0036787593,0.37522146],"study_design_scores_gemma":[0.00073020457,0.0028433977,0.0052740327,0.0000909483,0.00016436286,0.0025567615,0.000057672147,0.5094863,0.41570324,0.0063773636,0.056532312,0.00018336783],"about_ca_topic_score_codex":0.0008373165,"about_ca_topic_score_gemma":0.0013140129,"teacher_disagreement_score":0.0026926256,"about_ca_system_score_codex":0.0005442646,"about_ca_system_score_gemma":0.0007115639,"threshold_uncertainty_score":0.009007752},"labels":[],"label_agreement":null},{"id":"W2149885679","doi":"10.1109/icemi.2011.6037845","title":"Performance investigation of a 1-bit periodic sigma delta phase-signal generator for mixed-signal embedded test","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Delta-sigma modulation; Phase-locked loop; Computer science; Filter (signal processing); SIGNAL (programming language); Signal generator; Generator (circuit theory); Electronic engineering; Noise (video); Phase noise; Engineering; Physics; Power (physics); Telecommunications; Bandwidth (computing)","score_opus":0.034814830890035606,"score_gpt":0.2393644730008653,"score_spread":0.2045496421108297,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149885679","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89559066,0.00051203417,0.09974036,0.000204387,0.000051031497,0.0001267696,0.00008934492,0.0013663191,0.002319108],"genre_scores_gemma":[0.9834878,0.000060674523,0.015306881,0.00003812328,0.000009482199,0.000025169225,0.00006317552,0.000049878097,0.0009587579],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99944156,0.00020073808,0.000026351354,0.000082953135,0.00018654723,0.000061773295],"domain_scores_gemma":[0.99855,0.0007454173,0.00017673362,0.00014253332,0.00029674557,0.000088483735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005424385,0.00034604094,0.0003545053,0.00045235315,0.00016288341,0.00038322364,0.00085159804,0.0004738236,0.0025200022],"category_scores_gemma":[0.001779549,0.00014317138,0.00011746133,0.0002211767,0.00017989571,0.0005991882,0.00018885724,0.00026379607,0.00047189646],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020072183,0.00037531724,0.008640261,0.00044306632,0.000108051885,0.0005581251,0.00033896224,0.012186574,0.845287,0.0026128767,0.000596255,0.12684631],"study_design_scores_gemma":[0.00015238827,0.0068228925,0.0073218187,0.000042285188,0.00010864276,0.0014960751,0.000055501998,0.11219735,0.8679992,0.00036860906,0.0033863995,0.00004879157],"about_ca_topic_score_codex":0.00017185857,"about_ca_topic_score_gemma":0.00018986562,"teacher_disagreement_score":0.0025200022,"about_ca_system_score_codex":0.00030140497,"about_ca_system_score_gemma":0.00024317767,"threshold_uncertainty_score":0.008430243},"labels":[],"label_agreement":null},{"id":"W2151451253","doi":"10.1109/jssc.2004.825248","title":"A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Variable-frequency oscillator; Vackář oscillator; Frequency synthesizer; Voltage-controlled oscillator; Ring oscillator; Delay line oscillator; Swing; Frequency drift; Digitally controlled oscillator; Electrical engineering; Voltage; Physics; Power (physics); Ring (chemistry); Frequency divider; Frequency multiplier; Local oscillator; CMOS; Optoelectronics; Phase-locked loop; Phase noise; Engineering; Acoustics; Quantum mechanics; Chemistry","score_opus":0.012750009484044835,"score_gpt":0.2475210581517648,"score_spread":0.23477104866771997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151451253","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12768865,0.0014046731,0.8567983,0.0001912593,0.00022606176,0.00021067192,0.00014069637,0.0029232632,0.010416439],"genre_scores_gemma":[0.56971014,0.00037054264,0.4237975,0.00011776139,0.0000829298,0.00009640212,0.00011068842,0.000084734325,0.0056293253],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997694,0.000030025101,0.000011400906,0.000053649866,0.000109855006,0.000025561952],"domain_scores_gemma":[0.99982953,0.000046454938,0.000033789885,0.000029367271,0.000048172493,0.000012785541],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017430817,0.00034596192,0.00027855788,0.00023569538,0.0002856813,0.00031052937,0.00080615544,0.0003265858,0.0025297825],"category_scores_gemma":[0.00033839792,0.00019619706,0.00030997032,0.0002338864,0.00020421248,0.00034448074,0.00024846024,0.0004311857,0.00076071447],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014204717,0.00005254523,0.0004965367,0.00013719779,0.000033254182,0.00015302307,0.00008223781,0.0045208996,0.8786121,0.006423227,0.0011298661,0.10821719],"study_design_scores_gemma":[0.000088851375,0.0013431489,0.0018382854,0.00003992916,0.00011967918,0.0021352158,0.000024938989,0.098920986,0.84195364,0.0023072364,0.051166255,0.00006192505],"about_ca_topic_score_codex":0.0004659651,"about_ca_topic_score_gemma":0.0015467603,"teacher_disagreement_score":0.0025297825,"about_ca_system_score_codex":0.00025808072,"about_ca_system_score_gemma":0.00029432788,"threshold_uncertainty_score":0.008462906},"labels":[],"label_agreement":null},{"id":"W2151471266","doi":"10.1109/mwscas.2007.4488570","title":"An undersampled duty cycle jitter BIST Circuit","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; SerDes; Stratix; Built-in self-test; Computer science; Scalability; Field-programmable gate array; Duty cycle; Phase-locked loop; Embedded system; Electronic engineering; Engineering; Computer hardware; Electrical engineering; Voltage","score_opus":0.029634582894325273,"score_gpt":0.26112192037327625,"score_spread":0.23148733747895098,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151471266","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4538681,0.0008166408,0.5224503,0.00063256104,0.00061358436,0.0002090072,0.00043900023,0.007072494,0.013898194],"genre_scores_gemma":[0.87362933,0.00015440256,0.11981759,0.00050224044,0.00010220396,0.000041143692,0.00017725417,0.00011076109,0.0054650977],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99955815,0.000041639647,0.000023030274,0.00007215389,0.000266083,0.00003896953],"domain_scores_gemma":[0.99930835,0.00019660803,0.00012179598,0.00011976703,0.0002041024,0.000049460188],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024337553,0.00022611959,0.00025766421,0.0005277107,0.00018858048,0.00041473654,0.0008213917,0.00036328967,0.0016211894],"category_scores_gemma":[0.00091270375,0.00015243003,0.000095922325,0.00022090839,0.00020931155,0.00051622087,0.0002813114,0.0003535584,0.0003471975],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048474845,0.00015207707,0.002740365,0.00014623394,0.00002723751,0.0005694551,0.00011081287,0.005126961,0.74681026,0.0064165844,0.0018352946,0.23558001],"study_design_scores_gemma":[0.00006153935,0.0011080988,0.0048206197,0.000030336942,0.000063265376,0.0026414187,0.000027960337,0.11310897,0.8608204,0.0009830947,0.016283948,0.000050279385],"about_ca_topic_score_codex":0.00035330874,"about_ca_topic_score_gemma":0.0008045128,"teacher_disagreement_score":0.0016211894,"about_ca_system_score_codex":0.0002983533,"about_ca_system_score_gemma":0.00034410364,"threshold_uncertainty_score":0.0054234266},"labels":[],"label_agreement":null},{"id":"W2151659230","doi":"10.1109/jssc.2010.2076591","title":"A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter","year":2010,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":88,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"TDC Research","keywords":"Time-to-digital converter; Phase noise; Electronic engineering; Vernier scale; CMOS; Phase-locked loop; Chip; Electrical engineering; Frequency synthesizer; Bandwidth (computing); Computer science; Engineering; Jitter; Physics; Telecommunications; Optics; Clock signal","score_opus":0.008128948042326991,"score_gpt":0.23632402924805201,"score_spread":0.22819508120572501,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151659230","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2462852,0.0014728111,0.7156157,0.00076900446,0.000697879,0.0006649169,0.0010406511,0.012961944,0.020491926],"genre_scores_gemma":[0.69910026,0.00034705712,0.2829222,0.000506776,0.00023463037,0.0002927259,0.00057409913,0.000298493,0.015723746],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99952507,0.000054784072,0.000029573186,0.00013036783,0.0002155427,0.000044739732],"domain_scores_gemma":[0.999676,0.00007303016,0.000045653494,0.000053842126,0.00011442249,0.000037140035],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034076624,0.00048724687,0.00068245345,0.0005347031,0.0002951763,0.0005852596,0.00095118757,0.0006331327,0.0039323075],"category_scores_gemma":[0.00053212326,0.00031941728,0.000260279,0.00041370027,0.00017456648,0.0005351752,0.00027778852,0.0005286492,0.0015308436],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037917445,0.00018998532,0.0010884276,0.00025511446,0.000046744673,0.0004140952,0.000106658634,0.0017982037,0.8884018,0.0028346295,0.0029584244,0.10152683],"study_design_scores_gemma":[0.00040613522,0.0025600158,0.005092353,0.00005991272,0.00015536768,0.0046308003,0.00005145802,0.046645172,0.8712015,0.00085918506,0.06821353,0.0001244163],"about_ca_topic_score_codex":0.00037728224,"about_ca_topic_score_gemma":0.00073437655,"teacher_disagreement_score":0.0039323075,"about_ca_system_score_codex":0.00037351725,"about_ca_system_score_gemma":0.00052580104,"threshold_uncertainty_score":0.013154864},"labels":[],"label_agreement":null},{"id":"W2151810269","doi":"10.1109/tim.2009.2013670","title":"Pseudorandom Stimuli Generation for Testing Time-to-Digital Converters on an FPGA","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal; Nortel (Canada)","funders":"","keywords":"Field-programmable gate array; VHDL; Computer science; Computer hardware; Pulse generator; Pseudorandom number generator; Gate array; Hardware description language; Electronic engineering; Least significant bit; Software; Signal generator; Engineering; Electrical engineering; Voltage; Jitter; Algorithm","score_opus":0.06556225673241867,"score_gpt":0.2680326043183974,"score_spread":0.20247034758597876,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151810269","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4080326,0.00041095144,0.58140117,0.00014372,0.0001264772,0.00035624727,0.00019954647,0.0039930693,0.005336284],"genre_scores_gemma":[0.9136517,0.000088079694,0.085033976,0.000054386233,0.000012961448,0.00011852747,0.000069546586,0.00006973667,0.0009010093],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99963534,0.000101108104,0.00002231479,0.00004335462,0.00016393646,0.000033980366],"domain_scores_gemma":[0.99901724,0.00058245397,0.00012852097,0.00011296286,0.0001210533,0.00003785944],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029616908,0.00038893826,0.00016575279,0.0005324779,0.00014513751,0.0002496661,0.0005640303,0.00022723523,0.0022665702],"category_scores_gemma":[0.0012020544,0.00012193273,0.000108249944,0.00021713866,0.0002066653,0.00033806,0.00015035938,0.0001934307,0.00021039581],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012356215,0.00023502289,0.0068732933,0.0006675129,0.00005037942,0.00080487784,0.00023666953,0.033632282,0.6300379,0.010535497,0.0013062183,0.3143847],"study_design_scores_gemma":[0.00018087853,0.002053932,0.0047272434,0.0000621649,0.0000635999,0.0014078568,0.000052916184,0.2535406,0.73070955,0.0013021032,0.005859685,0.000039479422],"about_ca_topic_score_codex":0.00041144388,"about_ca_topic_score_gemma":0.0006484792,"teacher_disagreement_score":0.0022665702,"about_ca_system_score_codex":0.0003326379,"about_ca_system_score_gemma":0.00032509782,"threshold_uncertainty_score":0.0075823665},"labels":[],"label_agreement":null},{"id":"W2152241410","doi":"10.1109/vetec.1992.245422","title":"Performance measures for coupled digital phase-locked loops for the separation of co-channel signals","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Observability; Kalman filter; Computer science; SIGNAL (programming language); Modulation (music); Channel (broadcasting); Extended Kalman filter; Control theory (sociology); Phase (matter); Nonlinear system; Phase-locked loop; Interference (communication); Separation (statistics); Source separation; Algorithm; Mathematics; Artificial intelligence; Telecommunications; Physics; Acoustics; Machine learning; Control (management)","score_opus":0.03505776515596518,"score_gpt":0.3056002984891016,"score_spread":0.2705425333331364,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152241410","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35948172,0.0016539478,0.63077056,0.0002464879,0.00008762342,0.00013330863,0.0003285473,0.0005463694,0.006751431],"genre_scores_gemma":[0.97645205,0.00018267523,0.022060858,0.000029304536,0.000036384416,0.00007057307,0.00028887118,0.000038087765,0.00084107404],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997654,0.0007076196,0.00014504459,0.00041614525,0.0009039646,0.00017314624],"domain_scores_gemma":[0.9871428,0.008381279,0.0017974614,0.00061967014,0.0017967125,0.00026202976],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0036013334,0.0010096851,0.0004353827,0.0016969152,0.00029858892,0.0012039256,0.00046482054,0.0008093363,0.0015386342],"category_scores_gemma":[0.01786621,0.00013828784,0.00037324353,0.00090113754,0.000793776,0.0012559198,0.0008321294,0.00046709736,0.00035765805],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014566494,0.0002771388,0.017801927,0.0003737553,0.00027840186,0.00015190574,0.00036640387,0.7081948,0.045347992,0.05219321,0.0016633627,0.17189437],"study_design_scores_gemma":[0.000023220377,0.0015119727,0.01436572,0.00004784095,0.000071208815,0.00017316727,0.000114218645,0.9512288,0.018576166,0.012438993,0.001360525,0.00008810524],"about_ca_topic_score_codex":0.0010407805,"about_ca_topic_score_gemma":0.0006138646,"teacher_disagreement_score":0.0036013334,"about_ca_system_score_codex":0.0010163555,"about_ca_system_score_gemma":0.00039340134,"threshold_uncertainty_score":0.01904589},"labels":[],"label_agreement":null},{"id":"W2152356692","doi":"10.1109/ccece.2002.1015282","title":"A simplified decision-directed threshold scheme for EPR4 channel detection","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Channel (broadcasting); Computer science; Scheme (mathematics); Equalization (audio); Polynomial; Class (philosophy); Compromise; Computational complexity theory; Algorithm; Theoretical computer science; Computer engineering; Mathematics; Telecommunications; Artificial intelligence","score_opus":0.019442476376965202,"score_gpt":0.2508772247399226,"score_spread":0.23143474836295738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152356692","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016489247,0.00015652706,0.9761253,0.00027983275,0.00010976167,0.00012690692,0.00012578334,0.00060417305,0.0059823915],"genre_scores_gemma":[0.68288904,0.00023371007,0.31096673,0.00024876435,0.00008536054,0.0001740538,0.0001595396,0.00004466258,0.0051980913],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990934,0.00022367862,0.000077260585,0.00016603355,0.0003172188,0.00012248199],"domain_scores_gemma":[0.9994609,0.0001952513,0.000051997315,0.00013893882,0.00012256994,0.000030346375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007294807,0.00047038702,0.0005018306,0.0004663477,0.0006584872,0.0012659602,0.0012997449,0.0009156207,0.004886203],"category_scores_gemma":[0.0015831527,0.00021531658,0.00033753423,0.0004865628,0.00062479475,0.0010614702,0.00091650925,0.0009659997,0.0012911347],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009844789,0.0001660418,0.0006875478,0.0003475165,0.00006451714,0.0005190566,0.00037146278,0.07736636,0.22565071,0.45890915,0.004991916,0.2299413],"study_design_scores_gemma":[0.00011787273,0.00034363611,0.00024061473,0.000050607545,0.00004913362,0.0004343864,0.000037851143,0.8788461,0.055472884,0.053054597,0.011271972,0.00008031977],"about_ca_topic_score_codex":0.00074799376,"about_ca_topic_score_gemma":0.001101758,"teacher_disagreement_score":0.004886203,"about_ca_system_score_codex":0.0007594918,"about_ca_system_score_gemma":0.0010641986,"threshold_uncertainty_score":0.016345978},"labels":[],"label_agreement":null},{"id":"W2152591347","doi":"10.1109/jssc.2011.2169183","title":"An Adaptation Engine for a 2x Blind ADC-Based CDR in 65 nm CMOS","year":2011,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Nyquist–Shannon sampling theorem; Sampling (signal processing); Adaptation (eye); Attenuation; CMOS; Waveform; Computer science; Electronic engineering; Electrical engineering; Physics; Engineering; Telecommunications; Optics","score_opus":0.06840778928489259,"score_gpt":0.2906279196038447,"score_spread":0.2222201303189521,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152591347","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11839043,0.0009830595,0.8688367,0.0001862871,0.00027286186,0.00026410184,0.00011076719,0.0052730404,0.0056828014],"genre_scores_gemma":[0.763905,0.00038534886,0.22387645,0.00034353285,0.00011823592,0.00007217884,0.00013062597,0.00010846658,0.011060115],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996202,0.000035538753,0.000026953612,0.00006757011,0.00019909377,0.000050639825],"domain_scores_gemma":[0.9998184,0.000038664977,0.000028339853,0.000031545456,0.00006968104,0.000013314417],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003679442,0.00034984527,0.0003333312,0.0003270354,0.00023926492,0.00069468736,0.00072864705,0.0003848574,0.001719207],"category_scores_gemma":[0.00048156158,0.00022134779,0.00025331668,0.00015005087,0.00015068748,0.00053459755,0.00030434012,0.0004355749,0.00083162286],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006855367,0.00010724242,0.0012445413,0.00017687712,0.000072074516,0.000371655,0.00014867978,0.007044811,0.76286495,0.005409377,0.0015486061,0.22032568],"study_design_scores_gemma":[0.00012027494,0.0011628196,0.00392881,0.000048597973,0.00014908637,0.0015081636,0.000043458247,0.20318425,0.7636471,0.0012374609,0.024876254,0.00009378534],"about_ca_topic_score_codex":0.0010922307,"about_ca_topic_score_gemma":0.0018629283,"teacher_disagreement_score":0.001719207,"about_ca_system_score_codex":0.00031849896,"about_ca_system_score_gemma":0.00045571625,"threshold_uncertainty_score":0.005751312},"labels":[],"label_agreement":null},{"id":"W2152797058","doi":"10.1109/mwscas.2000.952910","title":"CMOS wide-swing differential VCO for fully integrated fast PLL","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; PLL multibit; Voltage-controlled oscillator; CMOS; Electronic engineering; Swing; Phase detector; Charge pump; Frequency divider; Computer science; Phase frequency detector; Detector; Voltage; Electrical engineering; Phase noise; Engineering; Capacitor","score_opus":0.018135842515024585,"score_gpt":0.20799003793642093,"score_spread":0.18985419542139634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152797058","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08924497,0.0049035517,0.8829669,0.0004318499,0.0006569863,0.0001454811,0.00031822108,0.0023531828,0.018978992],"genre_scores_gemma":[0.68747544,0.0015831381,0.30039415,0.00027231488,0.00023215839,0.00008916365,0.0004217269,0.00010291773,0.009429025],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998617,0.0000149085445,0.000008236688,0.000029076822,0.00007119038,0.000014856584],"domain_scores_gemma":[0.99990773,0.000024592373,0.0000097021775,0.000012303407,0.000035706358,0.000010001626],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010598164,0.0002878535,0.00020755116,0.0001472268,0.00020309536,0.0004326618,0.000372507,0.00030626994,0.0021755728],"category_scores_gemma":[0.00027241136,0.00016410188,0.00019955343,0.00017058513,0.00014289805,0.00046669855,0.00023452009,0.00036539944,0.00052995863],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016795422,0.000048411697,0.0007069296,0.0002649204,0.000050376275,0.0003616945,0.00009040952,0.0074952235,0.7788618,0.021668665,0.0029448182,0.18733875],"study_design_scores_gemma":[0.00017531372,0.0016536176,0.00275448,0.00011148264,0.00019892948,0.0028214797,0.00005790238,0.1855271,0.60568446,0.009708238,0.19123085,0.00007615917],"about_ca_topic_score_codex":0.00027455832,"about_ca_topic_score_gemma":0.0009771464,"teacher_disagreement_score":0.0021755728,"about_ca_system_score_codex":0.0003023187,"about_ca_system_score_gemma":0.00029294603,"threshold_uncertainty_score":0.007278025},"labels":[],"label_agreement":null},{"id":"W2152924671","doi":"10.1109/cicc.2011.6055389","title":"Programmable phase/frequency generator for system debug and diagnosis using the IEEE 1149.1 test bus","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Debugging; Computer hardware; Signal generator; Computer science; Chip; CMOS; Generator (circuit theory); Clock generator; Phase-locked loop; Electronic engineering; Embedded system; SIGNAL (programming language); Encoding (memory); Decoding methods; System on a chip; Engineering; Clock signal; Phase noise; Power (physics)","score_opus":0.06482738837948383,"score_gpt":0.2696776964013013,"score_spread":0.20485030802181747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152924671","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047552474,0.00041676633,0.925154,0.00032660709,0.00032838673,0.0005480511,0.00037747534,0.012179134,0.013117124],"genre_scores_gemma":[0.5918105,0.00033580343,0.389994,0.00032119808,0.0001793849,0.00059517444,0.00076547515,0.00061025325,0.015388112],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99955446,0.00012340352,0.0000239043,0.000057711008,0.0002011473,0.00003928252],"domain_scores_gemma":[0.9994041,0.00021337192,0.00008178629,0.000097870055,0.00017303677,0.000029961735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005694162,0.00055992487,0.00030785633,0.0009961962,0.00029577911,0.0005813811,0.0009015258,0.00042452753,0.010233213],"category_scores_gemma":[0.0012216246,0.00018484078,0.00011862758,0.00041995925,0.00024301057,0.0005595693,0.0003482221,0.00058583834,0.002068413],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00073756237,0.0003065281,0.0025175905,0.0004049701,0.000051656072,0.00051494275,0.00025528713,0.008706631,0.3493452,0.03517956,0.016958613,0.58502144],"study_design_scores_gemma":[0.00040667833,0.002440566,0.002222773,0.00015919346,0.000100246674,0.0023014513,0.000076902994,0.14417163,0.708803,0.0096513545,0.12954348,0.00012281847],"about_ca_topic_score_codex":0.00021960428,"about_ca_topic_score_gemma":0.00038484015,"teacher_disagreement_score":0.010233213,"about_ca_system_score_codex":0.00031955374,"about_ca_system_score_gemma":0.00048804015,"threshold_uncertainty_score":0.03423357},"labels":[],"label_agreement":null},{"id":"W2153004226","doi":"10.1109/test.2010.5699202","title":"A low-cost ATE phase signal generation technique for test applications","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Jitter; Electronic engineering; MATLAB; Linearity; System time; Clock rate; Compensation (psychology); Dynamic range; Computer hardware; Real-time computing; Engineering","score_opus":0.017271813158798485,"score_gpt":0.290313381294001,"score_spread":0.27304156813520253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153004226","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030544464,0.00076537457,0.9591444,0.00021273823,0.00029067774,0.00019837913,0.00014835526,0.0041369963,0.0045585423],"genre_scores_gemma":[0.35743713,0.00053284667,0.6316856,0.00035126403,0.0002137637,0.00019993226,0.00034840085,0.0004253198,0.008805745],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99920696,0.0001330939,0.000045782108,0.00010489388,0.00046529179,0.00004412011],"domain_scores_gemma":[0.99899477,0.00026488968,0.00016541014,0.00022384473,0.00031953162,0.000031529515],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00058078545,0.0005843805,0.00035485358,0.00079600635,0.0002695614,0.00056150847,0.0011002446,0.00055027346,0.005321622],"category_scores_gemma":[0.0017157855,0.00026536512,0.00022529837,0.0005874341,0.00023538257,0.0006448409,0.00039708003,0.00074495416,0.002167329],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002207623,0.00006611107,0.0010997115,0.00030286433,0.00001823251,0.00018002825,0.00007884332,0.0013895687,0.67849207,0.0038611111,0.0030433794,0.31124738],"study_design_scores_gemma":[0.00009154295,0.0014669482,0.003986381,0.00005177433,0.000086424414,0.0034606396,0.000041474046,0.03520744,0.86892277,0.001273392,0.08535967,0.000051620304],"about_ca_topic_score_codex":0.00022693127,"about_ca_topic_score_gemma":0.00043698563,"teacher_disagreement_score":0.005321622,"about_ca_system_score_codex":0.00030730857,"about_ca_system_score_gemma":0.000430986,"threshold_uncertainty_score":0.017802596},"labels":[],"label_agreement":null},{"id":"W2153506412","doi":"10.1109/jssc.2003.822898","title":"A CMOS 10-Gb/s Power-Efficient 4-PAM Transmitter","year":2004,"lang":"fr","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Transmitter; CMOS; Electrical engineering; Transmitter power output; Power (physics); Modulation (music); Voltage; Block (permutation group theory); Radio transmitter design; Electronic engineering; Pulse-amplitude modulation; Computer science; Physics; Telecommunications; Engineering; Channel (broadcasting); Pulse (music); Mathematics; Acoustics","score_opus":0.016831649733661,"score_gpt":0.26071179219510854,"score_spread":0.24388014246144754,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153506412","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3449964,0.0026200896,0.61555713,0.0010683835,0.0005357728,0.0002512353,0.00050049176,0.0040982696,0.030372182],"genre_scores_gemma":[0.6388298,0.00086736743,0.33855805,0.00035055022,0.00013008557,0.00009504321,0.00030330548,0.00005792475,0.02080788],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998965,0.000010353299,0.0000053852136,0.000022163229,0.000047891623,0.00001769982],"domain_scores_gemma":[0.99992514,0.000016375809,0.00001722611,0.000008198777,0.000024398303,0.000008535149],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010231595,0.00021778954,0.0002365782,0.00018430929,0.00022687523,0.00036239272,0.00053172983,0.0004408716,0.0026858605],"category_scores_gemma":[0.00016223225,0.00017747316,0.00017682875,0.00019790132,0.00013632253,0.00042936523,0.00021817633,0.00033487924,0.0010379994],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011934548,0.0000423524,0.00074924476,0.00015592952,0.00002730742,0.0002418797,0.00007679172,0.0021136745,0.9252081,0.0048288824,0.00186151,0.06457501],"study_design_scores_gemma":[0.00012708738,0.0010422093,0.0024989524,0.000060431208,0.00010097744,0.0023338958,0.000047879483,0.058672324,0.8554658,0.0019270385,0.077671774,0.000051688912],"about_ca_topic_score_codex":0.00032859837,"about_ca_topic_score_gemma":0.000985524,"teacher_disagreement_score":0.0026858605,"about_ca_system_score_codex":0.00037938182,"about_ca_system_score_gemma":0.00040040835,"threshold_uncertainty_score":0.008985162},"labels":[],"label_agreement":null},{"id":"W2153684021","doi":"10.1109/pacrim.1989.48375","title":"Characterization and simulation of a multi-sampling digital tanlock loop","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Quantization (signal processing); Computer science; Phase-locked loop; Sampling (signal processing); Loop (graph theory); Additive white Gaussian noise; White noise; Gaussian; Algorithm; Mathematics; Telecommunications; Detector; Physics","score_opus":0.028596089453554137,"score_gpt":0.263444307050383,"score_spread":0.2348482175968289,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153684021","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6970004,0.00018633527,0.28208175,0.0002181276,0.000042695607,0.00013184804,0.0002546344,0.0013189928,0.01876523],"genre_scores_gemma":[0.98707473,0.00003653587,0.010842056,0.000015528809,0.0000028809882,0.000037162226,0.00006394877,0.000024546103,0.0019026495],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998259,0.000036067086,0.0000060539783,0.000019527968,0.00008673325,0.00002563879],"domain_scores_gemma":[0.99953973,0.00028115028,0.00004969521,0.000042515247,0.00006188014,0.000025153966],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026942496,0.00020253091,0.00024443993,0.00028586303,0.00022413432,0.00047055428,0.0005059832,0.0005251862,0.002538613],"category_scores_gemma":[0.0010920548,0.00010724602,0.00017788823,0.00019713558,0.0003616292,0.00037976395,0.00023271257,0.00028321563,0.0001745247],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018844676,0.000052497424,0.0025812578,0.000062986095,0.000011487961,0.0002388897,0.00016943902,0.9552187,0.024804393,0.007724,0.00027203027,0.008675961],"study_design_scores_gemma":[0.000008003537,0.000048909274,0.00018946543,0.0000026429868,0.0000019430302,0.000021532387,0.000008847651,0.99503267,0.003986533,0.000309987,0.00038727172,0.0000021801575],"about_ca_topic_score_codex":0.0022074475,"about_ca_topic_score_gemma":0.0012489627,"teacher_disagreement_score":0.002538613,"about_ca_system_score_codex":0.0004409483,"about_ca_system_score_gemma":0.00038695714,"threshold_uncertainty_score":0.008492529},"labels":[],"label_agreement":null},{"id":"W2155089828","doi":"10.1109/ecce.2011.6064180","title":"Comparison of two methods for addressing DC component in phase-locked loop (PLL) systems","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Phase-locked loop; PLL multibit; Control theory (sociology); Converters; Component (thermodynamics); Transient (computer programming); Computer science; SIGNAL (programming language); Electronic engineering; Filter (signal processing); Block (permutation group theory); DC bias; Loop (graph theory); Engineering; Voltage; Physics; Mathematics; Electrical engineering; Phase noise","score_opus":0.23108942092027132,"score_gpt":0.46372152122732363,"score_spread":0.2326321003070523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155089828","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01793905,0.00233497,0.9749101,0.00012162109,0.00019239662,0.00008314563,0.00003229964,0.0006738082,0.003712578],"genre_scores_gemma":[0.28309724,0.002613644,0.7079155,0.00011545456,0.00023341554,0.00016907348,0.00016988875,0.00022264151,0.0054632323],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984529,0.00032238747,0.00007815956,0.00014027471,0.0009475576,0.000058702273],"domain_scores_gemma":[0.9972139,0.0017086269,0.00017596924,0.00024156117,0.0006162007,0.000043694858],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008682118,0.0006140723,0.00067064,0.0015131327,0.00033772885,0.0009469742,0.000703729,0.0010229304,0.0026007523],"category_scores_gemma":[0.0041390774,0.00025572322,0.00048609992,0.0008190087,0.00034888135,0.001225923,0.00060176797,0.0006510889,0.0007766655],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00087291293,0.00017041076,0.0014329901,0.00073028984,0.0001435706,0.00008558851,0.00031970182,0.027935244,0.054130133,0.010602444,0.0012242154,0.9023525],"study_design_scores_gemma":[0.00059901393,0.0023534682,0.007509192,0.00024176929,0.00028337623,0.0014930009,0.00041606123,0.72730565,0.20086458,0.009309732,0.04935052,0.00027364847],"about_ca_topic_score_codex":0.001103271,"about_ca_topic_score_gemma":0.0012144656,"teacher_disagreement_score":0.0026007523,"about_ca_system_score_codex":0.00031327188,"about_ca_system_score_gemma":0.00036217878,"threshold_uncertainty_score":0.00870043},"labels":[],"label_agreement":null},{"id":"W2155345676","doi":"10.1109/bipol.1995.493888","title":"A 155.52 Mb/s BiCMOS twisted-pair transceiver","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"BiCMOS; Transceiver; Equalization (audio); Decoding methods; Computer science; Electrical engineering; Electronic engineering; Telecommunications; Engineering; Transistor; Voltage; CMOS","score_opus":0.016306141823609975,"score_gpt":0.1708819530977205,"score_spread":0.15457581127411052,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155345676","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87953764,0.00047979393,0.07445306,0.0005409354,0.0003237545,0.0002578026,0.00083705084,0.0064527225,0.037117243],"genre_scores_gemma":[0.95784664,0.00012507479,0.025425041,0.00016756466,0.0000414565,0.00008195458,0.00027377502,0.00006604506,0.015972437],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99989617,0.0000115662715,0.0000059119825,0.000024592746,0.000042273543,0.000019381465],"domain_scores_gemma":[0.99990654,0.000011550716,0.000008057012,0.000012106225,0.00003876039,0.000022954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000094176154,0.00026983343,0.00022183883,0.00024323771,0.0002987404,0.0002470286,0.00039832565,0.00031501497,0.0054923603],"category_scores_gemma":[0.00022434621,0.00013365404,0.000087017965,0.0002675254,0.00012584336,0.00025093975,0.00020778202,0.00016782884,0.0015516756],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003041138,0.000092533715,0.0033371013,0.00010897513,0.000040673138,0.0010505243,0.00017226205,0.0042513683,0.9196252,0.0042118668,0.006008312,0.060797103],"study_design_scores_gemma":[0.0002166223,0.0023727398,0.01868749,0.00008152378,0.0001991295,0.0038069068,0.00021253033,0.06360867,0.8085243,0.0018142667,0.10036354,0.00011222645],"about_ca_topic_score_codex":0.000661752,"about_ca_topic_score_gemma":0.000713912,"teacher_disagreement_score":0.0054923603,"about_ca_system_score_codex":0.0002702977,"about_ca_system_score_gemma":0.00023339895,"threshold_uncertainty_score":0.018373787},"labels":[],"label_agreement":null},{"id":"W2155836454","doi":"10.1109/ccece.2005.1556984","title":"Phase-locked loop synchronization with gated control","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Phase-locked loop; Control theory (sociology); SIGNAL (programming language); Synchronization (alternating current); Phase detector; Phase (matter); Phase synchronization; Phase angle (astronomy); Transient (computer programming); Computer science; Amplitude; Loop (graph theory); Controller (irrigation); Line (geometry); Power (physics); Voltage; Physics; Engineering; Channel (broadcasting); Mathematics; Telecommunications; Optics; Electrical engineering; Control (management)","score_opus":0.004124574443152588,"score_gpt":0.20541023582524584,"score_spread":0.20128566138209325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155836454","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01975148,0.000464035,0.96602184,0.00015677851,0.00027278924,0.0001491124,0.000047338242,0.0022468248,0.010889894],"genre_scores_gemma":[0.8082272,0.00038336907,0.18411227,0.00026537364,0.000203535,0.00018420871,0.0001013997,0.00011928383,0.006403375],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991366,0.00021339621,0.000040989853,0.00021164188,0.00031758548,0.00007979778],"domain_scores_gemma":[0.9995371,0.0001644096,0.00006785468,0.0001123531,0.00009379792,0.000024628878],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046239878,0.0004682832,0.0004256772,0.00038300303,0.00029138866,0.0008749631,0.00087466347,0.00061272335,0.003758076],"category_scores_gemma":[0.0017380377,0.00016646236,0.00017892745,0.0005771074,0.00073771534,0.00084788643,0.000772759,0.00068793114,0.0009813574],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00082587317,0.00027821524,0.0015486754,0.00030623385,0.000072347764,0.00044586134,0.0003548542,0.05369363,0.2360624,0.16976474,0.006631234,0.5300159],"study_design_scores_gemma":[0.00027291712,0.0009612355,0.00087211875,0.000100688645,0.00007082122,0.00070918916,0.000032708056,0.75253767,0.15225628,0.04796952,0.044127237,0.00008967236],"about_ca_topic_score_codex":0.0005397679,"about_ca_topic_score_gemma":0.00057351193,"teacher_disagreement_score":0.003758076,"about_ca_system_score_codex":0.0003669352,"about_ca_system_score_gemma":0.00043763238,"threshold_uncertainty_score":0.0125719905},"labels":[],"label_agreement":null},{"id":"W2155998226","doi":"10.1109/newcas.2006.250932","title":"A Fully Differential 24GHz Transmit PLL in a 0.13&amp;#x003BC;m CMOS Technology","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; CMOS; Phase noise; Charge pump; PLL multibit; Electrical engineering; Electronic engineering; Bandwidth (computing); Settling time; Voltage; Engineering; Physics; Telecommunications; Capacitor","score_opus":0.005744951072234352,"score_gpt":0.1999646400901012,"score_spread":0.19421968901786685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155998226","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15359701,0.0021415025,0.81333256,0.00067151844,0.0003923303,0.00038387292,0.0005641163,0.0062769256,0.022640213],"genre_scores_gemma":[0.66674894,0.0012587216,0.30082175,0.0006893049,0.00031995276,0.0001909363,0.0003677499,0.0002470937,0.029355546],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995733,0.000038726197,0.000018846516,0.00010235369,0.00021506174,0.000051774645],"domain_scores_gemma":[0.9997669,0.000066293454,0.00004505605,0.000024058098,0.000067776426,0.00002989009],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025505212,0.0002848029,0.00042671236,0.00041259316,0.00032268712,0.000978385,0.00077867013,0.0005471157,0.0056665405],"category_scores_gemma":[0.0005208788,0.00026409302,0.00024588048,0.0003606442,0.0002654881,0.00076261576,0.00033730347,0.00035998263,0.0015195806],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030846606,0.000063296044,0.00090386433,0.00023875697,0.000033764074,0.00040721128,0.00020219531,0.0027916834,0.8598803,0.007582936,0.0028164112,0.12477117],"study_design_scores_gemma":[0.0004034298,0.0027162882,0.0045604464,0.00012531345,0.00023246153,0.0044865846,0.000114536924,0.057065193,0.79944044,0.003612247,0.12713465,0.0001084147],"about_ca_topic_score_codex":0.00049055193,"about_ca_topic_score_gemma":0.00086892233,"teacher_disagreement_score":0.0056665405,"about_ca_system_score_codex":0.00048044103,"about_ca_system_score_gemma":0.00054310873,"threshold_uncertainty_score":0.018956482},"labels":[],"label_agreement":null},{"id":"W2156149621","doi":"10.1145/505306.505342","title":"A low power direct digital frequency synthesizer with 60 dBc spectral purity","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"dBc; Direct digital synthesizer; Frequency synthesizer; CMOS; Electronic engineering; Computer science; Low-power electronics; Transceiver; Power (physics); Nyquist frequency; Electrical engineering; Clock rate; Application-specific integrated circuit; Digital-to-analog converter; Engineering; Phase noise; Phase-locked loop; Physics; Power consumption; Bandwidth (computing); Telecommunications; Voltage","score_opus":0.006790243608338106,"score_gpt":0.1762050961609316,"score_spread":0.1694148525525935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156149621","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22077996,0.0018820398,0.73456293,0.0008469958,0.0004125626,0.00031632147,0.00046800048,0.008322378,0.03240882],"genre_scores_gemma":[0.60666174,0.000737801,0.3745701,0.00035816646,0.0002457808,0.00011604412,0.00031566765,0.00025355673,0.016741123],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996904,0.000030447452,0.000016037611,0.00006942015,0.00016227365,0.000031400148],"domain_scores_gemma":[0.9998455,0.000032130487,0.00002999676,0.000024261879,0.000042651438,0.000025384705],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023868821,0.00040381248,0.00046635768,0.00039619184,0.00026257982,0.00055299763,0.0005747328,0.00045472122,0.002939686],"category_scores_gemma":[0.00038975917,0.00019991546,0.00019433654,0.000276541,0.00025498332,0.00047756583,0.0002596888,0.00043786335,0.0014238396],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013928434,0.00007133147,0.00044202674,0.00019721394,0.0000146878,0.00023530667,0.000081678576,0.0008811075,0.85581946,0.0043314476,0.0017085301,0.13607793],"study_design_scores_gemma":[0.00015085195,0.0009974352,0.0013738469,0.000029351251,0.00006961935,0.0021490983,0.00003668081,0.017285917,0.90393317,0.0011814558,0.07273879,0.000053740954],"about_ca_topic_score_codex":0.00024552346,"about_ca_topic_score_gemma":0.00037560827,"teacher_disagreement_score":0.002939686,"about_ca_system_score_codex":0.00022690615,"about_ca_system_score_gemma":0.0002654152,"threshold_uncertainty_score":0.00983417},"labels":[],"label_agreement":null},{"id":"W2156456006","doi":"10.1109/cicc.2003.1249408","title":"A -107dBe, 10kHz carrier offset 2-GHz DLL-based frequency synthesizer","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"dBc; Phase noise; Jitter; Frequency synthesizer; Comparator; CMOS; Frequency offset; Offset (computer science); Phase-locked loop; Electrical engineering; Materials science; Electronic engineering; Optoelectronics; Computer science; Voltage; Engineering; Orthogonal frequency-division multiplexing","score_opus":0.008212442363358208,"score_gpt":0.20966100776914923,"score_spread":0.201448565405791,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156456006","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.56862044,0.0040160767,0.37946853,0.0012896179,0.00059996365,0.0005481079,0.0012095578,0.011143022,0.033104595],"genre_scores_gemma":[0.817156,0.0003985659,0.16569798,0.00040075672,0.0001486623,0.00012549866,0.00048268022,0.00017305888,0.015416914],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99941194,0.00006775695,0.000028141674,0.00015690002,0.00027177553,0.00006349916],"domain_scores_gemma":[0.9996588,0.00006094529,0.00008277982,0.000045825793,0.000107514075,0.000044144483],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027990257,0.0003674049,0.0005038607,0.0004946907,0.0004071019,0.00061802065,0.00072230544,0.00059209735,0.003142688],"category_scores_gemma":[0.0005344361,0.00019453638,0.00018565789,0.00030047796,0.00025745376,0.000466285,0.00028249776,0.00049936486,0.0017162609],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018814368,0.000052082592,0.00050222053,0.000107682725,0.000014130544,0.00023336035,0.00006437355,0.0005162105,0.9474021,0.0012864843,0.0011100816,0.048523102],"study_design_scores_gemma":[0.00015030608,0.000874285,0.0029121165,0.000020805188,0.000047898026,0.0020532273,0.00003117842,0.009321087,0.95874166,0.0002860216,0.02551642,0.00004508589],"about_ca_topic_score_codex":0.00037602495,"about_ca_topic_score_gemma":0.0008536901,"teacher_disagreement_score":0.003142688,"about_ca_system_score_codex":0.00047247641,"about_ca_system_score_gemma":0.00046480552,"threshold_uncertainty_score":0.010513306},"labels":[],"label_agreement":null},{"id":"W2156550596","doi":"10.1109/iscas.2003.1205656","title":"Analysis of timing jitter in ring oscillators due to power supply noise","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Inverter; CMOS; Electronic engineering; Spice; Noise (video); Computer science; Power (physics); Phase noise; Electrical engineering; Control theory (sociology); Engineering; Physics; Voltage","score_opus":0.00988174560636138,"score_gpt":0.23708422349488115,"score_spread":0.22720247788851977,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156550596","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27109337,0.0005969322,0.7260579,0.000025580457,0.00003493944,0.000025982574,0.000062290324,0.000708696,0.0013943432],"genre_scores_gemma":[0.9131595,0.00028478878,0.08531986,0.000017249304,0.000028210927,0.000020855145,0.00009546237,0.000080511505,0.0009935276],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997193,0.00004256394,0.000010226857,0.00004852108,0.0001602417,0.000019044704],"domain_scores_gemma":[0.99920636,0.00047137463,0.00011425307,0.00006202023,0.00012602717,0.000020069381],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033918972,0.00025950736,0.00021058708,0.0009397392,0.00020394065,0.00027602023,0.00032097936,0.0002124206,0.00060385326],"category_scores_gemma":[0.0022360128,0.0001234805,0.00014985712,0.00044786793,0.00018618102,0.00046643082,0.00015700226,0.00020197166,0.00013871587],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074256276,0.00007738899,0.01409577,0.00016152077,0.00010266866,0.00034913386,0.0002357881,0.15586932,0.54542214,0.008867962,0.00033584808,0.2737399],"study_design_scores_gemma":[0.000020988044,0.00036718318,0.011163256,0.00001716109,0.00005835692,0.00047725308,0.00004087559,0.75647205,0.22671613,0.0022026347,0.0024283947,0.000035811663],"about_ca_topic_score_codex":0.000627875,"about_ca_topic_score_gemma":0.0006592809,"teacher_disagreement_score":0.0009397392,"about_ca_system_score_codex":0.0003556659,"about_ca_system_score_gemma":0.00021891459,"threshold_uncertainty_score":0.0025805235},"labels":[],"label_agreement":null},{"id":"W2157372760","doi":"10.1109/ismvl.2013.19","title":"Comparing Performance of a Multiple-Valued Time-Based Serial Data Link with Other Serial Links","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"SerDes; Serial communication; Jitter; Computer science; Link (geometry); Computer hardware; Bandwidth (computing); Signal integrity; Field-programmable gate array; Real-time computing; Embedded system; Computer network; Telecommunications","score_opus":0.030090013890399114,"score_gpt":0.23396892308222164,"score_spread":0.20387890919182253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157372760","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.964136,0.0003796529,0.028265538,0.000067918416,0.00006327403,0.000032266027,0.00011242109,0.00065339083,0.0062894737],"genre_scores_gemma":[0.99138343,0.00015555826,0.0065909275,0.000021123353,0.000008861207,0.000015471178,0.0001245885,0.000045882014,0.0016541982],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995602,0.00010274921,0.000029275872,0.00006295026,0.00017451115,0.0000702703],"domain_scores_gemma":[0.9985752,0.000656036,0.00016383274,0.000125369,0.00041937342,0.000060227205],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006026892,0.0005062073,0.00030314157,0.0009140979,0.00029356507,0.0006860829,0.00051803037,0.00042428094,0.0028600865],"category_scores_gemma":[0.0015183099,0.00010626297,0.000270827,0.0007188319,0.00019017725,0.00080686976,0.00023982517,0.0002315539,0.0003993225],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0046712044,0.00062853313,0.022068886,0.0011730557,0.00037989157,0.0009933042,0.00038456282,0.40536344,0.39702848,0.005144111,0.0011504458,0.16101415],"study_design_scores_gemma":[0.0001334171,0.006794866,0.010548984,0.0000780019,0.00023573458,0.00072175445,0.00028595055,0.47027057,0.5042209,0.0007680578,0.0058705457,0.0000711494],"about_ca_topic_score_codex":0.0008198934,"about_ca_topic_score_gemma":0.0007500584,"teacher_disagreement_score":0.0028600865,"about_ca_system_score_codex":0.00038815435,"about_ca_system_score_gemma":0.00029320395,"threshold_uncertainty_score":0.009567976},"labels":[],"label_agreement":null},{"id":"W2157461133","doi":"10.1109/82.924072","title":"Differential signaling with a reduced number of signal paths","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Viterbi algorithm; SIGNAL (programming language); Viterbi decoder; Encoder; Computer science; Algorithm; Transmitter; Noise (video); Differential (mechanical device); Sequence (biology); Decoding methods; Electronic engineering; Mathematics; Telecommunications; Channel (broadcasting); Physics; Engineering; Artificial intelligence","score_opus":0.01625076950116733,"score_gpt":0.2266688635296004,"score_spread":0.21041809402843306,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157461133","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18067573,0.0007336882,0.8090118,0.00037207102,0.00013658994,0.00015844649,0.00012834484,0.0021034367,0.0066797948],"genre_scores_gemma":[0.5635162,0.00030155698,0.43174607,0.00019333042,0.0000669612,0.00012046005,0.00022463131,0.000054940076,0.0037758683],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99908054,0.00017389392,0.0000710263,0.00016363982,0.00040549517,0.00010542112],"domain_scores_gemma":[0.9981325,0.00061688595,0.00021806725,0.00048455087,0.0004761864,0.00007173799],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005836569,0.0006908074,0.0005406152,0.00068340136,0.00037232222,0.0009235659,0.001228271,0.00077714084,0.002426038],"category_scores_gemma":[0.002105516,0.00034958005,0.00032691227,0.00052646606,0.0005111595,0.0014882818,0.00085937016,0.0007828097,0.0008450385],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010195359,0.0002570051,0.0019403446,0.0003511649,0.00006332999,0.00024445562,0.00017772774,0.06822583,0.53224194,0.04800579,0.0013536426,0.34611923],"study_design_scores_gemma":[0.00020383766,0.0018304662,0.0010709127,0.00008450705,0.00010933668,0.0009912129,0.000050722923,0.5685219,0.3967653,0.012429444,0.017820254,0.00012204311],"about_ca_topic_score_codex":0.00058752846,"about_ca_topic_score_gemma":0.0010014762,"teacher_disagreement_score":0.002426038,"about_ca_system_score_codex":0.0007205565,"about_ca_system_score_gemma":0.0009618189,"threshold_uncertainty_score":0.008115888},"labels":[],"label_agreement":null},{"id":"W2157477413","doi":"10.1109/iscas.2003.1206217","title":"Time domain response and sensitivity of periodically switched nonlinear circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Sensitivity (control systems); Electronic circuit; Nonlinear system; Computer science; Spice; Volterra series; Time domain; Frequency domain; Series (stratigraphy); Domain (mathematical analysis); Control theory (sociology); Algorithm; Electronic engineering; Mathematics; Engineering; Artificial intelligence; Physics; Electrical engineering","score_opus":0.00790807083086574,"score_gpt":0.2181268395554116,"score_spread":0.21021876872454587,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157477413","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10390539,0.00014515521,0.88957757,0.00008477049,0.000032139702,0.000035765195,0.000041413834,0.0005325899,0.0056450744],"genre_scores_gemma":[0.8851985,0.00016980797,0.11066284,0.000039848022,0.000018047618,0.000048330785,0.000051096093,0.000069102556,0.0037424474],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997907,0.00004465297,0.0000048383586,0.000025962867,0.00012161852,0.000012241976],"domain_scores_gemma":[0.99969363,0.0002040277,0.000022093152,0.000027067339,0.00004568657,0.000007665767],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025959892,0.0002212672,0.00017668548,0.00029548627,0.0001186631,0.00022927181,0.0002586394,0.00027199404,0.0014542186],"category_scores_gemma":[0.0012993279,0.00011487661,0.00016819267,0.00011817134,0.0002803654,0.0003685366,0.00019819195,0.0002648409,0.00017919771],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022245561,0.00005527133,0.0009510008,0.00018555636,0.000044303426,0.00019981824,0.00028248565,0.3818721,0.40366906,0.047249574,0.00084807904,0.16442023],"study_design_scores_gemma":[0.0000051457073,0.00003259173,0.00033048386,0.0000061461783,0.000004266258,0.000093321636,0.00001007642,0.9630136,0.03206347,0.0033060806,0.0011238197,0.000011130033],"about_ca_topic_score_codex":0.0005258632,"about_ca_topic_score_gemma":0.00035208568,"teacher_disagreement_score":0.0014542186,"about_ca_system_score_codex":0.00032324198,"about_ca_system_score_gemma":0.00019299038,"threshold_uncertainty_score":0.004864812},"labels":[],"label_agreement":null},{"id":"W2158679064","doi":"10.1109/iraniancee.2010.5507038","title":"Locking time of oscillators under external frequency injection","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Iran Telecommunication Research Center; University of Toronto","keywords":"Injection locking; Time–frequency analysis; Time domain; Control theory (sociology); Computer science; Work (physics); Quality (philosophy); Frequency domain; Physics; Quantum mechanics; Telecommunications","score_opus":0.0058091166245690384,"score_gpt":0.21427033847228094,"score_spread":0.2084612218477119,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158679064","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.79907405,0.0004867345,0.19078033,0.00009664701,0.0000760433,0.00003163865,0.00005885835,0.0003089344,0.009086749],"genre_scores_gemma":[0.9907838,0.00009282084,0.007775271,0.00001935417,0.000008597834,0.00001234532,0.00003472986,0.00004618588,0.0012269012],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998017,0.000024917877,0.000010765169,0.000046186615,0.00008381472,0.000032751148],"domain_scores_gemma":[0.9993931,0.00035819117,0.00011039686,0.000046364352,0.000070445014,0.000021480313],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000328861,0.00013227083,0.00016319979,0.00025113267,0.00019972322,0.00042081202,0.00027298127,0.0003263807,0.0014838207],"category_scores_gemma":[0.0018096097,0.00009620501,0.00014122257,0.0002104538,0.00038500712,0.00057551364,0.00025942302,0.0003497464,0.00030859333],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000586609,0.000083628256,0.004132261,0.00013806034,0.000034243352,0.00041451375,0.00041751293,0.02969507,0.8969814,0.02175868,0.00016702259,0.045590963],"study_design_scores_gemma":[0.00006549755,0.00042322633,0.0025578875,0.000027344302,0.000042976473,0.0004724111,0.000069600144,0.1947783,0.79439574,0.0040320526,0.0030979603,0.00003699864],"about_ca_topic_score_codex":0.00016485892,"about_ca_topic_score_gemma":0.0001682557,"teacher_disagreement_score":0.0014838207,"about_ca_system_score_codex":0.00032239532,"about_ca_system_score_gemma":0.00024795972,"threshold_uncertainty_score":0.004963875},"labels":[],"label_agreement":null},{"id":"W2158959564","doi":"10.1109/tvlsi.2003.810787","title":"A digitally programmable delay element: design and analysis","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":168,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Delay calculation; Group delay and phase delay; Elmore delay; Delay-locked loop; Computer science; Electronic engineering; Propagation delay; Digital delay line; Electronic circuit; Static timing analysis; Delay line oscillator; Control theory (sociology); Engineering; Electrical engineering; Digital signal processing; Digital signal; Telecommunications; Phase-locked loop; Control (management)","score_opus":0.012512446885182549,"score_gpt":0.22598974151524692,"score_spread":0.21347729463006437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158959564","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007266538,0.0028698796,0.9816969,0.00021795103,0.00010041319,0.00012175702,0.00005354492,0.0004020596,0.0072707837],"genre_scores_gemma":[0.39466518,0.006411182,0.5801549,0.0002417857,0.00017326763,0.00040833256,0.0002008839,0.00011347867,0.017631004],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977666,0.000025240728,0.0000093741655,0.000047354177,0.00012471428,0.00001672972],"domain_scores_gemma":[0.9998154,0.00005531259,0.000029579802,0.000016960432,0.000073952644,0.000008931717],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025721578,0.0003939243,0.00031736444,0.0003819591,0.00023441613,0.0009389114,0.000848316,0.00089797575,0.0022554328],"category_scores_gemma":[0.0005954723,0.00026487448,0.00025462935,0.00046294392,0.00035405878,0.00093847985,0.00025440077,0.0005490158,0.0009778654],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014318778,0.00009315905,0.0014754016,0.0012381126,0.00009962656,0.00038762225,0.0002621283,0.13689889,0.30060157,0.21809062,0.004438785,0.336271],"study_design_scores_gemma":[0.00005713,0.000593262,0.0008661016,0.0001674866,0.00008683665,0.0016498081,0.00007010551,0.742708,0.11132996,0.021038314,0.121365,0.0000678912],"about_ca_topic_score_codex":0.0007402107,"about_ca_topic_score_gemma":0.00067601807,"teacher_disagreement_score":0.0022554328,"about_ca_system_score_codex":0.0007808477,"about_ca_system_score_gemma":0.0005399586,"threshold_uncertainty_score":0.007545173},"labels":[],"label_agreement":null},{"id":"W2159251183","doi":"10.1109/tcsi.2009.2019391","title":"Multi-Gb/s Bit-by-Bit Receiver Architectures for 1-D Partial-Response Channels","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Chip; Sensitivity (control systems); Computer science; Settling time; Electronic engineering; Computer hardware; Bit (key); Engineering; Telecommunications; Step response","score_opus":0.01846685512481218,"score_gpt":0.23788205054953737,"score_spread":0.2194151954247252,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159251183","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43451947,0.00140387,0.5500994,0.0003085211,0.00012684158,0.0002259161,0.00032013207,0.005339581,0.007656355],"genre_scores_gemma":[0.6752102,0.00041403662,0.31504467,0.00013898371,0.00007391718,0.00009183609,0.00023798308,0.00010174076,0.008686711],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996532,0.00005551102,0.00002688252,0.000073135474,0.00013060831,0.000060643408],"domain_scores_gemma":[0.99938,0.00016792692,0.0001039367,0.00013415921,0.00018053835,0.000033541048],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000573243,0.00049628876,0.0004180504,0.0006058424,0.00028541943,0.0005483627,0.0010524683,0.000547834,0.004247097],"category_scores_gemma":[0.00068147696,0.00029376496,0.00022106897,0.0002843387,0.00017871057,0.00082750217,0.00040450133,0.0004828626,0.0012084305],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00060448045,0.00009926619,0.0015975271,0.00024626093,0.000049294424,0.00015229156,0.00019870124,0.004460155,0.81551665,0.005669581,0.0014650159,0.16994077],"study_design_scores_gemma":[0.00009300547,0.001187959,0.0029670766,0.000054166583,0.000086536165,0.0012972951,0.00006515468,0.13074447,0.844982,0.0018700229,0.016562112,0.000090252375],"about_ca_topic_score_codex":0.0003240547,"about_ca_topic_score_gemma":0.0013867373,"teacher_disagreement_score":0.004247097,"about_ca_system_score_codex":0.00036395993,"about_ca_system_score_gemma":0.00029833193,"threshold_uncertainty_score":0.014207959},"labels":[],"label_agreement":null},{"id":"W2159468381","doi":"10.1109/icccas.2008.4657843","title":"Decision-Feedback-Equalizer for 10-Gb/s backplane transceivers for highly lossy 56-inch channels","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Intersymbol interference; Adaptive equalizer; Electronic engineering; Transceiver; Amplifier; Computer science; CMOS; Equalization (audio); Filter (signal processing); Variable-gain amplifier; Channel (broadcasting); Engineering; Electrical engineering; Operational amplifier; Telecommunications; Computer hardware","score_opus":0.030093267199358446,"score_gpt":0.258963931239099,"score_spread":0.22887066403974055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159468381","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5304873,0.0010814287,0.4591257,0.0006600216,0.00037159942,0.00015342458,0.00019296515,0.0022526253,0.005674907],"genre_scores_gemma":[0.8840272,0.00029071147,0.107755,0.00024786434,0.00012736207,0.000049470906,0.0001534044,0.000053909513,0.0072950637],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997273,0.000035547102,0.000020441506,0.00006139799,0.000099793724,0.00005551614],"domain_scores_gemma":[0.99968684,0.00013968829,0.000046798144,0.0000248224,0.000084284395,0.000017541272],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003678672,0.00038803412,0.00023233987,0.0003635173,0.00040787357,0.00042085454,0.00045864462,0.0004001838,0.0038158388],"category_scores_gemma":[0.0006806789,0.00021567494,0.00017945301,0.00017733277,0.00020865876,0.0004930684,0.00026975447,0.0004925933,0.00053165026],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010781385,0.00013223191,0.0022324962,0.0001628908,0.000090292306,0.00032666596,0.00020184141,0.007679144,0.80259883,0.0041619036,0.0019442515,0.17939134],"study_design_scores_gemma":[0.00025056012,0.0008309796,0.0046952367,0.000049826856,0.00017904674,0.00071254524,0.000070870134,0.121576935,0.85358465,0.001363199,0.01661942,0.00006678834],"about_ca_topic_score_codex":0.0009660775,"about_ca_topic_score_gemma":0.0033183896,"teacher_disagreement_score":0.0038158388,"about_ca_system_score_codex":0.00055591215,"about_ca_system_score_gemma":0.00039893368,"threshold_uncertainty_score":0.012765229},"labels":[],"label_agreement":null},{"id":"W2159689158","doi":"10.1109/ismvl.2012.16","title":"Multiple-Valued Time-Based Architecture for Serial Communication Links","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"SerDes; Computer science; Serial communication; Bandwidth (computing); SIGNAL (programming language); CMOS; Computer hardware; Energy consumption; Channel (broadcasting); Architecture; Chip; Electronic engineering; Cadence; Power consumption; Embedded system; Power (physics); Engineering; Electrical engineering; Telecommunications","score_opus":0.016111445206287336,"score_gpt":0.25182015043085343,"score_spread":0.2357087052245661,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159689158","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15839592,0.00093801547,0.81824505,0.00025841792,0.00026256902,0.0000869117,0.00011099036,0.0020562583,0.019645862],"genre_scores_gemma":[0.8226141,0.00039838595,0.16699146,0.00013740371,0.00009443384,0.000050907398,0.00013887417,0.000053112755,0.00952134],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99984694,0.0000315318,0.000015652753,0.00002741203,0.00006291681,0.000015572201],"domain_scores_gemma":[0.99985015,0.000028355082,0.000027729793,0.000030004225,0.000051507537,0.000012235431],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017549809,0.0002481849,0.00012947679,0.00034139396,0.000249828,0.00055972906,0.00049997115,0.0002798711,0.0034561537],"category_scores_gemma":[0.00026414313,0.00010102806,0.00015980507,0.00029066257,0.00019164936,0.00053282164,0.00022498154,0.00032606316,0.0006319471],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039424546,0.00012577238,0.0015976964,0.00029408996,0.00005127125,0.00038210175,0.00023248818,0.031459413,0.63249576,0.07867868,0.0028080852,0.2514804],"study_design_scores_gemma":[0.00011906969,0.0017232558,0.0018845386,0.00009016354,0.00011926221,0.0017518904,0.00008282208,0.5146388,0.38048175,0.0158642,0.08316092,0.000083468716],"about_ca_topic_score_codex":0.00029311536,"about_ca_topic_score_gemma":0.0007569755,"teacher_disagreement_score":0.0034561537,"about_ca_system_score_codex":0.00032386478,"about_ca_system_score_gemma":0.0002768565,"threshold_uncertainty_score":0.01156193},"labels":[],"label_agreement":null},{"id":"W2161141116","doi":"10.1109/ccece.2004.1349715","title":"A 100 MHz-1GHz on-chip-programmable phase-locked loop","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Chip; Electronic engineering; Phase noise; Computer science; SIGNAL (programming language); Noise (video); Transfer function; Voltage; Direct digital synthesizer; Electrical engineering; Engineering; Frequency synthesizer","score_opus":0.02121803102209956,"score_gpt":0.27518557147464606,"score_spread":0.2539675404525465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161141116","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42673457,0.0018390378,0.49993336,0.0007095628,0.0006423854,0.0005588859,0.0010227581,0.014485408,0.054073982],"genre_scores_gemma":[0.91724014,0.0003214466,0.067741014,0.0003789156,0.000107791944,0.000127201,0.00053583295,0.00020513101,0.013342492],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968076,0.00004819942,0.000010298269,0.000068934314,0.00014073816,0.00005112183],"domain_scores_gemma":[0.9998258,0.00004772574,0.000024448258,0.000022709119,0.000056699937,0.000022673801],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020468482,0.00031245162,0.00034026598,0.0003529036,0.00026986198,0.0006307852,0.00069428666,0.00038810942,0.004967053],"category_scores_gemma":[0.0005195477,0.0001531696,0.00014112833,0.00032084933,0.00022766767,0.00033874557,0.00026979973,0.00024886944,0.0010781089],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049373286,0.00017278701,0.0033878258,0.0003650602,0.00006986308,0.00039608,0.00023074802,0.009191132,0.69656396,0.0067398967,0.007264438,0.27512458],"study_design_scores_gemma":[0.00039226763,0.0024510405,0.0073608398,0.00007520241,0.00019048661,0.002296465,0.000086298634,0.11880942,0.7297299,0.0030803038,0.13541949,0.000108272776],"about_ca_topic_score_codex":0.00069857814,"about_ca_topic_score_gemma":0.0010830552,"teacher_disagreement_score":0.004967053,"about_ca_system_score_codex":0.00040552797,"about_ca_system_score_gemma":0.0004940637,"threshold_uncertainty_score":0.016616464},"labels":[],"label_agreement":null},{"id":"W2161348916","doi":"10.1109/81.817402","title":"Group delay and group delay sensitivity of periodically switched linear networks","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Group delay and phase delay; Computation; Sensitivity (control systems); Switched capacitor; Group (periodic table); Amplifier; Control theory (sociology); Computer science; Filter (signal processing); Mathematics; Capacitor; Topology (electrical circuits); Electronic engineering; Algorithm; Telecommunications; Physics; Engineering; Voltage; Electrical engineering; Bandwidth (computing)","score_opus":0.010620934399398319,"score_gpt":0.22374994959790023,"score_spread":0.21312901519850191,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161348916","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04102346,0.00023003583,0.9535954,0.000057760255,0.000041189927,0.000024341329,0.00003981979,0.00035174174,0.004636259],"genre_scores_gemma":[0.83254427,0.00043929537,0.1618581,0.00004922562,0.00005095043,0.00007327792,0.00008012379,0.00011469895,0.0047901226],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997919,0.000043802975,0.00000526417,0.000031152387,0.0001094843,0.000018371778],"domain_scores_gemma":[0.99944407,0.00039158217,0.000044589753,0.000037880814,0.00006777548,0.000014137744],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028690306,0.00037837902,0.00022051657,0.0006946669,0.00020439677,0.00047807163,0.00033225914,0.00034409572,0.0015967092],"category_scores_gemma":[0.0023196815,0.00019667146,0.00022976134,0.0002917581,0.00037495838,0.0006416662,0.0002999047,0.0004913576,0.00022347814],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011810179,0.000028624987,0.0008682213,0.00011080319,0.000042140775,0.00013236489,0.00014461469,0.7290016,0.062379573,0.10236109,0.00079381105,0.10401907],"study_design_scores_gemma":[0.000003783015,0.0000151297945,0.00021952369,0.0000056307604,0.0000051271636,0.000043926135,0.000006325487,0.9799851,0.007154154,0.011563696,0.0009894213,0.000008124967],"about_ca_topic_score_codex":0.0010298814,"about_ca_topic_score_gemma":0.00060796115,"teacher_disagreement_score":0.0015967092,"about_ca_system_score_codex":0.00049013103,"about_ca_system_score_gemma":0.00027723634,"threshold_uncertainty_score":0.00534153},"labels":[],"label_agreement":null},{"id":"W2162968949","doi":"10.1109/mnrc.2008.4683407","title":"Frequency modulation and control in quadrature ring oscillator for multiband FM/FSK transmitters","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Frequency-shift keying; Ring oscillator; Frequency modulation; Transmitter; Frequency drift; Modulation (music); Voltage-controlled oscillator; Automatic frequency control; Electrical engineering; Electronic engineering; Analog transmission; Vackář oscillator; Frequency deviation; Variable-frequency oscillator; Amplitude modulation; Quadrature amplitude modulation; Physics; Transmission (telecommunications); Engineering; CMOS; Acoustics; Radio frequency; Analog signal; Demodulation; Bit error rate; Voltage","score_opus":0.010118066587924216,"score_gpt":0.20793304361988532,"score_spread":0.1978149770319611,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162968949","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24656455,0.0026967793,0.7287554,0.0007874536,0.00051655003,0.00024586578,0.00021436166,0.0026483806,0.0175707],"genre_scores_gemma":[0.88761604,0.00041695157,0.106357746,0.00025839952,0.00017183252,0.000061164974,0.00006537726,0.00007500159,0.0049774977],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997447,0.00003574326,0.0000153134,0.000063828724,0.000107911306,0.000032628577],"domain_scores_gemma":[0.99984264,0.000047843663,0.000035251407,0.00002054832,0.000041981137,0.0000117456575],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021802534,0.0002029585,0.00016564218,0.00023597355,0.00022560771,0.00044077705,0.0005752224,0.0003343624,0.0019319298],"category_scores_gemma":[0.0003683134,0.00012669619,0.00014751543,0.00016035396,0.00020197089,0.0004314053,0.00021156782,0.00025777923,0.00039501124],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026743519,0.00007152443,0.0010330135,0.00023831725,0.000021173251,0.00031646874,0.00019865946,0.0024155627,0.8430694,0.016039938,0.0017815387,0.13454695],"study_design_scores_gemma":[0.0002394982,0.0015768856,0.003337705,0.000107617045,0.00013456546,0.0032373972,0.000055810917,0.08594723,0.8576005,0.0052159107,0.042485453,0.000061395825],"about_ca_topic_score_codex":0.00023197489,"about_ca_topic_score_gemma":0.00043628865,"teacher_disagreement_score":0.0019319298,"about_ca_system_score_codex":0.00027127587,"about_ca_system_score_gemma":0.00018522187,"threshold_uncertainty_score":0.0064629912},"labels":[],"label_agreement":null},{"id":"W2163544529","doi":"10.1109/jssc.2011.2131730","title":"7.4 Gb/s 6.8 mW Source Synchronous Receiver in 65 nm CMOS","year":2011,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Transmitter; Bandwidth (computing); Computer science; Latency (audio); Electronic engineering; Electrical engineering; Physics; Engineering; Telecommunications","score_opus":0.025929108973384195,"score_gpt":0.2397087555167392,"score_spread":0.21377964654335502,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163544529","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3099151,0.002848046,0.6469648,0.0007772106,0.0003174517,0.00016551415,0.0004975804,0.015857188,0.022657173],"genre_scores_gemma":[0.79307836,0.0009801725,0.18286389,0.0003468049,0.00017860178,0.0000535928,0.00038640542,0.00036944734,0.02174277],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996377,0.000029306584,0.000018927167,0.000063598294,0.00019715978,0.000053273845],"domain_scores_gemma":[0.9997546,0.000051275852,0.00006114611,0.000025911126,0.000082380495,0.000024763927],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031764898,0.00029917533,0.00045881144,0.00041340815,0.0003089404,0.0006335621,0.000706583,0.0005619668,0.003145115],"category_scores_gemma":[0.00048226278,0.00018715567,0.00019162927,0.00036120246,0.00013520198,0.000723174,0.00026731964,0.0005392388,0.0023606094],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002888756,0.00006714724,0.0010561532,0.000207151,0.000043267108,0.0003091602,0.00016456246,0.002663382,0.9196095,0.0043795756,0.0022922345,0.06891899],"study_design_scores_gemma":[0.000115395604,0.0011330484,0.0017389961,0.00006106444,0.00016684628,0.0014802133,0.00006885896,0.053504713,0.9059511,0.0009585157,0.03475711,0.00006421814],"about_ca_topic_score_codex":0.00091108156,"about_ca_topic_score_gemma":0.0012766278,"teacher_disagreement_score":0.003145115,"about_ca_system_score_codex":0.00045349947,"about_ca_system_score_gemma":0.00057500234,"threshold_uncertainty_score":0.010521531},"labels":[],"label_agreement":null},{"id":"W2163697349","doi":"10.1109/iscas.2007.378307","title":"A Novel Tri-State Binary Phase Detector","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Detector; Jitter; Phase detector; Robustness (evolution); Pseudorandom binary sequence; Binary number; Phase (matter); CMOS; Chip; Algorithm; Physics; Computer science; Electronic engineering; Electrical engineering; Optoelectronics; Engineering; Telecommunications; Mathematics; Voltage; Chemistry","score_opus":0.02113398617136856,"score_gpt":0.28327242357685,"score_spread":0.26213843740548143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163697349","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04242545,0.0017718158,0.9373291,0.00047914364,0.00065257965,0.0001644317,0.00019051648,0.0034860189,0.013500877],"genre_scores_gemma":[0.47299373,0.0014702381,0.4980651,0.0013713546,0.00047844686,0.00012224438,0.00038977552,0.00013757695,0.024971442],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988133,0.00012901414,0.000057764868,0.00021931149,0.00067655585,0.00010407628],"domain_scores_gemma":[0.9989594,0.00025862397,0.00014888821,0.00013723866,0.00040893434,0.000086936045],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064776675,0.00032158123,0.00062245264,0.0008974804,0.00046054533,0.0014895783,0.0012834779,0.0010873445,0.00359945],"category_scores_gemma":[0.0012122812,0.000338472,0.00039430524,0.00075240294,0.00045999885,0.0019162137,0.00086902245,0.0009614648,0.0015091024],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006891485,0.00022101185,0.0017677333,0.00046551938,0.000081614206,0.00036571405,0.00014971934,0.005505808,0.6283683,0.03945426,0.0042049475,0.31872624],"study_design_scores_gemma":[0.00016964103,0.0018771274,0.0019041676,0.000084889914,0.00022042509,0.0046844063,0.00006186353,0.20387156,0.6757058,0.0066723414,0.10456768,0.00018016445],"about_ca_topic_score_codex":0.0002917178,"about_ca_topic_score_gemma":0.0004979686,"teacher_disagreement_score":0.00359945,"about_ca_system_score_codex":0.00056021556,"about_ca_system_score_gemma":0.00081197615,"threshold_uncertainty_score":0.01204133},"labels":[],"label_agreement":null},{"id":"W2163744920","doi":"10.1109/mwscas.1996.594029","title":"A novel approach to the design and implementation of very high-speed digit-serial modified-Booth multipliers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Numerical digit; Computer science; Arithmetic; Computer hardware; Parallel computing; Mathematics","score_opus":0.0395067609226852,"score_gpt":0.244918271851095,"score_spread":0.20541151092840979,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163744920","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016955396,0.00063305045,0.96948874,0.00017735106,0.0002233464,0.00016565104,0.000049947936,0.0012373074,0.011069258],"genre_scores_gemma":[0.24884796,0.0004883412,0.7396719,0.00019526709,0.0001436893,0.0001718175,0.00013252159,0.000065605636,0.010282889],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997199,0.00005223587,0.000019851212,0.000041107527,0.00014282503,0.000024098414],"domain_scores_gemma":[0.99978215,0.000037858445,0.000029111743,0.000037857328,0.00010030251,0.000012752083],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020295095,0.00036999362,0.00024852896,0.00038335117,0.00034777803,0.0006398805,0.0009639348,0.00035731454,0.0038592773],"category_scores_gemma":[0.0004600642,0.00022619637,0.00024891857,0.0004002372,0.00030914132,0.00060588715,0.0002943203,0.0005643379,0.0009919136],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030359725,0.00013058059,0.000676932,0.00045126132,0.000102697886,0.00056593085,0.00023536605,0.026453197,0.3651164,0.065248765,0.0069807195,0.5337346],"study_design_scores_gemma":[0.0002922724,0.0020025559,0.0013343224,0.00011538632,0.000181001,0.0036775023,0.00013188155,0.33499876,0.41890836,0.031533074,0.20672241,0.000102459875],"about_ca_topic_score_codex":0.00030974613,"about_ca_topic_score_gemma":0.0008413406,"teacher_disagreement_score":0.0038592773,"about_ca_system_score_codex":0.0003335302,"about_ca_system_score_gemma":0.00048987765,"threshold_uncertainty_score":0.0129106045},"labels":[],"label_agreement":null},{"id":"W2163880998","doi":"10.1145/1278480.1278591","title":"Modeling simultaneous switching noise-induced jitter for system-on-chip phase-locked loops","year":2007,"lang":"en","type":"article","venue":"Proceedings - ACM IEEE Design Automation Conference","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Phase noise; Phase-locked loop; Noise (video); Electronic engineering; Chip; Computer science; System on a chip; Telecommunications; Engineering; Embedded system","score_opus":0.06938438734817476,"score_gpt":0.30519469951419903,"score_spread":0.23581031216602427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163880998","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08884699,0.0001525284,0.90972817,0.000034065186,0.000018354092,0.000027558062,0.000024059873,0.00021324455,0.00095502706],"genre_scores_gemma":[0.9593762,0.00013067362,0.039837476,0.00001688228,0.000019731231,0.000047656707,0.000037069378,0.000047351183,0.00048682676],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996767,0.00007450846,0.000014301082,0.0000474459,0.0001476964,0.000039414845],"domain_scores_gemma":[0.999368,0.0004295154,0.000068425004,0.000051661336,0.00006597322,0.000016439582],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00066967396,0.00043298528,0.0003436204,0.0004437266,0.0003400009,0.0004849274,0.00067053543,0.0004304666,0.00044094198],"category_scores_gemma":[0.0028188895,0.00024049493,0.0004010692,0.00045730852,0.00037719266,0.000702867,0.00033160756,0.00034255508,0.00009545423],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029536404,0.00001830204,0.0010215181,0.000016271219,0.000014356753,0.000031475178,0.000028876804,0.9790481,0.00553674,0.0056444597,0.00005809447,0.00855235],"study_design_scores_gemma":[0.0000011589003,0.0000072578828,0.00009452212,8.1141417e-7,0.000002515861,0.000004180574,0.0000017101125,0.9985642,0.0007023179,0.00056951,0.00005057359,0.0000012865271],"about_ca_topic_score_codex":0.0038302522,"about_ca_topic_score_gemma":0.0034169802,"teacher_disagreement_score":0.0038302522,"about_ca_system_score_codex":0.00076692546,"about_ca_system_score_gemma":0.00078790315,"threshold_uncertainty_score":0.007615924},"labels":[],"label_agreement":null},{"id":"W2163903773","doi":"10.1109/tim.2009.2024699","title":"An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Vernier scale; Time-to-digital converter; Calibration; Quantization (signal processing); Effective number of bits; Electronic engineering; Computer science; Engineering; Algorithm; Jitter; CMOS; Physics","score_opus":0.02379023111361554,"score_gpt":0.2684918784568229,"score_spread":0.24470164734320735,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163903773","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013077379,0.00047992592,0.9827314,0.000101278994,0.00018694153,0.000057187335,0.00004533634,0.0012553809,0.00206521],"genre_scores_gemma":[0.25863278,0.00049800886,0.7357313,0.00024679195,0.00017682074,0.000110793095,0.00012635194,0.00021981451,0.004257314],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984127,0.00019339142,0.000060979022,0.00031655587,0.0009783105,0.000038071732],"domain_scores_gemma":[0.9981267,0.0005339573,0.00020798457,0.0004443381,0.0006309972,0.000056060297],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008440229,0.00040822872,0.00043331846,0.0011186134,0.00037437244,0.00081717747,0.0010775026,0.00060279865,0.0020896997],"category_scores_gemma":[0.00320868,0.00031254013,0.00029019295,0.00074674207,0.0005183398,0.0011544257,0.0006138067,0.0009243151,0.00075129955],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020762572,0.00010009053,0.0013976609,0.0002792604,0.000057689733,0.00016215185,0.00022289119,0.006915751,0.4687362,0.015298825,0.0019351988,0.50468653],"study_design_scores_gemma":[0.00007733909,0.0004528812,0.0027940983,0.000053362775,0.00008407722,0.0025695397,0.000051828414,0.242536,0.6980732,0.0037394892,0.049372796,0.00019548913],"about_ca_topic_score_codex":0.0003761736,"about_ca_topic_score_gemma":0.0006038006,"teacher_disagreement_score":0.0020896997,"about_ca_system_score_codex":0.0005665843,"about_ca_system_score_gemma":0.0005246691,"threshold_uncertainty_score":0.0069907904},"labels":[],"label_agreement":null},{"id":"W2163954795","doi":"10.1186/1687-6180-2014-155","title":"Approximate computing for complexity reduction in timing synchronization","year":2014,"lang":"en","type":"article","venue":"EURASIP Journal on Advances in Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Aalto-Yliopisto; Academy of Finland","keywords":"Computer science; Reduction (mathematics); Computational complexity theory; Synchronization (alternating current); Code division multiple access; Code (set theory); Power consumption; Algorithm; Computer engineering; Power (physics); Real-time computing; Mathematics; Telecommunications; Channel (broadcasting)","score_opus":0.030866830148597934,"score_gpt":0.30367175381785233,"score_spread":0.2728049236692544,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163954795","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0067415102,0.0002052248,0.99153495,0.000048064645,0.000025634401,0.0000174147,0.000010172864,0.00031953942,0.0010974389],"genre_scores_gemma":[0.3614143,0.0003897123,0.6362347,0.000080299746,0.000101289654,0.00009155603,0.00008233228,0.00014306244,0.0014627632],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99861526,0.00029161177,0.000071563125,0.00015280682,0.00077366794,0.00009510186],"domain_scores_gemma":[0.99827933,0.00093024917,0.00015953535,0.0003102132,0.00027977413,0.00004089645],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00075723993,0.0006618261,0.00069841905,0.00074351864,0.00045733096,0.0011579087,0.00091066235,0.00047495682,0.002129976],"category_scores_gemma":[0.0050412845,0.00027630618,0.00042156805,0.0008556687,0.0005571603,0.0014263021,0.00074082566,0.0009803304,0.0005941636],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006056502,0.000094191695,0.0008581934,0.00024832896,0.00007531463,0.0001405779,0.00021257439,0.3794212,0.06521442,0.10428556,0.0019980976,0.44684583],"study_design_scores_gemma":[0.000022269833,0.00014321275,0.00017103176,0.000014555121,0.000018942243,0.00010523463,0.000012721429,0.9701552,0.01740098,0.008211126,0.0037304417,0.000014260945],"about_ca_topic_score_codex":0.0012252675,"about_ca_topic_score_gemma":0.0014390855,"teacher_disagreement_score":0.002129976,"about_ca_system_score_codex":0.00071984367,"about_ca_system_score_gemma":0.0009272423,"threshold_uncertainty_score":0.0071254373},"labels":[],"label_agreement":null},{"id":"W2164040051","doi":"10.1109/mwscas.2007.4488754","title":"Precise free-running period synthesizer (FRPS) with process and temperature compensation","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Chicoutimi; Polytechnique Montréal","funders":"","keywords":"Jitter; Field-programmable gate array; Computer science; Clock generator; VHDL; Compensation (psychology); Computer hardware; Process (computing); Frequency synthesizer; CMOS; Embedded system; Electronic engineering; Phase-locked loop; Engineering; Clock signal; Operating system; Telecommunications","score_opus":0.009316087223992884,"score_gpt":0.22494924670567248,"score_spread":0.2156331594816796,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164040051","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06694186,0.0006009921,0.92356956,0.00010495977,0.00016225541,0.000106140506,0.00011830501,0.0034246845,0.004971177],"genre_scores_gemma":[0.50258976,0.00033832382,0.48870176,0.00013279781,0.00016138642,0.00010294723,0.00025945876,0.0003405258,0.0073730065],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994443,0.00006806615,0.00003320235,0.00013486802,0.00027932544,0.00004026383],"domain_scores_gemma":[0.99955255,0.00012214112,0.0000924366,0.00012860456,0.00008289307,0.00002133673],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003703502,0.00039429963,0.00029350852,0.0003295037,0.00021455648,0.00039212438,0.00087548397,0.00039608023,0.0019457362],"category_scores_gemma":[0.00074818626,0.00029280476,0.00031067923,0.00024586642,0.00026492827,0.0005947375,0.00023249412,0.0005126731,0.00066063064],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000307526,0.00005765384,0.000944093,0.00029448344,0.000057694484,0.00028359116,0.00018418815,0.012719413,0.6653128,0.010074994,0.0018337938,0.30792984],"study_design_scores_gemma":[0.00022258297,0.0016811285,0.0038006897,0.000053238444,0.00014464148,0.0035723143,0.00004094519,0.13759376,0.77698994,0.0034371163,0.07234662,0.000117043346],"about_ca_topic_score_codex":0.0002422705,"about_ca_topic_score_gemma":0.00053352246,"teacher_disagreement_score":0.0019457362,"about_ca_system_score_codex":0.00018129827,"about_ca_system_score_gemma":0.00031358536,"threshold_uncertainty_score":0.006509125},"labels":[],"label_agreement":null},{"id":"W2164132892","doi":"10.1109/mwscas.2001.986327","title":"A coupled two-stage ring oscillator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage-controlled oscillator; Ring oscillator; Vackář oscillator; Delay line oscillator; Variable-frequency oscillator; Ring (chemistry); Physics; Frequency drift; Local oscillator; Digitally controlled oscillator; Stage (stratigraphy); CMOS; Pierce oscillator; Voltage; Power (physics); Quadrature (astronomy); Phase noise; Electrical engineering; Optoelectronics; Engineering; Quantum mechanics; Optics","score_opus":0.021634391702630214,"score_gpt":0.23441320641365032,"score_spread":0.21277881471102011,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164132892","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34798962,0.0009179522,0.63528186,0.000234314,0.00023052802,0.00026345614,0.0003066304,0.0024268725,0.01234875],"genre_scores_gemma":[0.91431403,0.00018390134,0.07926538,0.00005253037,0.000027410562,0.0000860898,0.00011541467,0.00004869973,0.00590665],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995352,0.00006518629,0.000015185383,0.00012833733,0.00022256226,0.000033592936],"domain_scores_gemma":[0.99975914,0.00005633827,0.000033169345,0.000041796276,0.00008951035,0.000020044303],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022791505,0.00037314906,0.00039614842,0.00017584012,0.0002631999,0.00037209672,0.0010536681,0.000630695,0.0025368507],"category_scores_gemma":[0.00052405533,0.0002445954,0.00039314677,0.00016575864,0.00022308239,0.0005101106,0.00030900343,0.0002707116,0.0005978958],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047623838,0.00016302192,0.002069451,0.00027227166,0.00019052105,0.0005449607,0.00016829836,0.11331907,0.8258455,0.005684918,0.0012461221,0.05001972],"study_design_scores_gemma":[0.00013243571,0.0013079353,0.0020802098,0.000022813016,0.00014903177,0.0006745763,0.000025195612,0.78231865,0.20002402,0.00085139106,0.0123522235,0.00006159808],"about_ca_topic_score_codex":0.0009523007,"about_ca_topic_score_gemma":0.0009220642,"teacher_disagreement_score":0.0025368507,"about_ca_system_score_codex":0.00031046246,"about_ca_system_score_gemma":0.00030905765,"threshold_uncertainty_score":0.0084866285},"labels":[],"label_agreement":null},{"id":"W2164284837","doi":"10.1109/tcsi.2009.2024903","title":"A 32/16-Gb/s Dual-Mode Pulsewidth Modulation Pre-Emphasis (PWM-PE) Transmitter With 30-dB Loss Compensation Using a High-Speed CML Design Methodology","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Pulse-width modulation; Transmitter; Duty cycle; Modulation (music); Transmission (telecommunications); Computer science; Pulse-amplitude modulation; Electronic engineering; Electrical engineering; Pulse (music); Physics; Channel (broadcasting); Telecommunications; Engineering; Voltage; Acoustics","score_opus":0.0476349461921487,"score_gpt":0.2693931294690492,"score_spread":0.2217581832769005,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164284837","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45705536,0.0007279015,0.5263065,0.0007385105,0.0002637444,0.00044530813,0.00022870027,0.002179266,0.012054758],"genre_scores_gemma":[0.7641138,0.000250531,0.22208275,0.0001923372,0.00007918504,0.0001198684,0.00013888729,0.0000502135,0.012972407],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998925,0.000015653108,0.000007892811,0.000019977144,0.00004318484,0.000020844822],"domain_scores_gemma":[0.99983776,0.000041826203,0.00003113243,0.000017915538,0.000050970804,0.000020302008],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029087017,0.0001621659,0.0001550378,0.00019370383,0.00023425349,0.00033036334,0.00033539825,0.00031203605,0.002063031],"category_scores_gemma":[0.00030948519,0.00012556983,0.00009904339,0.00016554288,0.00016529525,0.00035809953,0.00018665011,0.00031729153,0.0005706681],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022883691,0.000109382236,0.00097443647,0.000097014185,0.000013659857,0.00028971402,0.00014279119,0.0013198893,0.8992547,0.0048276163,0.0010764766,0.09166557],"study_design_scores_gemma":[0.00017673646,0.0022031686,0.0029801903,0.000032666652,0.000040117568,0.00255973,0.000041710337,0.034090903,0.9208683,0.0009041181,0.03606689,0.000035556197],"about_ca_topic_score_codex":0.00021857485,"about_ca_topic_score_gemma":0.00045503495,"teacher_disagreement_score":0.002063031,"about_ca_system_score_codex":0.00022849883,"about_ca_system_score_gemma":0.00044402893,"threshold_uncertainty_score":0.006901562},"labels":[],"label_agreement":null},{"id":"W2164668819","doi":"10.1109/ccece.2005.1557213","title":"Recent advances in high-speed serial I/O trends, standards and techniques","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Standardization; Computer science; Transceiver; Serial communication; Interface (matter); Physical design; Computer architecture; Embedded system; Telecommunications; Computer hardware; Circuit design; Operating system","score_opus":0.005670941495215545,"score_gpt":0.250211785341968,"score_spread":0.24454084384675243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164668819","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.059423957,0.52332777,0.24722378,0.009728062,0.0037613444,0.00012925164,0.0002320717,0.0014578718,0.154716],"genre_scores_gemma":[0.1653029,0.60291004,0.1678058,0.0026325546,0.005239187,0.000089065485,0.0006213911,0.0001782216,0.055220887],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99944884,0.00006765297,0.00006918741,0.000065140826,0.00030715243,0.00004203967],"domain_scores_gemma":[0.9985576,0.000542789,0.00016863974,0.00008883437,0.0005708689,0.00007122552],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010352284,0.00031979635,0.00020350574,0.0013029273,0.00029314778,0.0016026099,0.00047317636,0.00060317706,0.0061386125],"category_scores_gemma":[0.0022859266,0.00022843198,0.00021013779,0.0024572345,0.0003230334,0.0020003687,0.00041464466,0.00079236017,0.0020187555],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001741008,0.00009480242,0.0020543183,0.00162664,0.000023087332,0.00023140975,0.0003124075,0.0022110608,0.03330277,0.036136508,0.010708528,0.9131245],"study_design_scores_gemma":[0.000028371618,0.00042911444,0.002509287,0.0006257813,0.00009965357,0.003142211,0.00042847404,0.007112356,0.042586047,0.016658556,0.9263161,0.00006405636],"about_ca_topic_score_codex":0.00033529036,"about_ca_topic_score_gemma":0.00054367486,"teacher_disagreement_score":0.0061386125,"about_ca_system_score_codex":0.00042058362,"about_ca_system_score_gemma":0.000725622,"threshold_uncertainty_score":0.020535767},"labels":[],"label_agreement":null},{"id":"W2164842260","doi":"10.1109/iscas.2007.377918","title":"A Second Order &amp;#x00394;&amp;#x003A3; Frequency Discriminator with Fractional-N Divider and Multi-Bit Quantizer","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Discriminator; Computer science; Frequency divider; Electronic engineering; Encoder; Noise (video); MATLAB; Frequency synthesizer; Frequency modulation; Modulation (music); Phase-locked loop; Power dividers and directional couplers; Radio frequency; Engineering; Phase noise; Telecommunications; Detector; Acoustics; Physics","score_opus":0.029213531308525425,"score_gpt":0.2777273609601793,"score_spread":0.2485138296516539,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164842260","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.122753926,0.0011913391,0.858713,0.0005019871,0.00036257572,0.00020390935,0.0001775179,0.0018518601,0.01424397],"genre_scores_gemma":[0.72915685,0.00032390666,0.25910622,0.00025482225,0.00009023069,0.000053950676,0.00011107035,0.000041416733,0.010861653],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99976474,0.000020802205,0.000012009955,0.00005586019,0.000115582305,0.000030992356],"domain_scores_gemma":[0.99975437,0.000079442194,0.000034660774,0.00002997544,0.00007043211,0.00003108255],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027631407,0.00022425382,0.0002633154,0.0003727663,0.00030911303,0.000588689,0.00086746586,0.00049005396,0.0025653495],"category_scores_gemma":[0.00040563874,0.00018921141,0.00021139541,0.00028461046,0.00023564618,0.00052872,0.00020759727,0.00043199805,0.0004953971],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005910818,0.00015248606,0.0032802653,0.00039133307,0.00006993022,0.000562882,0.00027404557,0.017846411,0.6509058,0.017852986,0.0026838863,0.305389],"study_design_scores_gemma":[0.000288762,0.0023817664,0.0062977,0.00012290434,0.00018572767,0.006230135,0.00009135008,0.37472722,0.51128,0.0037069344,0.09456324,0.00012431633],"about_ca_topic_score_codex":0.0011433935,"about_ca_topic_score_gemma":0.002392647,"teacher_disagreement_score":0.0025653495,"about_ca_system_score_codex":0.0005860374,"about_ca_system_score_gemma":0.00049489393,"threshold_uncertainty_score":0.008581936},"labels":[],"label_agreement":null},{"id":"W2164964876","doi":"10.1109/tcsii.2010.2043382","title":"A Brief Introduction to Time-to-Digital and Digital-to-Time Converters","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":171,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Converters; Field-programmable gate array; Electronic engineering; Robustness (evolution); Digital signal processing; Computer science; Time-to-digital converter; Electronic circuit; Engineering; Electrical engineering; Voltage; Computer hardware; Clock signal","score_opus":0.005173164751363025,"score_gpt":0.19137021974605797,"score_spread":0.18619705499469494,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164964876","genre_codex":"review","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0031003903,0.49153483,0.32215884,0.0031956483,0.014744609,0.0003138985,0.001239398,0.00135122,0.16236122],"genre_scores_gemma":[0.037586577,0.57423705,0.19137524,0.005705523,0.026190948,0.0005193957,0.0021295191,0.00042951017,0.16182631],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994616,0.00006950329,0.000067755274,0.00012999507,0.00022625901,0.00004482931],"domain_scores_gemma":[0.99951684,0.00023286624,0.000036817393,0.0000377992,0.00015039663,0.000025264557],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003719444,0.0009786511,0.0006580054,0.0014786806,0.0005256535,0.0019048132,0.00093756744,0.0015223788,0.02034883],"category_scores_gemma":[0.0010837069,0.00044643533,0.0005179872,0.0024966886,0.00066970714,0.0028165127,0.000616864,0.0022076955,0.012259542],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015522484,0.00012451119,0.00042150688,0.0039445036,0.000036916455,0.00061170885,0.00032645013,0.0035735914,0.018279962,0.1494178,0.08849301,0.73461485],"study_design_scores_gemma":[0.0000049996156,0.00010004278,0.00023573557,0.00028114044,0.000008158836,0.00093451864,0.00004354731,0.0018136833,0.0016515933,0.024349233,0.97054917,0.000028279623],"about_ca_topic_score_codex":0.0006594459,"about_ca_topic_score_gemma":0.00051871495,"teacher_disagreement_score":0.02034883,"about_ca_system_score_codex":0.00054062676,"about_ca_system_score_gemma":0.00049744506,"threshold_uncertainty_score":0.06807357},"labels":[],"label_agreement":null},{"id":"W2165125264","doi":"10.1109/cnsr.2008.28","title":"Recent Progress of ILO-Based Novel Synchronization Techniques for Transceivers Used in Broadband Wireless Communication Systems","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Demodulation; Computer science; Phase-shift keying; Synchronization (alternating current); Electronic engineering; Wireless; WiMAX; Transceiver; Phase-locked loop; Transmission (telecommunications); Telecommunications; Bit error rate; Channel (broadcasting); Engineering","score_opus":0.027592537320611323,"score_gpt":0.2571130626824137,"score_spread":0.22952052536180237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165125264","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09527782,0.37976834,0.49548718,0.0024438917,0.0007838496,0.00016448676,0.000082937644,0.0008384222,0.025153141],"genre_scores_gemma":[0.36760706,0.21127656,0.39781252,0.0014221119,0.0025097602,0.0001813956,0.00025824,0.0002304632,0.018701956],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995198,0.00010574191,0.0000611661,0.000111493195,0.00017332917,0.000028454866],"domain_scores_gemma":[0.99838185,0.00078400166,0.00026772736,0.00008994587,0.00042653893,0.00004990754],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016813779,0.00037131604,0.00038203507,0.0007302149,0.00017528886,0.00071968796,0.00065702625,0.00057598087,0.0016305301],"category_scores_gemma":[0.0018235041,0.00033055397,0.00023205584,0.00074138504,0.00059196446,0.0013524301,0.00030293036,0.0007064544,0.0006833412],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003094784,0.00015523509,0.0017683379,0.00362471,0.000059736863,0.00023731324,0.0004853783,0.0023541395,0.3351119,0.01380308,0.0016456083,0.64044505],"study_design_scores_gemma":[0.00007680885,0.0022095593,0.0030318678,0.0004248848,0.00027268237,0.002911616,0.00030792528,0.02093032,0.51391566,0.0028539922,0.45294023,0.00012449615],"about_ca_topic_score_codex":0.00013920468,"about_ca_topic_score_gemma":0.00018747861,"teacher_disagreement_score":0.0016813779,"about_ca_system_score_codex":0.00036214944,"about_ca_system_score_gemma":0.0003577283,"threshold_uncertainty_score":0.008892059},"labels":[],"label_agreement":null},{"id":"W2165732412","doi":"10.4236/pos.2012.34007","title":"Direct RF Sampling GNSS Receiver Design and Jitter Analysis","year":2012,"lang":"en","type":"article","venue":"Positioning","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"Fonds Québécois de la Recherche sur la Nature et les Technologies; Natural Sciences and Engineering Research Council of Canada; École de technologie supérieure","keywords":"Jitter; GNSS applications; Sampling (signal processing); Computer science; Electronic engineering; SIGNAL (programming language); Radio frequency; Engineering; Global Positioning System; Telecommunications","score_opus":0.02772498358514694,"score_gpt":0.2595681969157677,"score_spread":0.23184321333062077,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165732412","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.045865003,0.0005775804,0.94328797,0.00012007511,0.00007610967,0.0002458226,0.000135235,0.0016692112,0.008022884],"genre_scores_gemma":[0.69128925,0.0007457301,0.29654005,0.00015504171,0.0001390973,0.00027710616,0.00035681107,0.000247277,0.010249582],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991084,0.000097488664,0.0000452453,0.0001453777,0.00052556716,0.00007792453],"domain_scores_gemma":[0.9996222,0.00007995557,0.000056956633,0.00005966141,0.00016490318,0.000016288963],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005123458,0.00057514565,0.0004121409,0.00050012465,0.00031873223,0.0009175075,0.0010043738,0.00077385077,0.001969314],"category_scores_gemma":[0.0010555428,0.00025539158,0.00032405966,0.0003750873,0.0002884645,0.00047879358,0.00042142562,0.0005517737,0.001017726],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056621863,0.0001003093,0.0031705908,0.0006359141,0.00012110751,0.00043933128,0.00029171506,0.08569234,0.68074477,0.022410488,0.0015457915,0.20428151],"study_design_scores_gemma":[0.00013150343,0.0014414819,0.0049483106,0.00007953185,0.0001355676,0.0016902977,0.00006296584,0.39292133,0.5623537,0.0038572631,0.032298557,0.000079544145],"about_ca_topic_score_codex":0.0010562052,"about_ca_topic_score_gemma":0.00078493555,"teacher_disagreement_score":0.001969314,"about_ca_system_score_codex":0.00072409323,"about_ca_system_score_gemma":0.00072208006,"threshold_uncertainty_score":0.006587982},"labels":[],"label_agreement":null},{"id":"W2166155244","doi":"10.1109/jssc.2013.2259031","title":"A Digital Phase-Locked Loop With Calibrated Coarse and Stochastic Fine TDC","year":2013,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":56,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Loop (graph theory); Phase-locked loop; Phase (matter); Computer science; Materials science; Physics; Mathematics","score_opus":0.012530145145478237,"score_gpt":0.2378546619340376,"score_spread":0.22532451678855936,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166155244","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07952299,0.0004493821,0.9024895,0.00050419953,0.00031510938,0.00039788795,0.0002750764,0.006438517,0.009607302],"genre_scores_gemma":[0.71918416,0.0001109581,0.27495387,0.0005184465,0.00014297417,0.00020993667,0.00017333566,0.00012195419,0.00458432],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99894863,0.00012425192,0.00005285699,0.00032198572,0.0004691768,0.000083105544],"domain_scores_gemma":[0.999458,0.00015351635,0.00007775409,0.00011298317,0.00015901607,0.000038689355],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050518295,0.00038236863,0.00046995297,0.0005533037,0.00046951103,0.00084887503,0.0010315753,0.0007912521,0.0028077532],"category_scores_gemma":[0.0013426373,0.00028645425,0.00025965535,0.00053749356,0.00035362734,0.0006805968,0.00046835752,0.00062772294,0.0008499966],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008275814,0.00033237113,0.0032143241,0.00031363886,0.00008104705,0.00044703248,0.00026082463,0.02349238,0.597219,0.013055044,0.004199488,0.3565574],"study_design_scores_gemma":[0.0008176841,0.0029982938,0.0048407684,0.00010614765,0.00017517386,0.0028871032,0.000060815124,0.4859739,0.43819687,0.0070375567,0.056682352,0.00022336106],"about_ca_topic_score_codex":0.00082620647,"about_ca_topic_score_gemma":0.0013981409,"teacher_disagreement_score":0.0028077532,"about_ca_system_score_codex":0.0006100848,"about_ca_system_score_gemma":0.00080163963,"threshold_uncertainty_score":0.009392917},"labels":[],"label_agreement":null},{"id":"W2166871108","doi":"10.1109/iscas.2008.4541928","title":"A 0.18-μm CMOS clock and data recovery circuit with reference-less dual loops","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"dBc; Jitter; CMOS; Offset (computer science); Dual loop; Phase noise; Phase-locked loop; Data recovery; Delay-locked loop; Loop (graph theory); Physics; Electrical engineering; Electronic engineering; Computer science; Optoelectronics; Engineering; Computer hardware; Mathematics","score_opus":0.12205734775106328,"score_gpt":0.26083115757140457,"score_spread":0.1387738098203413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166871108","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16714653,0.0028976344,0.80896336,0.00087351736,0.00070131454,0.00053964683,0.0007429927,0.0076354146,0.010499547],"genre_scores_gemma":[0.5492482,0.00053139974,0.43909642,0.0006358864,0.00018595396,0.00017264862,0.00040334143,0.0001018622,0.009624237],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965394,0.00002592918,0.00003083471,0.00009707881,0.00014812933,0.000044087257],"domain_scores_gemma":[0.99951065,0.00010555646,0.00010183748,0.00006056385,0.00018338738,0.000038023125],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031334208,0.00033676252,0.00037168773,0.00052831345,0.0003620797,0.0005665403,0.0020485637,0.0005099188,0.0029714054],"category_scores_gemma":[0.00067726267,0.00026980616,0.0002370372,0.00044880348,0.0002391178,0.00075878215,0.00032001504,0.0003685733,0.00071743986],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034601803,0.00010931221,0.0008668479,0.00041710207,0.00004517083,0.00026945057,0.00012807443,0.0016205118,0.7836355,0.0052577434,0.002926174,0.2043781],"study_design_scores_gemma":[0.0003194957,0.0020588425,0.0027099377,0.00007535239,0.00025243754,0.0032445185,0.000056758243,0.0516255,0.8797751,0.0011213333,0.058663175,0.0000975644],"about_ca_topic_score_codex":0.0009655618,"about_ca_topic_score_gemma":0.00190666,"teacher_disagreement_score":0.0029714054,"about_ca_system_score_codex":0.0006581804,"about_ca_system_score_gemma":0.0010681668,"threshold_uncertainty_score":0.009940386},"labels":[],"label_agreement":null},{"id":"W2167202100","doi":"10.1109/cicc.1994.379732","title":"A programmable digital signal processor for service adaptive access","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Computer science; Reduced instruction set computing; Digital signal processor; Integrated Services Digital Network; CMOS; Digital signal processing; Interface (matter); Computer hardware; Digital signal; Signal processing; Embedded system; SIGNAL (programming language); Instruction set; Operating system; Telecommunications; Electronic engineering; Engineering","score_opus":0.054328511924347574,"score_gpt":0.25694699821254696,"score_spread":0.2026184862881994,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167202100","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049921725,0.0015016304,0.8001292,0.00073361356,0.0011080388,0.0008084069,0.0011553849,0.04697588,0.097666144],"genre_scores_gemma":[0.4923419,0.0010187768,0.3797288,0.0020714204,0.0006213601,0.00063995016,0.0030699389,0.0009779115,0.11953008],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996973,0.00004639129,0.000017984861,0.000061434104,0.00013284187,0.00004400784],"domain_scores_gemma":[0.99974626,0.000032083793,0.00001585628,0.00004059618,0.00013158192,0.00003362622],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019548187,0.00040787863,0.00030430185,0.0004945846,0.0004122232,0.0007016657,0.0008557988,0.00039916456,0.020413494],"category_scores_gemma":[0.0005703717,0.00012274046,0.00019849095,0.00050498464,0.0002123157,0.0005168614,0.000334118,0.0006660196,0.010215518],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00053722895,0.00020327014,0.0011640813,0.00031733772,0.000038981143,0.0005587155,0.00016490309,0.0033529713,0.31334755,0.022660552,0.06805773,0.58959675],"study_design_scores_gemma":[0.0002906728,0.0016552223,0.0029455486,0.00007153755,0.00013340589,0.004063411,0.00007854758,0.07355023,0.28011087,0.005683945,0.63131803,0.00009848072],"about_ca_topic_score_codex":0.0005713446,"about_ca_topic_score_gemma":0.0007193486,"teacher_disagreement_score":0.020413494,"about_ca_system_score_codex":0.0003434869,"about_ca_system_score_gemma":0.00052267674,"threshold_uncertainty_score":0.068289936},"labels":[],"label_agreement":null},{"id":"W2167311745","doi":"10.1109/lpt.2005.860396","title":"Burst-mode clock and data recovery in optical multiaccess networks using broad-band PLLs","year":2005,"lang":"en","type":"article","venue":"IEEE Photonics Technology Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":35,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Pseudorandom binary sequence; Data recovery; Clock recovery; Bandwidth (computing); Electronic engineering; Physics; Computer science; Bit error rate; Burst mode (computing); Charge pump; Phase detector; Binary number; Electrical engineering; Computer hardware; Phase noise; Algorithm; Jitter; Engineering; Telecommunications; Clock signal; Voltage; Capacitor; Mathematics","score_opus":0.021715814855271746,"score_gpt":0.2917112426481033,"score_spread":0.26999542779283153,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167311745","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3651121,0.0017639605,0.6274846,0.00030420718,0.000071448,0.00006404343,0.000046658002,0.0010800052,0.0040728506],"genre_scores_gemma":[0.9375082,0.00036379226,0.06026314,0.00006484695,0.00003370982,0.000024463681,0.000032259744,0.000015569056,0.0016939553],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998173,0.000059571506,0.0000076036577,0.000024947774,0.00006350262,0.00002704349],"domain_scores_gemma":[0.9996582,0.00015713126,0.000039703664,0.000035409583,0.00009049064,0.000019141353],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035141702,0.00014574718,0.0001333713,0.00025562156,0.00020053497,0.00041551123,0.00027932302,0.0002534926,0.00071342237],"category_scores_gemma":[0.0007792079,0.00012224381,0.00009363306,0.00022559329,0.00022859362,0.0005886076,0.00027212582,0.00020718775,0.000168278],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007417268,0.00013596872,0.0045253653,0.00021184277,0.000050922717,0.0003750302,0.00029044447,0.080188915,0.47852945,0.053421296,0.0021330656,0.37939602],"study_design_scores_gemma":[0.0001055921,0.000588617,0.0012321232,0.00002782208,0.000039368406,0.00040458218,0.00007615486,0.77728176,0.20036009,0.009943793,0.009911621,0.000028551265],"about_ca_topic_score_codex":0.000371678,"about_ca_topic_score_gemma":0.0008173489,"teacher_disagreement_score":0.00071342237,"about_ca_system_score_codex":0.00031226105,"about_ca_system_score_gemma":0.0002410392,"threshold_uncertainty_score":0.00238657},"labels":[],"label_agreement":null},{"id":"W2167915846","doi":"10.1145/1366110.1366160","title":"Verifying start-up conditions for a ring oscillator","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Ring (chemistry); Computer science; Ring oscillator; Electrical engineering; Engineering; Voltage","score_opus":0.0422961770728977,"score_gpt":0.26661351550883966,"score_spread":0.22431733843594195,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167915846","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15539679,0.000109681765,0.83572435,0.00057851535,0.000114417264,0.00018768877,0.0003135749,0.0015400616,0.0060349633],"genre_scores_gemma":[0.90983176,0.00008202416,0.08780364,0.0001397298,0.000039126815,0.00013819874,0.00020653148,0.00018703815,0.0015719282],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9954848,0.0011301235,0.00031914804,0.00088882406,0.001655539,0.000521537],"domain_scores_gemma":[0.9693477,0.02413807,0.0012413441,0.0023095738,0.0025881296,0.000375321],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005866203,0.00057953276,0.0007254018,0.000818903,0.0012414231,0.0019001829,0.0012963446,0.0019642585,0.00509548],"category_scores_gemma":[0.034524277,0.000580974,0.0012848557,0.00030291305,0.0034781084,0.0039202273,0.0015983231,0.0017432641,0.0009064258],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016869503,0.0002638345,0.008554819,0.00059710216,0.00015948659,0.0027986297,0.0016768078,0.18046257,0.19788268,0.56366616,0.003974602,0.03827647],"study_design_scores_gemma":[0.00040019237,0.00062050164,0.0007778322,0.00009853782,0.00007787069,0.00034870743,0.00028961612,0.60883945,0.18882945,0.19402938,0.0055875597,0.00010091507],"about_ca_topic_score_codex":0.00095630396,"about_ca_topic_score_gemma":0.0009239906,"teacher_disagreement_score":0.005866203,"about_ca_system_score_codex":0.0010131071,"about_ca_system_score_gemma":0.001540333,"threshold_uncertainty_score":0.0310238},"labels":[],"label_agreement":null},{"id":"W2168140403","doi":"10.1109/newcas.2008.4606396","title":"A novel phase-locked loop (PLL) architecture without an analog loop filter for better integration in ultra-deep submicron SoCs","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Chicoutimi; Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Schematic; Computer science; CMOS; Jitter; Electronic engineering; PLL multibit; Filter (signal processing); Loop (graph theory); Engineering; Telecommunications; Mathematics","score_opus":0.026267776782162123,"score_gpt":0.27104102021186277,"score_spread":0.24477324342970064,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168140403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14711879,0.0015772997,0.84061265,0.00035945384,0.0003393754,0.00008700783,0.00008418078,0.0025992827,0.0072220378],"genre_scores_gemma":[0.6883479,0.00046020953,0.30521584,0.00035956907,0.00018798819,0.000050906336,0.00009988235,0.000058052265,0.0052197063],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99988353,0.000016494936,0.000009235682,0.000028327864,0.00004698141,0.000015537718],"domain_scores_gemma":[0.99987566,0.00002185236,0.000019502622,0.000019821386,0.00005038518,0.0000126959],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013523627,0.00016802867,0.00015006146,0.00018777754,0.00019219232,0.00043975408,0.0005411003,0.0003405061,0.0015502601],"category_scores_gemma":[0.0002368156,0.000118551245,0.00015326003,0.00015392846,0.00015404871,0.00057019637,0.00017328998,0.00028537042,0.00032440433],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000258371,0.000087086824,0.0011163517,0.00025639974,0.00005228297,0.00033309008,0.000119418,0.009750067,0.75870454,0.01704813,0.0015938601,0.21068037],"study_design_scores_gemma":[0.00034532815,0.0032932593,0.0035337212,0.00006982139,0.0002833425,0.0032515489,0.00007608791,0.34166065,0.53908443,0.0062696887,0.102049015,0.00008314665],"about_ca_topic_score_codex":0.0002920918,"about_ca_topic_score_gemma":0.00090998795,"teacher_disagreement_score":0.0015502601,"about_ca_system_score_codex":0.00019490102,"about_ca_system_score_gemma":0.0002956951,"threshold_uncertainty_score":0.0051861405},"labels":[],"label_agreement":null},{"id":"W2168246371","doi":"10.1109/ccece.2006.277757","title":"Design and Characterization of a Digital Delay Locked Loop Synthesized from Black Box Standard Cells","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Delay-locked loop; Computer science; Inverter; CMOS; Clock signal; VHDL; Electronic engineering; SIGNAL (programming language); Schedule; Clock rate; Computer hardware; Embedded system; Phase-locked loop; Field-programmable gate array; Jitter; Electrical engineering; Engineering; Voltage; Telecommunications","score_opus":0.007682539482707139,"score_gpt":0.1898346198442838,"score_spread":0.18215208036157665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168246371","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68556917,0.00055913784,0.2970869,0.00034207245,0.00017191897,0.00057163317,0.00085048255,0.002733916,0.0121148005],"genre_scores_gemma":[0.9588175,0.00009768531,0.038110197,0.00005654282,0.000012717337,0.000093253846,0.00018667257,0.000054832668,0.0025705548],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99946326,0.00007843319,0.000030442565,0.0001188822,0.00024533118,0.00006357053],"domain_scores_gemma":[0.99888116,0.00030780202,0.00022361724,0.0001391151,0.00038808538,0.00006020574],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003695079,0.00027551517,0.0002513466,0.00036940523,0.00018927889,0.0006816978,0.00069572293,0.00042012244,0.0016325946],"category_scores_gemma":[0.0012762363,0.0001253387,0.0001580837,0.00020981126,0.0002861057,0.00036817716,0.00015326179,0.00021939247,0.00042267345],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005277754,0.00019048699,0.0039421725,0.00046645707,0.000061817664,0.0005655517,0.00042598916,0.064674124,0.8640317,0.006811204,0.0012955858,0.057007093],"study_design_scores_gemma":[0.0001635187,0.0027427187,0.0026696231,0.00004184987,0.00006149591,0.00035734166,0.00007432239,0.20674765,0.76655334,0.0007950905,0.01975154,0.000041598745],"about_ca_topic_score_codex":0.0010766212,"about_ca_topic_score_gemma":0.00081955054,"teacher_disagreement_score":0.0016325946,"about_ca_system_score_codex":0.0007237311,"about_ca_system_score_gemma":0.0005750884,"threshold_uncertainty_score":0.0054615736},"labels":[],"label_agreement":null},{"id":"W2168354895","doi":"10.1109/jssc.2008.917516","title":"A 5.2-GHz BFSK Transceiver Using Injection-Locking and an On-Chip Antenna","year":2008,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":47,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; Transceiver; Loop antenna; Chip; Electrical engineering; Transmitter; Demodulation; Frequency synthesizer; Engineering; CMOS; Antenna (radio); Electronic engineering; Phase noise; Dipole antenna; Voltage; Channel (broadcasting); Antenna factor","score_opus":0.046066996500059576,"score_gpt":0.28588121557014845,"score_spread":0.23981421907008887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168354895","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2770531,0.0012694685,0.6941162,0.0006950531,0.00074537727,0.00045272,0.00035231706,0.0050555575,0.020260181],"genre_scores_gemma":[0.7456377,0.00043200742,0.23461848,0.00046337687,0.0001861755,0.00022482873,0.00034737907,0.00019563622,0.017894303],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996835,0.00003835587,0.000020968173,0.000056645822,0.00015253863,0.000048057223],"domain_scores_gemma":[0.999765,0.000044602795,0.000038033053,0.000032207023,0.00008987732,0.000030362326],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031223428,0.00043117197,0.00049747207,0.0003031352,0.00025930358,0.000532242,0.0008995531,0.0008534119,0.0022598377],"category_scores_gemma":[0.00043691814,0.0002796713,0.0002986464,0.00025964298,0.00019319069,0.0005938513,0.00030349637,0.00048099455,0.001450077],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029469762,0.00019844796,0.0012265791,0.00023581789,0.000051056573,0.00034270802,0.00010449218,0.0033676266,0.9254451,0.005056086,0.0021917995,0.06148565],"study_design_scores_gemma":[0.00027488088,0.0029920274,0.002748076,0.000103771956,0.00019276075,0.003157305,0.000040584622,0.0695504,0.8651723,0.0010913083,0.05458691,0.00008962635],"about_ca_topic_score_codex":0.00038333217,"about_ca_topic_score_gemma":0.0004979809,"teacher_disagreement_score":0.0022598377,"about_ca_system_score_codex":0.00040488385,"about_ca_system_score_gemma":0.0005500892,"threshold_uncertainty_score":0.007559955},"labels":[],"label_agreement":null},{"id":"W2168901237","doi":"10.1109/mdt.2004.34","title":"Jitter models for the design and test of Gbps-speed serial interconnects","year":2004,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":85,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"University of British Columbia","keywords":"Jitter; Bit error rate; Computer science; Gigabit; Serial communication; Noise (video); Electronic engineering; Computer hardware; Engineering; Telecommunications; Decoding methods","score_opus":0.0395368072549954,"score_gpt":0.23755968270765948,"score_spread":0.1980228754526641,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168901237","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009150851,0.0009857016,0.9854812,0.00011133636,0.000050843482,0.00007814211,0.00010835114,0.00080934993,0.0032242497],"genre_scores_gemma":[0.71375513,0.003939715,0.26925635,0.0003281703,0.00030926144,0.00078163116,0.0007103477,0.0004808863,0.01043842],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979925,0.0004408092,0.00010807203,0.0001642279,0.0011095828,0.00018479982],"domain_scores_gemma":[0.99762744,0.0012268627,0.00048186947,0.00023396076,0.0003707448,0.000059116588],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00178155,0.0016142543,0.00092360424,0.0013779465,0.00056253216,0.0010872014,0.0016869154,0.0009881797,0.0016299386],"category_scores_gemma":[0.0061644064,0.0006168992,0.00086305913,0.0008597543,0.00069159956,0.0012700683,0.00072398386,0.0009605881,0.00066378684],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003681853,0.000017899889,0.00047932361,0.00004104972,0.000016401442,0.000040260544,0.000022851118,0.9721415,0.002143079,0.014276041,0.00032024525,0.010464475],"study_design_scores_gemma":[0.000005982334,0.00003812303,0.000105069914,0.000009588595,0.000013277756,0.00002116977,0.0000028199747,0.9910541,0.0014480833,0.0063758306,0.0009215346,0.000004483724],"about_ca_topic_score_codex":0.0048426054,"about_ca_topic_score_gemma":0.0031883006,"teacher_disagreement_score":0.0048426054,"about_ca_system_score_codex":0.0016003927,"about_ca_system_score_gemma":0.0011821644,"threshold_uncertainty_score":0.01161176},"labels":[],"label_agreement":null},{"id":"W2170091880","doi":"10.1109/icecs.2009.5410875","title":"A new time-based architecture for serial communication links","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"SerDes; Computer science; Serial communication; Clock rate; Bandwidth (computing); Transmitter; Transceiver; Electronic engineering; Computer hardware; Clock recovery; Chip; Clock signal; Embedded system; Channel (broadcasting); Wireless; Engineering; Telecommunications; Jitter","score_opus":0.008888069486428705,"score_gpt":0.23744522444790564,"score_spread":0.22855715496147694,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170091880","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.044112135,0.0019303777,0.9244824,0.00031061738,0.0007019156,0.000117085714,0.000102884806,0.0027378812,0.02550463],"genre_scores_gemma":[0.3452603,0.0021053231,0.6116475,0.00058535964,0.0007955232,0.00020479776,0.000317213,0.00024064913,0.038843367],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997485,0.000030338439,0.00001849994,0.000048900176,0.00012957807,0.00002417131],"domain_scores_gemma":[0.9996935,0.00005233951,0.00005249357,0.00004797157,0.00012916912,0.000024570463],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002509759,0.00038614825,0.0002086508,0.0006834287,0.00046157464,0.0007980871,0.0010138149,0.0005169011,0.005263805],"category_scores_gemma":[0.0003882724,0.00023156803,0.00020377155,0.0004539642,0.00031638352,0.0014227493,0.00042516357,0.00066210964,0.0014010526],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030846792,0.000115925766,0.0008501641,0.0004057107,0.00006156378,0.00038102092,0.00023868319,0.007514219,0.6241763,0.06105436,0.005273501,0.29962003],"study_design_scores_gemma":[0.00016092256,0.0024426656,0.0014210856,0.00013845283,0.00022505927,0.003607137,0.000111785776,0.15983148,0.47436887,0.015299991,0.34222457,0.00016797909],"about_ca_topic_score_codex":0.00020990771,"about_ca_topic_score_gemma":0.0005522002,"teacher_disagreement_score":0.005263805,"about_ca_system_score_codex":0.00034135918,"about_ca_system_score_gemma":0.0003326179,"threshold_uncertainty_score":0.017609179},"labels":[],"label_agreement":null},{"id":"W2170954983","doi":"10.1109/newcas.2006.250925","title":"A 3.5mW Fully Integrated 1.8GHz Synthesizer in 0.13-&amp;#x003BC;m CMOS","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Frequency synthesizer; CMOS; Electrical engineering; Phase frequency detector; Ring oscillator; Voltage-controlled oscillator; Electronic engineering; Charge pump; Engineering; Direct digital synthesizer; Power (physics); Voltage; Computer science; Phase noise; Physics; Capacitor","score_opus":0.007572217521392348,"score_gpt":0.20210160398927016,"score_spread":0.19452938646787782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170954983","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20522489,0.003208768,0.7333865,0.0010758755,0.00069189235,0.00046376028,0.0013502265,0.020187756,0.0344103],"genre_scores_gemma":[0.4971479,0.0006644973,0.4676604,0.0007346944,0.00024445678,0.00021018095,0.0013135214,0.00068633945,0.031338055],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99955505,0.000040632913,0.000020154845,0.00013758922,0.00019518926,0.000051333085],"domain_scores_gemma":[0.9997949,0.000055782548,0.00003686189,0.000022584232,0.000065859866,0.000024024472],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028492892,0.0003609837,0.00045958467,0.00034709706,0.00025334954,0.000567466,0.0007706988,0.0005313587,0.0070448844],"category_scores_gemma":[0.0004402763,0.00024424726,0.000280277,0.00023236647,0.00013557947,0.0007520449,0.0002699114,0.00048288767,0.0021036302],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020803102,0.00007121706,0.00033470333,0.00021024748,0.000033213364,0.00022375929,0.000108407425,0.0014862728,0.8868486,0.0026662922,0.0037620207,0.10404714],"study_design_scores_gemma":[0.00024859316,0.0021696957,0.003321323,0.00006739464,0.000165567,0.002941138,0.0000895054,0.03955749,0.8321051,0.0013395865,0.1179131,0.00008155912],"about_ca_topic_score_codex":0.00038857403,"about_ca_topic_score_gemma":0.0010539939,"teacher_disagreement_score":0.0070448844,"about_ca_system_score_codex":0.00040444158,"about_ca_system_score_gemma":0.0004222657,"threshold_uncertainty_score":0.023567498},"labels":[],"label_agreement":null},{"id":"W2171277643","doi":"10.1109/tcsi.2002.808235","title":"A method to derive an equation for the oscillation frequency of a ring oscillator","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":112,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Oscillation (cell signaling); Ring oscillator; Mathematics; Ring (chemistry); Topology (electrical circuits); Characteristic equation; Mathematical analysis; Delay line oscillator; Control theory (sociology); Voltage-controlled oscillator; Physics; Differential equation; Computer science; Voltage; Quantum mechanics; Control (management)","score_opus":0.03664010335656036,"score_gpt":0.29211617009061547,"score_spread":0.2554760667340551,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171277643","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005956538,0.00031617953,0.9951538,0.00008911163,0.00023751977,0.000049145565,0.0000685695,0.00017666127,0.00331335],"genre_scores_gemma":[0.025843954,0.0010700519,0.9573356,0.00023146262,0.00020117551,0.00035696928,0.00019364286,0.00029375733,0.014473439],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9994461,0.00009392525,0.000044216013,0.000111271685,0.00027731902,0.000027169659],"domain_scores_gemma":[0.9992774,0.00030685062,0.00004305267,0.00006712029,0.00028817507,0.000017497456],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00080444955,0.00077717745,0.000613857,0.0016408914,0.000572444,0.0007667519,0.0012333033,0.0011766175,0.01118043],"category_scores_gemma":[0.0026989088,0.00044443886,0.0009374826,0.0009197964,0.0004941146,0.001496575,0.000768732,0.002312723,0.0057855104],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050235652,0.000085727006,0.0007344825,0.0008347893,0.000082543236,0.00050377904,0.0005306704,0.05286555,0.07590459,0.47514838,0.019433066,0.37382627],"study_design_scores_gemma":[0.00007248287,0.00016249465,0.00058367534,0.0002290812,0.00007991599,0.0012353545,0.000097329146,0.6196574,0.02308996,0.11540449,0.23925082,0.00013700266],"about_ca_topic_score_codex":0.0013660105,"about_ca_topic_score_gemma":0.0016364533,"teacher_disagreement_score":0.01118043,"about_ca_system_score_codex":0.0004950421,"about_ca_system_score_gemma":0.0009604251,"threshold_uncertainty_score":0.037402272},"labels":[],"label_agreement":null},{"id":"W2171281147","doi":"10.1109/socc.2006.283864","title":"A Timing Jitter Reduction Technique in a Cyclic Injection Clock Multiplier for Data Communication System","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; dBc; Clock generator; CMOS; Phase noise; Frequency offset; Electronic engineering; Offset (computer science); CPU multiplier; Reduction (mathematics); Computer science; Detector; Electrical engineering; Clock signal; Engineering; Clock skew; Orthogonal frequency-division multiplexing; Mathematics","score_opus":0.0333162140998782,"score_gpt":0.275526725495738,"score_spread":0.24221051139585978,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171281147","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2948241,0.0019078106,0.6920135,0.0005646996,0.00022074404,0.00013509367,0.000110673616,0.002530249,0.00769302],"genre_scores_gemma":[0.8279963,0.0003768719,0.16822898,0.00017649958,0.00011477808,0.000045492972,0.000071928356,0.000065791115,0.0029232511],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997929,0.000030338395,0.00001456863,0.000043022817,0.00009206316,0.000027244067],"domain_scores_gemma":[0.9997062,0.00007090884,0.00008923101,0.000040581665,0.000074406635,0.000018678667],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022476327,0.00029930772,0.00015578719,0.0005731794,0.0003227785,0.00029062125,0.0005701377,0.0002485228,0.000942268],"category_scores_gemma":[0.00060068665,0.00015856998,0.00013756541,0.00044851715,0.00019169397,0.00034701265,0.00024027102,0.00034337118,0.00023906447],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003124679,0.000045791072,0.0009147915,0.00011171085,0.000016638907,0.00019742796,0.000112295544,0.0026165084,0.83510697,0.0042596073,0.00055894034,0.15574679],"study_design_scores_gemma":[0.0000511789,0.0007951774,0.0017909519,0.000029940029,0.00006225,0.0012494272,0.000020393934,0.05472309,0.92770475,0.00071919116,0.012820094,0.00003355421],"about_ca_topic_score_codex":0.00044444436,"about_ca_topic_score_gemma":0.0006629106,"teacher_disagreement_score":0.000942268,"about_ca_system_score_codex":0.0003970753,"about_ca_system_score_gemma":0.0005021828,"threshold_uncertainty_score":0.0031521916},"labels":[],"label_agreement":null},{"id":"W2171928322","doi":"10.1109/tcsi.2008.916400","title":"A 5-Gb/s CDR Circuit With Automatically Calibrated Linear Phase Detector","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Calibration; Detector; Chip; Phase (matter); CMOS; Electronic circuit; Computer science; Phase detector; Algorithm; Electronic engineering; Physics; Electrical engineering; Engineering; Telecommunications; Voltage","score_opus":0.022941378998039004,"score_gpt":0.2215855403962461,"score_spread":0.1986441613982071,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171928322","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27175775,0.0015144,0.68403023,0.0007163493,0.00057507056,0.0005393519,0.00073261495,0.019250967,0.020883359],"genre_scores_gemma":[0.70894474,0.0003099982,0.27898064,0.001016635,0.0001538025,0.00013208714,0.0005263134,0.00022073652,0.009715038],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988256,0.00015310569,0.000076473705,0.00024515315,0.0005493511,0.00015026798],"domain_scores_gemma":[0.99923885,0.00017822633,0.0000858167,0.00013358377,0.00032784024,0.000035727382],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050915603,0.00031040268,0.00040837875,0.0008555121,0.00036624898,0.00068943383,0.0015858366,0.0009486724,0.0038428155],"category_scores_gemma":[0.001378461,0.00028482816,0.00030720868,0.00049417437,0.00024227904,0.000793635,0.00039327051,0.00057855365,0.0011935431],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00060517143,0.0002240924,0.0029012726,0.00045530606,0.000107557826,0.00047185874,0.00020997695,0.00908208,0.6045008,0.010240845,0.0074821305,0.3637189],"study_design_scores_gemma":[0.00018552065,0.0012170497,0.0042415913,0.0001098419,0.0002049672,0.0017266317,0.000044544493,0.11243156,0.82929325,0.0009978169,0.049410105,0.0001371235],"about_ca_topic_score_codex":0.0020702651,"about_ca_topic_score_gemma":0.002388227,"teacher_disagreement_score":0.0038428155,"about_ca_system_score_codex":0.00080972037,"about_ca_system_score_gemma":0.00077098823,"threshold_uncertainty_score":0.01285547},"labels":[],"label_agreement":null},{"id":"W2172173484","doi":"10.1109/iscas.2011.5938120","title":"A hybrid phase-locked loop for CDR Applications","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; Jitter; PLL multibit; Voltage-controlled oscillator; Phase frequency detector; Phase detector; Electronic engineering; CMOS; Lock (firearm); Computer science; Voltage; Charge pump; Electrical engineering; Engineering; Capacitor","score_opus":0.04123682735527159,"score_gpt":0.2747112370497133,"score_spread":0.2334744096944417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2172173484","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05011861,0.0043392475,0.92162687,0.00036151824,0.0005750383,0.00018335169,0.0002814307,0.007218766,0.015295141],"genre_scores_gemma":[0.7017687,0.0012387937,0.27847603,0.0009674377,0.00046441017,0.00017583718,0.0003432821,0.00017403078,0.01639158],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99949265,0.00006219689,0.000022993214,0.00010164703,0.00028087545,0.00003967033],"domain_scores_gemma":[0.9997002,0.00008899677,0.000031524403,0.000046088913,0.00011150598,0.000021667192],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002753022,0.00031143663,0.00037205254,0.00044116296,0.0002523154,0.0007679277,0.0008743018,0.0007190504,0.0047499044],"category_scores_gemma":[0.0004986901,0.00016166014,0.00022234935,0.00036249208,0.00013903846,0.00057937804,0.00037767537,0.0003600813,0.00197468],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006079509,0.0001278739,0.0010216696,0.0004686117,0.0000993627,0.00054347183,0.0000899302,0.006725849,0.5378805,0.00882859,0.0066344757,0.43697175],"study_design_scores_gemma":[0.00044303638,0.0028480294,0.0023567947,0.00014027325,0.00021592632,0.0060666217,0.000052998806,0.2619437,0.48971972,0.0065579745,0.22947426,0.00018068319],"about_ca_topic_score_codex":0.00024949978,"about_ca_topic_score_gemma":0.00043164755,"teacher_disagreement_score":0.0047499044,"about_ca_system_score_codex":0.00020709136,"about_ca_system_score_gemma":0.00018902964,"threshold_uncertainty_score":0.015890002},"labels":[],"label_agreement":null},{"id":"W2172828916","doi":"10.1109/isscc.2002.992215","title":"A 10Gb/s CDR/DEMUX with LC delay line VCO in 0.18μm CMOS","year":2005,"lang":"en","type":"article","venue":"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Multiplexer; CMOS; Voltage-controlled oscillator; Computer science; Electronic engineering; Electrical engineering; Physics; Telecommunications; Optoelectronics; Multiplexing; Engineering; Voltage","score_opus":0.0212650690295087,"score_gpt":0.26910859830617095,"score_spread":0.24784352927666226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2172828916","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.78965384,0.0018350416,0.116573565,0.002617686,0.0017914579,0.0009955515,0.0024029508,0.026363168,0.05776671],"genre_scores_gemma":[0.9160999,0.00028096163,0.058494993,0.0006493082,0.00014074222,0.000106006046,0.00042401694,0.00015604618,0.023647962],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996507,0.000044583194,0.000015700341,0.00008876707,0.00010386337,0.00009625287],"domain_scores_gemma":[0.9997434,0.00007443623,0.000022872251,0.000035993122,0.000077025674,0.000046295754],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004120403,0.00033999133,0.00043553466,0.00063415687,0.0006862653,0.0006868211,0.0007258823,0.00066141406,0.01005497],"category_scores_gemma":[0.00046061754,0.00027884328,0.00020666215,0.0003261101,0.00024596488,0.0005381461,0.00028725338,0.00039935432,0.0013160607],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021401325,0.0005723534,0.0054578995,0.0005555074,0.000121992125,0.0015343274,0.00037743515,0.0041320776,0.8190806,0.00776804,0.019368932,0.13889082],"study_design_scores_gemma":[0.0012534781,0.0035251654,0.017706392,0.0001991141,0.00025351785,0.003396082,0.00026376246,0.052019738,0.8159262,0.0029378156,0.102356456,0.0001623912],"about_ca_topic_score_codex":0.0029089623,"about_ca_topic_score_gemma":0.006604056,"teacher_disagreement_score":0.01005497,"about_ca_system_score_codex":0.0011080729,"about_ca_system_score_gemma":0.00091580354,"threshold_uncertainty_score":0.033637226},"labels":[],"label_agreement":null},{"id":"W2173103219","doi":"10.1109/cicc.2015.7338413","title":"A 20 Gb/s 0.3 pJ/b single-ended die-to-die transceiver in 28 nm-SOI CMOS","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Keysight Technologies","keywords":"Transceiver; CMOS; Die (integrated circuit); Transmitter; Electrical engineering; Electronic circuit; Electronic engineering; Low-power electronics; Power consumption; Computer science; Engineering; Power (physics); Channel (broadcasting); Physics","score_opus":0.04050758250149054,"score_gpt":0.24923968878028183,"score_spread":0.2087321062787913,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2173103219","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59817827,0.0012691607,0.358635,0.00078366196,0.0005322438,0.00054345484,0.0010581248,0.0077388976,0.031261228],"genre_scores_gemma":[0.7907654,0.0006633621,0.18198767,0.0003086393,0.000105365354,0.00017823161,0.0006707986,0.00025294258,0.025067564],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985504,0.00001365422,0.0000074664135,0.000031966545,0.00007175318,0.000020027557],"domain_scores_gemma":[0.9998591,0.000023291565,0.0000167003,0.000017590535,0.000067235116,0.000016112821],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022230612,0.0002705217,0.0003887309,0.00022558037,0.00026413583,0.0004271051,0.00066971575,0.00042157026,0.002975505],"category_scores_gemma":[0.0002795095,0.00016185,0.00013725749,0.00027014464,0.00013310614,0.0004867152,0.00018843308,0.00034431033,0.001512252],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013929368,0.00011465092,0.0011708097,0.00022045485,0.00003657247,0.000506985,0.00016882078,0.0017467046,0.9478501,0.002303328,0.003628288,0.04211385],"study_design_scores_gemma":[0.00015266388,0.0031316485,0.007198836,0.00007870126,0.0001293285,0.0040936433,0.00019927442,0.043128084,0.85561025,0.00081086566,0.085373126,0.00009358135],"about_ca_topic_score_codex":0.00027287274,"about_ca_topic_score_gemma":0.00070213294,"teacher_disagreement_score":0.002975505,"about_ca_system_score_codex":0.00024529744,"about_ca_system_score_gemma":0.000373961,"threshold_uncertainty_score":0.009954035},"labels":[],"label_agreement":null},{"id":"W2177363184","doi":"10.1109/tcsii.2015.2468914","title":"A 0.009–1.4-GHz Frequency Synthesizer With Suppressed Transients During VCO Band Switching","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Voltage-controlled oscillator; Frequency synthesizer; Phase noise; Capacitor; Electrical engineering; Jitter; Direct digital synthesizer; Phase-locked loop; Voltage; Capacitance; Materials science; Physics; Electronic engineering; Engineering; Electrode","score_opus":0.018355236241427965,"score_gpt":0.20827810577391767,"score_spread":0.1899228695324897,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2177363184","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4900019,0.0028428314,0.44858098,0.00069398846,0.0007523191,0.00045659166,0.000526029,0.010873548,0.045271788],"genre_scores_gemma":[0.807766,0.0005857908,0.16512442,0.0002739226,0.00023976079,0.00013306178,0.000379359,0.00038799504,0.02510973],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996691,0.00004359673,0.000023241653,0.00009176994,0.00012642074,0.000045893878],"domain_scores_gemma":[0.9997919,0.0000474798,0.000048244703,0.000032691918,0.00005774878,0.000021903357],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032612562,0.0003486327,0.00034917603,0.00045775576,0.00030985716,0.0004582308,0.0006196107,0.00050796283,0.0031006886],"category_scores_gemma":[0.0005039366,0.00022766551,0.00024973752,0.00022332862,0.00022039968,0.00036084605,0.00019890793,0.00039049867,0.0013082181],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018542424,0.000041680785,0.00040813978,0.000084767446,0.000015234359,0.00025480473,0.000103925224,0.00077856414,0.9301542,0.002419335,0.0009828878,0.06457109],"study_design_scores_gemma":[0.00011611801,0.0013043286,0.0028485786,0.000026343612,0.000075019416,0.0028545586,0.000042000527,0.016009547,0.9097319,0.00049886305,0.066434234,0.000058368823],"about_ca_topic_score_codex":0.00040340848,"about_ca_topic_score_gemma":0.00053107616,"teacher_disagreement_score":0.0031006886,"about_ca_system_score_codex":0.00034292022,"about_ca_system_score_gemma":0.0002564151,"threshold_uncertainty_score":0.010372877},"labels":[],"label_agreement":null},{"id":"W2178145195","doi":"10.1109/cicc.2015.7338487","title":"A high-performance, yet simple to design, digital-friendly type-I PLL","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; Jitter; dBc; Electronic engineering; Voltage-controlled oscillator; CMOS; Oversampling; Phase noise; Phase detector; Electrical engineering; Computer science; Engineering; Voltage","score_opus":0.028279835941130108,"score_gpt":0.23996588816554895,"score_spread":0.21168605222441883,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2178145195","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.060429186,0.0017640495,0.8851288,0.00094682863,0.0007653224,0.0002888995,0.0009727881,0.013027465,0.03667671],"genre_scores_gemma":[0.5890266,0.00082884316,0.3793508,0.000984363,0.000654678,0.00018221042,0.0008005772,0.00056170573,0.027610185],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99969435,0.00003137935,0.000015027659,0.000108816304,0.00011594676,0.00003454854],"domain_scores_gemma":[0.99969494,0.00005447628,0.000053603064,0.0000481526,0.00010847228,0.00004037676],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001898687,0.000371782,0.0003795242,0.0004204752,0.00033686464,0.00090518815,0.0011749683,0.00068818004,0.005852868],"category_scores_gemma":[0.00044336633,0.00020496233,0.00025625993,0.0005352132,0.00023305806,0.00092091877,0.00033593844,0.00045898772,0.003987039],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003242887,0.000087112014,0.001674993,0.0003217367,0.000049496666,0.00028750984,0.00011489995,0.0016966308,0.73191893,0.005287962,0.014135575,0.24410078],"study_design_scores_gemma":[0.00026528505,0.0020019726,0.004349038,0.000056249526,0.00017271598,0.004402072,0.00009768175,0.048443608,0.7396204,0.002192108,0.19830166,0.00009723088],"about_ca_topic_score_codex":0.00031109626,"about_ca_topic_score_gemma":0.0003782416,"teacher_disagreement_score":0.005852868,"about_ca_system_score_codex":0.00035322117,"about_ca_system_score_gemma":0.0003017592,"threshold_uncertainty_score":0.019579828},"labels":[],"label_agreement":null},{"id":"W2219472191","doi":"10.1109/ted.2015.2503718","title":"Recent Developments and Design Challenges of High-Performance Ring Oscillator CMOS Time-to-Digital Converters","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Electron Devices","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":97,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs; FedDev Ontario; Canada Foundation for Innovation; CMC Microsystems","keywords":"CMOS; Electronic engineering; Ring oscillator; Converters; Computer science; Noise (video); Phase noise; Time-to-digital converter; Dynamic range; Engineering; Electrical engineering; Jitter; Voltage; Artificial intelligence","score_opus":0.023505477899070724,"score_gpt":0.22257596262348506,"score_spread":0.19907048472441433,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2219472191","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04923087,0.29502383,0.59900004,0.0050207702,0.0013181575,0.00019322037,0.00016597727,0.0010730048,0.048974197],"genre_scores_gemma":[0.46763325,0.15722379,0.34594452,0.0016226481,0.0020099191,0.00020464332,0.00026931404,0.00020374425,0.024888199],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99914944,0.00011782716,0.000070524016,0.00017573718,0.0004248529,0.00006166785],"domain_scores_gemma":[0.9986696,0.00047917414,0.00014490202,0.00011039723,0.0005224117,0.00007355725],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019066101,0.00044458863,0.000510317,0.0006215163,0.00025525282,0.0018883133,0.0014631783,0.0010556002,0.002683413],"category_scores_gemma":[0.0020730807,0.0003826,0.0003101755,0.0008707507,0.00045376128,0.0021961816,0.00047293084,0.0011314998,0.0014474322],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027731265,0.000112218426,0.0013911116,0.0026162306,0.00007225246,0.00045870556,0.00045594113,0.018458711,0.21359235,0.11161755,0.0055508385,0.6453967],"study_design_scores_gemma":[0.000085012114,0.0018554758,0.0015332683,0.00058847235,0.00021078858,0.0039516776,0.00032780512,0.13226135,0.1961065,0.024301548,0.6385862,0.00019196217],"about_ca_topic_score_codex":0.00042221276,"about_ca_topic_score_gemma":0.00040336137,"teacher_disagreement_score":0.002683413,"about_ca_system_score_codex":0.00083456765,"about_ca_system_score_gemma":0.0006196405,"threshold_uncertainty_score":0.010083199},"labels":[],"label_agreement":null},{"id":"W2231045516","doi":"","title":"VERY LOW-VOLTAGE OPERATION CAPABILITY OF CMOS RING OSCILLATORS AND LOGIC GATES","year":2004,"lang":"en","type":"article","venue":"Iranian Conference on Electrical Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Ring oscillator; CMOS; NAND gate; Inverter; Logic gate; Electrical engineering; NOR gate; Transistor; Voltage; Pass transistor logic; Electronic engineering; Optoelectronics; Materials science; Engineering","score_opus":0.011582537388322713,"score_gpt":0.21591894971015096,"score_spread":0.20433641232182825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2231045516","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9267856,0.001846443,0.06324184,0.00022234418,0.000070368544,0.000035714682,0.00016954493,0.00042160993,0.0072065047],"genre_scores_gemma":[0.9935322,0.00021708847,0.0056533893,0.00002475017,0.000018430079,0.000012616798,0.0000322113,0.000012180295,0.00049708993],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99980646,0.000027557806,0.000011258885,0.000035341818,0.00008827274,0.00003115789],"domain_scores_gemma":[0.9996362,0.00017557078,0.00007380842,0.00004430362,0.00004991408,0.000020185527],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000163057,0.00019726231,0.0002531303,0.00019609755,0.00014056171,0.00039475676,0.00037208782,0.00030502916,0.001004291],"category_scores_gemma":[0.00065640255,0.00013483093,0.00013825606,0.00015435925,0.0002725906,0.0004234179,0.0002708869,0.00020313992,0.00021769838],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020779476,0.000019590792,0.00050165755,0.000089049994,0.000011393443,0.00010705379,0.00004370061,0.0025515575,0.98358846,0.002260269,0.0000921022,0.010527394],"study_design_scores_gemma":[0.00010405472,0.0011045886,0.003089708,0.00003948519,0.00006103798,0.0007962209,0.00005766661,0.05995569,0.92454517,0.003607344,0.006597511,0.00004149278],"about_ca_topic_score_codex":0.00013604049,"about_ca_topic_score_gemma":0.00014978526,"teacher_disagreement_score":0.001004291,"about_ca_system_score_codex":0.00013168438,"about_ca_system_score_gemma":0.00013585317,"threshold_uncertainty_score":0.0033596754},"labels":[],"label_agreement":null},{"id":"W2242683937","doi":"10.1109/mssc.2015.2497639","title":"Miles Copeland: Three Decades of Scientific Excellence and Industrial Relevance","year":2016,"lang":"en","type":"article","venue":"IEEE Solid-State Circuits Magazine","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Information Technology Association of Canada","funders":"","keywords":"Excellence; Relevance (law); Pleasure; Graduate students; Sociology; Management; Work (physics); Quality (philosophy); Library science; Public relations; Medical education; Engineering; Psychology; Political science; Pedagogy; Computer science; Law; Medicine","score_opus":0.031946091109739706,"score_gpt":0.2514877390630886,"score_spread":0.21954164795334888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2242683937","genre_codex":"commentary","genre_gemma":"commentary","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"commentary","genre_consensus":"commentary","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002884207,0.13122347,0.005319525,0.64983386,0.06245233,0.000055310007,0.00019443496,0.00039028196,0.14764656],"genre_scores_gemma":[0.07556294,0.15856968,0.01938823,0.19390148,0.037395928,0.00026232484,0.00055109675,0.0011535096,0.51321477],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9911375,0.0013776723,0.00041869353,0.0009632339,0.0050857277,0.0010170582],"domain_scores_gemma":[0.97309506,0.0029870775,0.00086603296,0.001174081,0.0073084333,0.01456918],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.009454996,0.0007936561,0.00084393803,0.0020841972,0.0038452954,0.013652045,0.0012995673,0.0035710891,0.01606476],"category_scores_gemma":[0.015663575,0.00046879263,0.00041805598,0.0017175219,0.0067585893,0.0063668606,0.006931535,0.01108509,0.010228095],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033635522,0.000032766267,0.0004126634,0.00018855918,0.000013172148,0.00017423929,0.000971901,0.00009489719,0.0004928209,0.04753164,0.9009931,0.04906058],"study_design_scores_gemma":[0.0000044716576,0.000015579468,0.00020259195,0.00027242754,0.0000025765678,0.000110238965,0.00036943288,0.000032417833,0.00019098936,0.0056940555,0.9930952,0.000009944631],"about_ca_topic_score_codex":0.0031371715,"about_ca_topic_score_gemma":0.006112732,"teacher_disagreement_score":0.01606476,"about_ca_system_score_codex":0.0056654015,"about_ca_system_score_gemma":0.013712862,"threshold_uncertainty_score":0.05374199},"labels":[],"label_agreement":null},{"id":"W2290610940","doi":"10.1109/tbcas.2015.2434957","title":"A Low-Power Gateable Vernier Ring Oscillator Time-to-Digital Converter for Biomedical Imaging Applications","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Biomedical Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":82,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Hamilton Health Sciences; McMaster University","funders":"","keywords":"Vernier scale; Ring oscillator; Integral nonlinearity; Time-to-digital converter; Differential nonlinearity; Ring (chemistry); CMOS; Chip; Power (physics); Resolution (logic); Calibration; Electronic engineering; Computer science; Electrical engineering; Physics; Electronic circuit; Voltage; Engineering; Optics; Converters; Artificial intelligence","score_opus":0.015245619846389313,"score_gpt":0.23269011579334642,"score_spread":0.2174444959469571,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2290610940","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13414983,0.010559699,0.8342225,0.0008324358,0.000946986,0.00033867525,0.0004768504,0.0032326623,0.015240265],"genre_scores_gemma":[0.58990455,0.0029631427,0.39346194,0.000787578,0.00034191998,0.000115810035,0.0003835038,0.00014852488,0.011893154],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997341,0.00002494722,0.000012693207,0.00006529727,0.00014311065,0.000019813495],"domain_scores_gemma":[0.99968255,0.00009840147,0.000049510047,0.000040985346,0.00009311997,0.000035507805],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030868925,0.00025463785,0.00035381076,0.0004234599,0.00020811374,0.0008032898,0.0010502858,0.00060338207,0.002875246],"category_scores_gemma":[0.00053965935,0.00018624886,0.00019927774,0.0005595824,0.00021594323,0.000711633,0.0002540108,0.00059372286,0.0006733994],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021603893,0.00005601414,0.00063844305,0.0003056207,0.000027959471,0.00031350148,0.000054242584,0.0010981458,0.8206228,0.0045576803,0.0019687058,0.1701409],"study_design_scores_gemma":[0.00011000205,0.0012132389,0.0032008912,0.00006240417,0.00013362471,0.005748473,0.00005818034,0.054279782,0.8485285,0.0013333187,0.08522208,0.00010958824],"about_ca_topic_score_codex":0.00026760474,"about_ca_topic_score_gemma":0.0007980966,"teacher_disagreement_score":0.002875246,"about_ca_system_score_codex":0.00034302208,"about_ca_system_score_gemma":0.0003997135,"threshold_uncertainty_score":0.00961864},"labels":[],"label_agreement":null},{"id":"W2314916716","doi":"10.1109/tcsii.2016.2536238","title":"A Novel 10-Bit 2.8-mW TDC Design Using SAR With Continuous Disassembly Algorithm","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Cairo University; Academy of Scientific Research and Technology; National Telecommunication Regulatory Authority; Zewail City of Science and Technology; Mentor Graphics; Natural Sciences and Engineering Research Council of Canada; Science and Technology Development Fund; Ministry of Communication and Information Technology; Intel Corporation; Semiconductor Research Corporation","keywords":"Algorithm; Power consumption; Computer science; Successive approximation ADC; CMOS; Bit (key); Power (physics); Sampling (signal processing); Electronic engineering; Electrical engineering; Engineering; Voltage; Telecommunications; Physics; Detector","score_opus":0.030667143233388934,"score_gpt":0.2311844571968879,"score_spread":0.20051731396349898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2314916716","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06644826,0.0007541191,0.91314936,0.00024858047,0.00024342332,0.00026338894,0.0002081409,0.003822486,0.014862236],"genre_scores_gemma":[0.5890336,0.00024919957,0.40037903,0.00028551393,0.00006754017,0.00015493027,0.0003025593,0.0001384013,0.009389211],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997392,0.00003415265,0.000022512444,0.00005773858,0.0001202913,0.000026112204],"domain_scores_gemma":[0.9996586,0.00008041111,0.00005497993,0.00005469574,0.000128194,0.000023170107],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021294094,0.00037306527,0.0002818948,0.0004888395,0.00031803412,0.0007067628,0.0009963589,0.00040919182,0.005633782],"category_scores_gemma":[0.0005126946,0.00019431613,0.00022317792,0.00040389024,0.0001736269,0.0005762036,0.00020522652,0.00038589546,0.0011472283],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008233526,0.00023224359,0.002286805,0.0005471683,0.00010142991,0.0005216491,0.00027766748,0.039702475,0.4562832,0.024021422,0.006701206,0.46850142],"study_design_scores_gemma":[0.000223768,0.0024228743,0.0021532483,0.00010289191,0.00014962905,0.003163264,0.00007894363,0.533891,0.36318472,0.003179763,0.09135292,0.000096923664],"about_ca_topic_score_codex":0.0010021118,"about_ca_topic_score_gemma":0.0020944672,"teacher_disagreement_score":0.005633782,"about_ca_system_score_codex":0.0005052304,"about_ca_system_score_gemma":0.0008919396,"threshold_uncertainty_score":0.01884687},"labels":[],"label_agreement":null},{"id":"W2323442936","doi":"10.2514/6.2000-1247","title":"Versatile high speed digital modulator for on-board applications","year":2000,"lang":"en","type":"article","venue":"18th International Communications Satellite Systems Conference and Exhibit","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"COM DEV International","funders":"","keywords":"Computer science; Electronic engineering; Engineering","score_opus":0.029364862497349403,"score_gpt":0.26291370727211383,"score_spread":0.23354884477476442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2323442936","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38608915,0.0056892154,0.49834663,0.0007971119,0.0007823454,0.000275506,0.000606361,0.00417199,0.10324163],"genre_scores_gemma":[0.8996977,0.0009487076,0.05804536,0.00027210987,0.00020729177,0.000077056924,0.00035151796,0.00028805423,0.0401121],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978024,0.00003589014,0.0000079269685,0.00004072494,0.00009783354,0.000037333582],"domain_scores_gemma":[0.9997863,0.00006675591,0.000026183532,0.00005103555,0.000046147772,0.000023502258],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021403893,0.00030069146,0.00030566758,0.00038679098,0.00027981828,0.0006607409,0.00068739575,0.00048818675,0.0115409475],"category_scores_gemma":[0.00043997297,0.00018680109,0.00012358063,0.00046674217,0.00018148488,0.00068573706,0.00053809356,0.00054770714,0.0017283529],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046926513,0.00008546719,0.00092991267,0.00022923807,0.000022325556,0.00016163405,0.00014395978,0.001206942,0.8150758,0.010403068,0.0053130123,0.16595927],"study_design_scores_gemma":[0.00022700828,0.0021923317,0.006251751,0.00018156382,0.0001215214,0.0023099284,0.00012267967,0.054205105,0.7065315,0.0064230375,0.22136652,0.000067014684],"about_ca_topic_score_codex":0.00013043368,"about_ca_topic_score_gemma":0.00044304036,"teacher_disagreement_score":0.0115409475,"about_ca_system_score_codex":0.00018212767,"about_ca_system_score_gemma":0.00016802098,"threshold_uncertainty_score":0.038608313},"labels":[],"label_agreement":null},{"id":"W23259838","doi":"10.1089/scd.2012.0323","title":"A monolithic phase locked loop frequency synthesizer for a 0.5um CMOS process","year":2011,"lang":"en","type":"article","venue":"Stem Cells and Development","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institutes of Health Research","keywords":"Phase-locked loop; Frequency synthesizer; Loop (graph theory); Process (computing); CMOS; Phase (matter); Phase noise; Optoelectronics; Materials science; Computer science; Electronic engineering; Physics; Engineering; Mathematics","score_opus":0.039530972429042695,"score_gpt":0.2472276130592106,"score_spread":0.2076966406301679,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W23259838","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2130624,0.00596723,0.6720892,0.0016166266,0.0021036603,0.0020253202,0.004572342,0.02946318,0.06910008],"genre_scores_gemma":[0.5085193,0.0011644418,0.44368458,0.00063066353,0.00017000113,0.0013737896,0.0016393964,0.00074324216,0.042074684],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99943227,0.000036731723,0.000030483861,0.00015783036,0.00029763381,0.000045018212],"domain_scores_gemma":[0.9997485,0.000055062956,0.000068491805,0.000030386736,0.00007944431,0.000018037746],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042906814,0.0006440673,0.0004851505,0.00053346297,0.00031857518,0.0006797506,0.0011742646,0.0006967404,0.010258716],"category_scores_gemma":[0.00049306,0.00035114138,0.00039344333,0.00026425323,0.0001930607,0.0006009457,0.00036183643,0.0007347451,0.0048467363],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009180774,0.000057734793,0.00026467966,0.0002699018,0.000023864257,0.00012794862,0.00006984711,0.0005386214,0.96938366,0.0013508855,0.0025428736,0.025278158],"study_design_scores_gemma":[0.00013297488,0.0011386696,0.0023217597,0.00004711934,0.000079207566,0.0009646245,0.000058948917,0.018151836,0.8526763,0.0007417581,0.123627,0.000059853814],"about_ca_topic_score_codex":0.0007101541,"about_ca_topic_score_gemma":0.0016137518,"teacher_disagreement_score":0.010258716,"about_ca_system_score_codex":0.000762928,"about_ca_system_score_gemma":0.0006789565,"threshold_uncertainty_score":0.034318805},"labels":[],"label_agreement":null},{"id":"W2343277027","doi":"10.1109/tvlsi.2015.2506607","title":"A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; PLL multibit; Electronic engineering; Frequency synthesizer; Phase noise; Jitter; Noise (video); CMOS; Voltage-controlled oscillator; Computer science; Frequency divider; Control theory (sociology); Engineering; Voltage; Electrical engineering","score_opus":0.05035271244800427,"score_gpt":0.27563580603777105,"score_spread":0.22528309358976678,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2343277027","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00255403,0.00015739867,0.99438393,0.00003478469,0.000029623563,0.0001337226,0.000035234116,0.0006919366,0.001979287],"genre_scores_gemma":[0.17495741,0.0006909051,0.818278,0.00023362665,0.00006861396,0.0005377609,0.00015606066,0.0003651308,0.0047124694],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99901307,0.000190248,0.000065187414,0.00018644732,0.00047071656,0.00007434661],"domain_scores_gemma":[0.9995048,0.00016292837,0.00007416037,0.00012584438,0.00011924972,0.000012996963],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007104784,0.0011396832,0.0005634825,0.00061047333,0.0005485268,0.0012784019,0.0013378641,0.00058865757,0.0027576238],"category_scores_gemma":[0.0012040995,0.00071009964,0.001228683,0.00026274286,0.000654488,0.001046811,0.0007912823,0.0014548391,0.0012144875],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012781251,0.00013246364,0.0010369844,0.0010340342,0.0001951134,0.0007541385,0.00056904386,0.4283087,0.22854775,0.08810497,0.0022838693,0.24890514],"study_design_scores_gemma":[0.00007065106,0.0007721068,0.00047049645,0.00017210314,0.0002747406,0.0008487387,0.000068940106,0.7720897,0.13980974,0.027008865,0.058341917,0.000072089475],"about_ca_topic_score_codex":0.0013136825,"about_ca_topic_score_gemma":0.0018133905,"teacher_disagreement_score":0.0027576238,"about_ca_system_score_codex":0.00062895,"about_ca_system_score_gemma":0.0011082259,"threshold_uncertainty_score":0.009225249},"labels":[],"label_agreement":null},{"id":"W2352487263","doi":"","title":"A Novel Delay-locked Loop Structure for DDR SDRAM Controller","year":2008,"lang":"en","type":"article","venue":"Research & Progress of SSE Solid State Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"CAS latency; Controller (irrigation); Memory controller; CMOS; Chip; Computer hardware; Phase-locked loop; Embedded system; Voltage; Electronic circuit; Computer science; Electronic engineering; Engineering; Electrical engineering; Semiconductor memory; Jitter","score_opus":0.043436982046221644,"score_gpt":0.35611798835467773,"score_spread":0.3126810063084561,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2352487263","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.074798405,0.001541706,0.91261965,0.0003638296,0.0004980182,0.00016806496,0.00018321686,0.0031719063,0.006655198],"genre_scores_gemma":[0.6492057,0.00041007777,0.33907548,0.0005024349,0.00038782548,0.00016991213,0.00020450506,0.000083343744,0.00996071],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99974805,0.000028380156,0.000016781334,0.000064884814,0.00012226573,0.000019544761],"domain_scores_gemma":[0.99977654,0.000049815182,0.00003792111,0.00003199057,0.00008761384,0.000016141483],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018007144,0.00023574033,0.00025548536,0.00025118774,0.00024371198,0.0003915844,0.0010883077,0.0004968918,0.0025325106],"category_scores_gemma":[0.000361042,0.00014380472,0.00011524594,0.0001774652,0.0002263599,0.0005539992,0.00020477305,0.00037292112,0.0007690826],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000302745,0.00009879597,0.00038994977,0.00021062951,0.000026188241,0.0003138652,0.00013419258,0.0024361336,0.83726096,0.010574076,0.0023055624,0.145947],"study_design_scores_gemma":[0.00030326954,0.0021703772,0.0011209149,0.000049862905,0.00009047866,0.002403344,0.00004411904,0.15038757,0.7691241,0.00390953,0.07032797,0.000068453046],"about_ca_topic_score_codex":0.00016259078,"about_ca_topic_score_gemma":0.00042107765,"teacher_disagreement_score":0.0025325106,"about_ca_system_score_codex":0.00033558966,"about_ca_system_score_gemma":0.00028010068,"threshold_uncertainty_score":0.008472085},"labels":[],"label_agreement":null},{"id":"W2354420835","doi":"10.1109/tvlsi.2016.2558105","title":"5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs; Alberta Innovates - Technology Futures; CMC Microsystems; University of Calgary","keywords":"Effective number of bits; Flash ADC; CMOS; Dynamic range; Successive approximation ADC; Comparator; Electronic engineering; Nyquist frequency; Spurious-free dynamic range; Nyquist rate; Analog-to-digital converter; Calibration; Oversampling; Computer science; Voltage; Electrical engineering; Physics; Sampling (signal processing); Engineering; Detector; Bandwidth (computing); Telecommunications","score_opus":0.00800949869732335,"score_gpt":0.21994192100989726,"score_spread":0.21193242231257392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2354420835","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14109918,0.0052439417,0.8101647,0.00056997436,0.0006569236,0.0002728463,0.00040530023,0.0049919696,0.03659515],"genre_scores_gemma":[0.69650626,0.0013416964,0.2874372,0.0004028883,0.000117400145,0.0000651587,0.0003515315,0.000086348016,0.013691514],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995691,0.000045813467,0.000040260984,0.00007099668,0.00022090516,0.000052901833],"domain_scores_gemma":[0.99974614,0.000057601374,0.00003965796,0.00003248208,0.0001034329,0.000020631356],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000363688,0.00031644112,0.00024677857,0.0005050195,0.00029571343,0.00070395134,0.0007856558,0.0004379579,0.0045053293],"category_scores_gemma":[0.00075231836,0.0001426477,0.00018237947,0.0004492452,0.00018286897,0.0010229961,0.0003251406,0.00048093518,0.0014218491],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00053414307,0.00012021091,0.0018815711,0.0006059131,0.000054304768,0.00048479313,0.00022079848,0.0050518895,0.6274474,0.019733675,0.0040563527,0.33980894],"study_design_scores_gemma":[0.00012760471,0.0016083398,0.003164014,0.00023724213,0.0001602923,0.002542312,0.00012865117,0.08233067,0.8005599,0.0033110697,0.10574597,0.000084016596],"about_ca_topic_score_codex":0.00081624324,"about_ca_topic_score_gemma":0.0022050112,"teacher_disagreement_score":0.0045053293,"about_ca_system_score_codex":0.000433491,"about_ca_system_score_gemma":0.00053951744,"threshold_uncertainty_score":0.015071869},"labels":[],"label_agreement":null},{"id":"W2375675086","doi":"","title":"The Design of Digital Sigma-delta Modulator for Fractional-N Frequency Synthesis","year":2006,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Delta-sigma modulation; Computer science; Sigma; Telecommunications; Physics; Bandwidth (computing)","score_opus":0.010235388232298845,"score_gpt":0.2175365029876207,"score_spread":0.20730111475532187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2375675086","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05828651,0.0038225097,0.9159919,0.00034126273,0.00034070664,0.00012690148,0.00007869474,0.0007421101,0.020269407],"genre_scores_gemma":[0.655248,0.0022386364,0.3284289,0.0002085601,0.00017787243,0.00013418976,0.00013226453,0.000032061907,0.013399526],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99992144,0.000013682868,0.0000055075493,0.000015799582,0.000034703917,0.000008910561],"domain_scores_gemma":[0.9999591,0.000009162221,0.000006358329,0.000003919144,0.000017134384,0.000004374231],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010788308,0.00019663697,0.00015987839,0.00018595943,0.00023934021,0.00035850296,0.00025590783,0.00030863835,0.0013223472],"category_scores_gemma":[0.00018334281,0.00011477807,0.00013314892,0.00017327792,0.000112338595,0.00022787138,0.00011680189,0.00019475982,0.00036182074],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033818075,0.000037521175,0.0014766903,0.00047475807,0.00004869415,0.00060369057,0.00025655745,0.017546082,0.45746437,0.041930355,0.0023590042,0.4774641],"study_design_scores_gemma":[0.00024156178,0.0014555943,0.0030204053,0.00030278618,0.00015212724,0.0056549325,0.00013296399,0.2543457,0.47627443,0.022037793,0.23631656,0.000065207474],"about_ca_topic_score_codex":0.00024535076,"about_ca_topic_score_gemma":0.0004236339,"teacher_disagreement_score":0.0013223472,"about_ca_system_score_codex":0.00021679237,"about_ca_system_score_gemma":0.00035713555,"threshold_uncertainty_score":0.0044237375},"labels":[],"label_agreement":null},{"id":"W2402277295","doi":"10.1109/apec.2016.7468052","title":"On-chip PLL-based methods for synchronizing active switches across the isolation boundary in Dc-Dc converters","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Ontario Centres of Excellence","keywords":"Electronic engineering; Phase-locked loop; Isolator; Converters; Engineering; Computer science; Chip; Transceiver; Electrical engineering; Voltage; CMOS; Jitter","score_opus":0.025406200326062656,"score_gpt":0.3320310054476917,"score_spread":0.30662480512162904,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2402277295","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20289971,0.0016403565,0.7727116,0.00018270283,0.00037380247,0.00018516736,0.00009700702,0.0018950461,0.020014608],"genre_scores_gemma":[0.8866532,0.0005136345,0.10768942,0.00009926606,0.000073616815,0.000060377297,0.000050605555,0.000078039084,0.0047819307],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998087,0.00002491085,0.000010558042,0.0000435812,0.00009090139,0.000021282565],"domain_scores_gemma":[0.9997942,0.00005074253,0.00004452152,0.00004398273,0.000052522097,0.000013974051],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016884439,0.00026509,0.00019437619,0.00031810082,0.00019235877,0.00047284696,0.00070978876,0.00021177286,0.0021779516],"category_scores_gemma":[0.0004387136,0.00013164873,0.00009463374,0.00026351504,0.00027032112,0.00049932534,0.00030440802,0.00033417568,0.0004329143],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016832197,0.00009455181,0.00066819903,0.0002712896,0.000012282028,0.00012607902,0.00018180725,0.002629956,0.8309388,0.011656822,0.000919396,0.15233244],"study_design_scores_gemma":[0.000050713985,0.00041764035,0.0008298114,0.000025668069,0.000019951782,0.0004481817,0.00006118738,0.040677197,0.92942727,0.0016148434,0.02640767,0.000019879968],"about_ca_topic_score_codex":0.00017360473,"about_ca_topic_score_gemma":0.0003652056,"teacher_disagreement_score":0.0021779516,"about_ca_system_score_codex":0.0002460805,"about_ca_system_score_gemma":0.0002453896,"threshold_uncertainty_score":0.0072859526},"labels":[],"label_agreement":null},{"id":"W24185178","doi":"10.1109/mnrc15848.2009.5338976","title":"Remote frequency calibration of passive wireless transponders using injection-locked PLL","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; Relaxation oscillator; Frequency synthesizer; Digitally controlled oscillator; Injection locking; Local oscillator; Transponder (aeronautics); Clock generator; CMOS; Variable-frequency oscillator; SIGNAL (programming language); Electronic engineering; Frequency drift; Phase noise; Electrical engineering; Computer science; Physics; Voltage; Jitter; Engineering; Clock signal; Optics; Laser","score_opus":0.015311170904831516,"score_gpt":0.24094949175566838,"score_spread":0.22563832085083685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W24185178","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1752688,0.001190476,0.8167566,0.00020349034,0.00020754067,0.00008445134,0.000047073958,0.0018763448,0.0043652523],"genre_scores_gemma":[0.8885582,0.0003608661,0.10859515,0.00015128408,0.00012319018,0.00004495051,0.00005038815,0.00011045319,0.0020054474],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99932194,0.00012080682,0.000032906933,0.000178234,0.00030759032,0.000038531034],"domain_scores_gemma":[0.99934036,0.00025064705,0.00014370529,0.000101888814,0.00014483252,0.000018606968],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005453388,0.0003720513,0.0003715809,0.00045983706,0.00018338108,0.00040894287,0.0009870055,0.00044692075,0.0010031703],"category_scores_gemma":[0.0016051495,0.00020168877,0.0001562968,0.00031100758,0.00034832588,0.0010121901,0.00040112413,0.00045579855,0.00042584722],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021426998,0.000065753804,0.0027679945,0.00015179085,0.000023914501,0.00013025253,0.00018675189,0.0023574545,0.7982175,0.0022634887,0.00043839953,0.19318248],"study_design_scores_gemma":[0.000079411155,0.00070772856,0.002698108,0.00004163306,0.00005598367,0.0009593858,0.0000479622,0.04606775,0.93711936,0.000919506,0.011260895,0.000042285374],"about_ca_topic_score_codex":0.00009298353,"about_ca_topic_score_gemma":0.000114164286,"teacher_disagreement_score":0.0010031703,"about_ca_system_score_codex":0.00022237416,"about_ca_system_score_gemma":0.00013041378,"threshold_uncertainty_score":0.00335598},"labels":[],"label_agreement":null},{"id":"W2460589855","doi":"10.1007/s10836-016-5604-2","title":"A Jitter Injection Signal Generation and Extraction System for Embedded Test of High-Speed Data I/O","year":2016,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Transceiver; Jitter; CMOS; SIGNAL (programming language); Electronic engineering; Chip; Transmission (telecommunications); Voltage; Computer science; Computer hardware; Sampling (signal processing); Electronic circuit; Engineering; Electrical engineering","score_opus":0.04205751978642033,"score_gpt":0.2742954812027525,"score_spread":0.23223796141633216,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2460589855","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.085328594,0.0006607112,0.89545816,0.00014913068,0.0002156804,0.00076264294,0.0005318121,0.0137765575,0.0031167802],"genre_scores_gemma":[0.6208418,0.00035318534,0.36865234,0.00052590325,0.00017376071,0.000821208,0.0005933272,0.0007290686,0.0073093893],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99920315,0.00012415349,0.000047664646,0.00014701163,0.00040158734,0.00007653969],"domain_scores_gemma":[0.99865365,0.0004302044,0.00028191466,0.0002031607,0.00031861872,0.000112472175],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00084885693,0.00066119,0.0006969865,0.0012157601,0.00056529505,0.0006268974,0.0015934865,0.00066010543,0.0039680856],"category_scores_gemma":[0.0012899461,0.00031671548,0.00021503613,0.0005064539,0.000332734,0.00076222094,0.00062629627,0.000619078,0.0011596247],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00075458304,0.00029681256,0.0044431183,0.00036108636,0.000059753118,0.00044526093,0.00024226362,0.0018240974,0.77926975,0.0038874382,0.0027542391,0.20566167],"study_design_scores_gemma":[0.00018412268,0.0023135676,0.006816998,0.00006734963,0.0001178566,0.00202725,0.00005163594,0.05357347,0.913367,0.0008524125,0.020528454,0.00009995008],"about_ca_topic_score_codex":0.00038785106,"about_ca_topic_score_gemma":0.00064522086,"teacher_disagreement_score":0.0039680856,"about_ca_system_score_codex":0.00061683985,"about_ca_system_score_gemma":0.0008118052,"threshold_uncertainty_score":0.01327461},"labels":[],"label_agreement":null},{"id":"W2470596919","doi":"10.1049/el.2016.1908","title":"Thermal noise limit for time‐domain analogue signal processing in CMOS technologies","year":2016,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Electronic engineering; Signal processing; Noise (video); SIGNAL (programming language); Limit (mathematics); Time domain; Voltage; Electrical engineering; Computer science; Engineering; Digital signal processing; Mathematics; Artificial intelligence","score_opus":0.006129022694137249,"score_gpt":0.20530696619847502,"score_spread":0.19917794350433776,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2470596919","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.116315715,0.055151585,0.73529774,0.0018201281,0.0009392459,0.00007620414,0.00014053282,0.0007996204,0.08945922],"genre_scores_gemma":[0.9348234,0.011909872,0.04051456,0.00051761937,0.0005413002,0.00008884809,0.00008801152,0.0001711454,0.011345177],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992261,0.00013688976,0.00003494924,0.00012634133,0.00040432,0.00007143311],"domain_scores_gemma":[0.99853027,0.0010928068,0.00010077811,0.00007300603,0.00017998602,0.0000230847],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005778703,0.00037695002,0.00040294378,0.00044312153,0.00043774067,0.0013244597,0.00050015084,0.0009447622,0.0027671405],"category_scores_gemma":[0.0029629245,0.00024067108,0.00028605826,0.00031152988,0.0008788866,0.0013697585,0.00059708004,0.0009539951,0.00076530874],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051396934,0.000093422044,0.0013758835,0.0011545279,0.00008847655,0.00091670465,0.0006014397,0.049308572,0.42827618,0.41302755,0.002453442,0.10218984],"study_design_scores_gemma":[0.000036339527,0.0007649493,0.002626332,0.0007677741,0.00017848644,0.004251662,0.00029171517,0.46366608,0.29364365,0.18274675,0.050858922,0.00016728374],"about_ca_topic_score_codex":0.00038748165,"about_ca_topic_score_gemma":0.00026559646,"teacher_disagreement_score":0.0027671405,"about_ca_system_score_codex":0.0006843458,"about_ca_system_score_gemma":0.00030113355,"threshold_uncertainty_score":0.009257019},"labels":[],"label_agreement":null},{"id":"W2484978885","doi":"10.1201/9781003608721-27","title":"Analog and Mixed-Signal Test","year":2016,"lang":"en","type":"book-chapter","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Mixed-signal integrated circuit; Test (biology); Analog signal; SIGNAL (programming language); Computer science; Computer hardware; Geology; Digital signal processing; Programming language; Integrated circuit; Operating system","score_opus":0.011095895362619575,"score_gpt":0.19820175525868955,"score_spread":0.18710585989606998,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2484978885","genre_codex":"other","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026238307,0.11540796,0.13298789,0.0024489348,0.0068454836,0.00017876006,0.000450378,0.00129291,0.7377639],"genre_scores_gemma":[0.045502186,0.095733084,0.0652761,0.0043619093,0.0037087312,0.00021911156,0.00081800466,0.000509012,0.7838719],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99929774,0.000054026845,0.000022503962,0.000091105074,0.0004981368,0.000036440866],"domain_scores_gemma":[0.9996513,0.00012994376,0.000015619094,0.00003789388,0.00014445721,0.000020776233],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039318466,0.00081194215,0.00047905647,0.0011680373,0.00049475156,0.0020797944,0.0010471746,0.0010967562,0.036631543],"category_scores_gemma":[0.0009944073,0.00026414945,0.00034556308,0.0011058258,0.00089568907,0.0023334967,0.0011240286,0.0013397245,0.015647562],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049287875,0.00005937332,0.00018380115,0.0010197401,0.00001771126,0.0002563953,0.00023776239,0.0021353154,0.008961159,0.2077092,0.0947493,0.6846209],"study_design_scores_gemma":[0.0000048320203,0.00006087482,0.00016276861,0.00034121264,0.00000615343,0.00064362213,0.000044891844,0.0010990277,0.0034983817,0.031201793,0.96292216,0.00001433898],"about_ca_topic_score_codex":0.00039690913,"about_ca_topic_score_gemma":0.00061961095,"teacher_disagreement_score":0.036631543,"about_ca_system_score_codex":0.00067333685,"about_ca_system_score_gemma":0.00056304655,"threshold_uncertainty_score":0.122544765},"labels":[],"label_agreement":null},{"id":"W2503433346","doi":"10.1002/cta.2176","title":"A reduced reference spur multiplying delay‐locked loop","year":2015,"lang":"en","type":"article","venue":"International Journal of Circuit Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Spur; dBc; Charge pump; Offset (computer science); Loop gain; Delay-locked loop; Control theory (sociology); CMOS; Detector; Phase frequency detector; Voltage; Physics; Phase-locked loop; Electrical engineering; Electronic engineering; Engineering; Computer science; Phase noise; Capacitor; Control (management)","score_opus":0.041819186732935436,"score_gpt":0.29561085847486657,"score_spread":0.2537916717419311,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2503433346","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26434165,0.0009918349,0.71224403,0.0004624935,0.0003514749,0.000107188986,0.00018452277,0.0048719267,0.016444871],"genre_scores_gemma":[0.89625406,0.00015267033,0.09758343,0.00016000401,0.00011164681,0.00003355533,0.00011995604,0.000045777782,0.0055388827],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996792,0.00004760429,0.000018395689,0.00008476062,0.00014215622,0.000027880324],"domain_scores_gemma":[0.99979955,0.00004268122,0.00003333944,0.000043142132,0.000068034184,0.000013207342],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017649001,0.00022742989,0.0002470743,0.000270881,0.00021422838,0.00040672874,0.0005786686,0.0003328704,0.002433141],"category_scores_gemma":[0.00035823372,0.000105516374,0.00020421423,0.00022577298,0.00015582211,0.00031810446,0.0002254948,0.0003189955,0.0005162654],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00050579215,0.00007174985,0.00080733985,0.00018336003,0.000047361566,0.00039444378,0.00013472086,0.014396548,0.7761207,0.011586302,0.0016535755,0.19409795],"study_design_scores_gemma":[0.00022169505,0.0016783221,0.0018325056,0.00004441688,0.00013980358,0.0017833797,0.000025595653,0.35953435,0.5830244,0.0026428453,0.048999634,0.0000729887],"about_ca_topic_score_codex":0.0003067036,"about_ca_topic_score_gemma":0.00041080138,"teacher_disagreement_score":0.002433141,"about_ca_system_score_codex":0.00027942078,"about_ca_system_score_gemma":0.00020846329,"threshold_uncertainty_score":0.0081397295},"labels":[],"label_agreement":null},{"id":"W2505693867","doi":"10.1007/s10470-016-0804-3","title":"An edge-based dual adaptive decision feedback equalizer for Gbps serial links","year":2016,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Equalizer; Adaptive equalizer; Computer science; Dual (grammatical number); Enhanced Data Rates for GSM Evolution; Electronic engineering; Computer network; Telecommunications; Engineering; Channel (broadcasting)","score_opus":0.025487800289306046,"score_gpt":0.2661891058970551,"score_spread":0.24070130560774902,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2505693867","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19570361,0.0012810272,0.78987134,0.000508798,0.0005101716,0.000072090195,0.00016318554,0.00136314,0.010526671],"genre_scores_gemma":[0.80685824,0.00050537655,0.17840642,0.00061680924,0.00024373326,0.000049782142,0.00026243343,0.000058721675,0.012998574],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978,0.00003431405,0.000014903161,0.000050965235,0.00007710301,0.00004271422],"domain_scores_gemma":[0.99980015,0.00005750541,0.000016442018,0.000020916652,0.00009071061,0.000014279623],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023967956,0.000429043,0.00031374386,0.00042582914,0.0005528324,0.0006613825,0.0006123806,0.00064765377,0.0027977524],"category_scores_gemma":[0.00040867281,0.00023618714,0.00021883092,0.00033473942,0.00016645806,0.0006677967,0.0004652592,0.0005774923,0.0006611679],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015626757,0.00019736456,0.001410371,0.00013214439,0.000090169306,0.0002220367,0.000091130634,0.011018508,0.64315253,0.008588224,0.0027214393,0.33081332],"study_design_scores_gemma":[0.00012763911,0.0005820782,0.0030844484,0.00005155218,0.00018084465,0.00060021237,0.000052914806,0.46303403,0.51441,0.0026397712,0.015161395,0.00007509859],"about_ca_topic_score_codex":0.0008471936,"about_ca_topic_score_gemma":0.0032330807,"teacher_disagreement_score":0.0027977524,"about_ca_system_score_codex":0.00032063772,"about_ca_system_score_gemma":0.00037943842,"threshold_uncertainty_score":0.009359419},"labels":[],"label_agreement":null},{"id":"W2508785364","doi":"10.1109/iscas.2016.7527281","title":"Frequency-encoded integrators applied to filtering and sigma-delta modulation","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Voltage-controlled oscillator; Delta-sigma modulation; Integrator; Delta modulation; Harmonics; Control theory (sociology); Phase-locked loop; Frequency modulation; Filter (signal processing); Modulation (music); Electronic engineering; Physics; Oscillation (cell signaling); Computer science; Phase noise; Engineering; Electrical engineering; Radio frequency; Acoustics; Telecommunications; Voltage; Bandwidth (computing)","score_opus":0.009302781303088684,"score_gpt":0.20807344369129868,"score_spread":0.19877066238821,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2508785364","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010865034,0.0014507512,0.9815269,0.00015914802,0.00016720312,0.000016364145,0.000015326608,0.00017850204,0.0056208433],"genre_scores_gemma":[0.5957002,0.0036488792,0.38626096,0.000254456,0.0002173866,0.00008357662,0.000056277033,0.000066154855,0.0137121305],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998449,0.000035334146,0.0000105276185,0.000022068065,0.000073503696,0.00001363844],"domain_scores_gemma":[0.99985087,0.00007320269,0.00001563023,0.000019228848,0.000034959823,0.0000061424576],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029832087,0.00026370655,0.00027647562,0.0004083221,0.00020060113,0.0006255523,0.00043203557,0.00069725217,0.0015118769],"category_scores_gemma":[0.00087115774,0.000223345,0.00030350074,0.00041089064,0.0004948706,0.00065668754,0.0003051513,0.0005545613,0.0002866813],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000406361,0.000018195804,0.00021665364,0.0001082967,0.000018543133,0.00018354465,0.0001471653,0.06332487,0.026118495,0.84105194,0.00057859987,0.068193175],"study_design_scores_gemma":[0.00001849393,0.00009770357,0.00013362215,0.00006467253,0.000024769572,0.00027577474,0.000030452278,0.74759066,0.0148057,0.22093557,0.01600017,0.00002243608],"about_ca_topic_score_codex":0.0006127298,"about_ca_topic_score_gemma":0.0005218103,"teacher_disagreement_score":0.0015118769,"about_ca_system_score_codex":0.0005441341,"about_ca_system_score_gemma":0.00041156,"threshold_uncertainty_score":0.0050576925},"labels":[],"label_agreement":null},{"id":"W2510067771","doi":"10.1109/iscas.2016.7538915","title":"Design of high-order type-II delay-locked loops using a Gaussian transfer function approach","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Transfer function; Phase margin; Control theory (sociology); Loop (graph theory); Computer science; Delay-locked loop; Gaussian; Filter (signal processing); Function (biology); Closed-loop transfer function; Margin (machine learning); Phase-locked loop; Electronic engineering; Engineering; Mathematics; Physics; Phase noise; Telecommunications; Bandwidth (computing); Artificial intelligence","score_opus":0.0294592736599489,"score_gpt":0.22240171862577726,"score_spread":0.19294244496582835,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2510067771","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009272323,0.000050260493,0.9893545,0.00002422377,0.000010716785,0.000034423072,0.0000074870454,0.00030840712,0.0009377261],"genre_scores_gemma":[0.53140175,0.00014871598,0.4656356,0.00009367036,0.00002556603,0.00014112341,0.000032887347,0.000073208976,0.002447487],"study_design_codex":"bench_or_experimental","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9996997,0.00007452169,0.000015945752,0.000050829025,0.00012470827,0.000034339708],"domain_scores_gemma":[0.999597,0.0001651247,0.000076147066,0.000032954464,0.000107373715,0.00002137389],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006151478,0.0004528245,0.00026824232,0.00032763084,0.00026821037,0.00070089946,0.00062416686,0.00062290963,0.0009150386],"category_scores_gemma":[0.00090173964,0.00024236775,0.00032180265,0.00020969126,0.0003765539,0.00045308573,0.00028067405,0.0004560089,0.00042772052],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043258403,0.0001788563,0.0015230698,0.00044020827,0.00010856359,0.00027844327,0.0005862934,0.24624756,0.47757125,0.06191346,0.0009063862,0.20981334],"study_design_scores_gemma":[0.0001009407,0.00035358392,0.00033966982,0.000020554828,0.000030676827,0.00016285342,0.000029154904,0.8786097,0.10833388,0.0049169334,0.0070754024,0.00002660794],"about_ca_topic_score_codex":0.00054419844,"about_ca_topic_score_gemma":0.0008563445,"teacher_disagreement_score":0.0009150386,"about_ca_system_score_codex":0.00068962993,"about_ca_system_score_gemma":0.0005650944,"threshold_uncertainty_score":0.005003631},"labels":[],"label_agreement":null},{"id":"W2516725835","doi":"10.1109/iscas.2016.7527157","title":"Coresidual alias-locked loops","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Alias; Computer science; Phase-locked loop; Jitter; Telecommunications; Database","score_opus":0.007294437615151038,"score_gpt":0.18812161263996563,"score_spread":0.1808271750248146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2516725835","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10155238,0.00065846276,0.8657077,0.00015631971,0.00020999821,0.00012430761,0.00019373064,0.005399175,0.025997967],"genre_scores_gemma":[0.8300091,0.00021474577,0.1567308,0.00033075275,0.00011316631,0.000082577855,0.0002526586,0.0002157899,0.012050363],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99938166,0.00006277824,0.000047887144,0.00014086979,0.0002960595,0.0000706738],"domain_scores_gemma":[0.99932635,0.00011156754,0.00012731976,0.00013864879,0.0002616314,0.00003453717],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031451051,0.00032458745,0.00023639215,0.00042357677,0.00032863062,0.00072371215,0.0010287606,0.00032252842,0.0037774565],"category_scores_gemma":[0.00082713284,0.00014666156,0.00018520807,0.00027790482,0.00026600523,0.0005717591,0.00046839367,0.00037679536,0.0009865382],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00083794596,0.00021549025,0.0036202427,0.00036782754,0.00006411109,0.00028060423,0.0002935067,0.015659342,0.43019173,0.05054789,0.0058653834,0.4920559],"study_design_scores_gemma":[0.00012423776,0.0011182616,0.0015606502,0.000056558943,0.0000673635,0.0011591715,0.00005106504,0.23779592,0.6635191,0.006876787,0.08761553,0.000055318564],"about_ca_topic_score_codex":0.00040175766,"about_ca_topic_score_gemma":0.0008363999,"teacher_disagreement_score":0.0037774565,"about_ca_system_score_codex":0.00043446457,"about_ca_system_score_gemma":0.0004155831,"threshold_uncertainty_score":0.012636781},"labels":[],"label_agreement":null},{"id":"W2517094076","doi":"10.1109/iscas.2016.7527368","title":"Time integrator for mixed-mode signal processing","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Passive integrator circuit; Integrating ADC; Op amp integrator; CMOS; Jitter; Electronic engineering; Voltage; Computer science; Adder; Rise time; Electrical engineering; Engineering; Capacitor; Operational amplifier; RC circuit; Amplifier","score_opus":0.009165160333389249,"score_gpt":0.24728882963482512,"score_spread":0.2381236693014359,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2517094076","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015255525,0.0026595746,0.9754338,0.00015004158,0.00042932917,0.000063421605,0.000046907273,0.00089001586,0.0050714235],"genre_scores_gemma":[0.38488126,0.0019543937,0.6021393,0.0004058968,0.0004281903,0.00009310349,0.00014329098,0.00013337833,0.009821145],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99964345,0.00004167908,0.000021634189,0.000061084305,0.00020642688,0.000025676805],"domain_scores_gemma":[0.99970216,0.00009563033,0.00003378948,0.000033335906,0.00011631235,0.000018665556],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039701548,0.0005093177,0.00026494823,0.00046945462,0.00028791855,0.0008323816,0.0007168316,0.0005497723,0.0031320374],"category_scores_gemma":[0.00082892866,0.00018360346,0.0002552134,0.00034270977,0.00023402042,0.0010812789,0.0003716415,0.0006926222,0.00073467754],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00050592667,0.000096576114,0.00072341994,0.00048605492,0.000091436166,0.00034377768,0.00015782427,0.0120961955,0.5179281,0.07934965,0.002657854,0.38556314],"study_design_scores_gemma":[0.00010185076,0.0010112536,0.00079917244,0.00010859663,0.00021407031,0.0013128532,0.000044567965,0.47910678,0.40073287,0.016166456,0.10031892,0.00008265749],"about_ca_topic_score_codex":0.00027809644,"about_ca_topic_score_gemma":0.00065472187,"teacher_disagreement_score":0.0031320374,"about_ca_system_score_codex":0.00046921035,"about_ca_system_score_gemma":0.0004048775,"threshold_uncertainty_score":0.010477722},"labels":[],"label_agreement":null},{"id":"W2518628540","doi":"10.1109/iscas.2016.7538916","title":"Time-mode techniques for fast-locking phase-locked loops","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; PLL multibit; Bandwidth (computing); Control theory (sociology); CMOS; Charge pump; Voltage; Amplifier; Electronic engineering; Capacitance; Delay-locked loop; Computer science; Engineering; Physics; Phase noise; Electrical engineering; Capacitor; Telecommunications","score_opus":0.012427163537489376,"score_gpt":0.28886710921944037,"score_spread":0.276439945681951,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2518628540","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009349582,0.0014276444,0.98490566,0.00009366216,0.00010812522,0.00004682119,0.000018221734,0.0004890951,0.0035612143],"genre_scores_gemma":[0.44849175,0.0020951247,0.54250693,0.00019626299,0.00013029808,0.00016601545,0.00005270487,0.0001354975,0.006225373],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997465,0.00005229853,0.000011884963,0.000034847,0.00013553076,0.000018944105],"domain_scores_gemma":[0.999718,0.0001380782,0.000048346283,0.000025980224,0.000061967185,0.0000075601647],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030374533,0.0003852013,0.00018083057,0.00031901803,0.0002571187,0.0005171704,0.0006175584,0.0004200301,0.0032651997],"category_scores_gemma":[0.00084870367,0.0001648968,0.00023081286,0.000310033,0.0002600396,0.000671241,0.00030205192,0.0005106055,0.0005849211],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021112523,0.00008138127,0.00058811734,0.0005841241,0.000048900227,0.00025177095,0.00034225275,0.04128693,0.492467,0.14432068,0.0021494392,0.31766823],"study_design_scores_gemma":[0.00010836173,0.0007782738,0.0005009067,0.00013862042,0.000069593596,0.0012278871,0.000090901776,0.64228123,0.23507003,0.03312097,0.08653153,0.000081706225],"about_ca_topic_score_codex":0.00024115921,"about_ca_topic_score_gemma":0.00037863952,"teacher_disagreement_score":0.0032651997,"about_ca_system_score_codex":0.0003214298,"about_ca_system_score_gemma":0.0002706827,"threshold_uncertainty_score":0.010923207},"labels":[],"label_agreement":null},{"id":"W2525320820","doi":"10.1109/jssc.2016.2602224","title":"A 20 Gb/s CMOS Optical Receiver With Limited-Bandwidth Front End and Local Feedback IIR-DFE","year":2016,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":55,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Fujitsu","keywords":"Transimpedance amplifier; Intersymbol interference; CMOS; Bandwidth (computing); Electronic engineering; Front and back ends; Photodiode; Bandwidth extension; Analog front-end; Electrical engineering; Computer science; Engineering; Amplifier; Physics; Operational amplifier; Telecommunications; Optoelectronics; Channel (broadcasting); Digital signal processing","score_opus":0.012584618211032246,"score_gpt":0.2253113048931827,"score_spread":0.21272668668215047,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2525320820","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26124546,0.0028024337,0.70176613,0.0012672263,0.00048452013,0.00047736696,0.0005930286,0.0066302675,0.024733521],"genre_scores_gemma":[0.5518248,0.0011660418,0.4204074,0.00095684343,0.00030282012,0.00016437077,0.0003534695,0.00015677369,0.024667498],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996213,0.000034345332,0.000023979443,0.00008760273,0.0001686456,0.00006416883],"domain_scores_gemma":[0.99982965,0.000029754452,0.000040358333,0.000020339672,0.000060007707,0.000019924253],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037744376,0.00060245144,0.0006159152,0.000492165,0.00055283186,0.0007244149,0.00097183953,0.0012669939,0.0021016821],"category_scores_gemma":[0.00044973128,0.00034897783,0.00034724516,0.00038694477,0.00029334935,0.00090293994,0.00034059424,0.00064792944,0.0017372427],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023447038,0.00016869868,0.0008333692,0.00014261944,0.000029289922,0.0002512079,0.00009739306,0.0016880081,0.9532551,0.0050758338,0.0012367092,0.03698723],"study_design_scores_gemma":[0.00015171613,0.0014672284,0.002224576,0.000054963402,0.0001196069,0.0021259496,0.000038550843,0.046599098,0.903216,0.00082735554,0.043083157,0.00009174972],"about_ca_topic_score_codex":0.0010459268,"about_ca_topic_score_gemma":0.0021898702,"teacher_disagreement_score":0.0021016821,"about_ca_system_score_codex":0.0008299031,"about_ca_system_score_gemma":0.0009048557,"threshold_uncertainty_score":0.0070308447},"labels":[],"label_agreement":null},{"id":"W2526154111","doi":"10.1080/21681724.2015.1077526","title":"Dual-time-resolution pulse-position modulator for time-based serial communication links","year":2015,"lang":"en","type":"article","venue":"International Journal of Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"CMOS; Transmitter; Time-to-digital converter; Electronic circuit; Electronic engineering; Pulse-position modulation; Bandwidth (computing); Resolution (logic); Computer science; Pulse (music); Electrical engineering; Pulse-amplitude modulation; Voltage; Telecommunications; Engineering; Clock signal","score_opus":0.010272233840199922,"score_gpt":0.2469132362220241,"score_spread":0.23664100238182417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2526154111","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20635216,0.006462065,0.7605219,0.00086715474,0.0006876005,0.00021725788,0.00021112007,0.0017907561,0.022890037],"genre_scores_gemma":[0.69610554,0.0017853935,0.29022476,0.0003453853,0.00020813008,0.000121937155,0.00013701383,0.00005328188,0.0110185305],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99984896,0.000020544727,0.00000795521,0.000026166175,0.000081886865,0.000014446724],"domain_scores_gemma":[0.99986863,0.000041945375,0.000028537748,0.000014675831,0.00003728426,0.000008880788],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002067398,0.0002237694,0.00020174433,0.00022368792,0.00020712217,0.0003974648,0.00060123566,0.0004132515,0.002527043],"category_scores_gemma":[0.00042027442,0.00014683789,0.000101330625,0.00035866688,0.00013915067,0.0006481104,0.00026048403,0.000508273,0.0005802305],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001850339,0.0000707755,0.00074048474,0.00033245902,0.000016899932,0.00022129888,0.00006944233,0.002590725,0.878078,0.011797791,0.0014502379,0.10444693],"study_design_scores_gemma":[0.00012139121,0.001323165,0.0016505818,0.000105301086,0.00007828283,0.002601225,0.000056341574,0.11684488,0.7864592,0.0027117832,0.088001385,0.00004641179],"about_ca_topic_score_codex":0.0001074487,"about_ca_topic_score_gemma":0.00034530557,"teacher_disagreement_score":0.002527043,"about_ca_system_score_codex":0.00026083196,"about_ca_system_score_gemma":0.00023803256,"threshold_uncertainty_score":0.008453727},"labels":[],"label_agreement":null},{"id":"W2529081389","doi":"","title":"Low Power Clock and Data Recovery Integrated Circuits","year":2007,"lang":"en","type":"dissertation","venue":"UWSpace (University of Waterloo)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Clock gating; Digital clock manager; Power analysis; Electronic circuit; Electronic engineering; Electrical engineering; Clock skew; Clock signal; Engineering; Computer security; Cryptography","score_opus":0.01321740985942875,"score_gpt":0.22502134136912064,"score_spread":0.2118039315096919,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2529081389","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12850907,0.009182775,0.7592263,0.0015180693,0.0011842604,0.00052240177,0.0012794293,0.010733489,0.087844186],"genre_scores_gemma":[0.6868188,0.0034721699,0.19088641,0.0014976818,0.00038211085,0.00027285868,0.0012335066,0.0003659759,0.11507047],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994584,0.000027576205,0.000024467025,0.00011562371,0.00030989168,0.000064089516],"domain_scores_gemma":[0.999696,0.00003994935,0.00006586196,0.000037834725,0.00014664841,0.000013592562],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016378408,0.0005015528,0.0002807257,0.00046117418,0.00027029123,0.0011507735,0.0017084976,0.00064778834,0.00859559],"category_scores_gemma":[0.00058321207,0.00023614077,0.00023632568,0.0005167651,0.00017751021,0.000954357,0.00036137694,0.00053591846,0.0031945533],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029414886,0.00020400978,0.0011041255,0.0008592819,0.00006439159,0.00035201336,0.00022072815,0.0062730764,0.563225,0.028987274,0.024210364,0.3742056],"study_design_scores_gemma":[0.00015439866,0.0010061348,0.0016035433,0.00012929965,0.00013800363,0.0012833559,0.00008102724,0.08214961,0.6702492,0.0041186935,0.2389999,0.0000869225],"about_ca_topic_score_codex":0.0010359782,"about_ca_topic_score_gemma":0.0014682435,"teacher_disagreement_score":0.00859559,"about_ca_system_score_codex":0.00082320644,"about_ca_system_score_gemma":0.000566752,"threshold_uncertainty_score":0.028755128},"labels":[],"label_agreement":null},{"id":"W2536324305","doi":"10.1155/2016/6123832","title":"Intermediate Frequency Digital Receiver Based on Multi-FPGA System","year":2016,"lang":"en","type":"article","venue":"Journal of Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Chongqing Municipal Education Commission; Memorial University of Newfoundland; Chongqing University of Posts and Telecommunications; Chongqing University","keywords":"Field-programmable gate array; CORDIC; Computer hardware; Electronic engineering; Computer science; Intermediate frequency; Power (physics); Telemetry; Scheme (mathematics); Embedded system; Engineering; Radio frequency; Telecommunications","score_opus":0.005995407964464991,"score_gpt":0.183175186811758,"score_spread":0.17717977884729302,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2536324305","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16068164,0.0012580353,0.81860137,0.00029740244,0.00040894735,0.00023484978,0.00012143721,0.0041518216,0.014244447],"genre_scores_gemma":[0.81290114,0.00041202086,0.177206,0.00021273253,0.00015407096,0.000075170436,0.000119009346,0.000050759503,0.008869059],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994337,0.000091270536,0.000039699557,0.00011632993,0.00023933654,0.000079689235],"domain_scores_gemma":[0.9996605,0.00006470562,0.000056645982,0.000069115464,0.00011667424,0.00003237971],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037964722,0.00044473572,0.00048225748,0.0005660979,0.000286073,0.00073897094,0.0009362034,0.00044089384,0.004373059],"category_scores_gemma":[0.00044516727,0.00019314465,0.00019790247,0.00023540725,0.00018187742,0.000859113,0.00040539136,0.00043130267,0.001003794],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011883733,0.0001915991,0.0063253953,0.0006138947,0.000109451874,0.00076685956,0.00035587032,0.010149338,0.64252514,0.015273826,0.0039969436,0.31850332],"study_design_scores_gemma":[0.00045880157,0.0040383013,0.0071759135,0.0001791283,0.00031352488,0.0050514024,0.0001566467,0.19279061,0.7259131,0.0017450912,0.062026013,0.00015153439],"about_ca_topic_score_codex":0.0003525976,"about_ca_topic_score_gemma":0.00044960933,"teacher_disagreement_score":0.004373059,"about_ca_system_score_codex":0.0003094716,"about_ca_system_score_gemma":0.00035506353,"threshold_uncertainty_score":0.014629364},"labels":[],"label_agreement":null},{"id":"W2540840751","doi":"10.1109/icnnsp.2003.1279341","title":"A feedforward symbol synchronization scheme for digital receiver","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Feed forward; Symbol rate; Synchronization (alternating current); Symbol (formal); Computer science; Algorithm; Transmission (telecommunications); Burst mode (computing); Interval (graph theory); Mathematics; Bit error rate; Telecommunications; Channel (broadcasting); Decoding methods; Engineering","score_opus":0.008220471714975492,"score_gpt":0.210011799517233,"score_spread":0.2017913278022575,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540840751","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015015825,0.000319423,0.9812961,0.00012058399,0.0001523948,0.00005872004,0.000045926583,0.0007761849,0.0022146972],"genre_scores_gemma":[0.4678998,0.0004150093,0.5232931,0.0002172209,0.00019728842,0.00012659954,0.00014045938,0.000033410422,0.0076770983],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99980444,0.000035567005,0.000013637197,0.000046514284,0.00008252984,0.000017439532],"domain_scores_gemma":[0.9997603,0.000057480862,0.000030623436,0.00006548638,0.00007454355,0.000011589123],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034090076,0.00030408925,0.00023123116,0.0002773902,0.00036532784,0.00033692102,0.0005223082,0.0005219193,0.0019873183],"category_scores_gemma":[0.0007514635,0.0001440144,0.00016583974,0.00027653782,0.00019690415,0.0006062687,0.00032470786,0.0004294663,0.00054537616],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035629724,0.00011744238,0.000567345,0.0002462662,0.00003703974,0.00017130302,0.00016173218,0.028798996,0.28440878,0.043334246,0.003775797,0.63802475],"study_design_scores_gemma":[0.00013096187,0.00080397126,0.0020784573,0.00010244173,0.00010586012,0.00095192366,0.000027170176,0.7773086,0.17201872,0.0147598935,0.031632446,0.000079586775],"about_ca_topic_score_codex":0.00041628056,"about_ca_topic_score_gemma":0.0009296205,"teacher_disagreement_score":0.0019873183,"about_ca_system_score_codex":0.00031679522,"about_ca_system_score_gemma":0.0005660534,"threshold_uncertainty_score":0.006648183},"labels":[],"label_agreement":null},{"id":"W2540848379","doi":"10.1109/iscas.2016.7720798","title":"VCO-based integrator PLL [Technical Program]","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Voltage-controlled oscillator; Integrator; Phase-locked loop; Electronic engineering; Capacitor; Charge pump; Computer science; Voltage; Filter (signal processing); Engineering; Control theory (sociology); Electrical engineering; Phase noise","score_opus":0.009575196056100221,"score_gpt":0.24533862615722749,"score_spread":0.23576343010112727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540848379","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.045559198,0.0060367454,0.8189631,0.00075194385,0.0017639357,0.00045518388,0.0006462073,0.009626598,0.116197005],"genre_scores_gemma":[0.70256305,0.0033973802,0.21148293,0.0007367344,0.00046281677,0.00025013398,0.0012015778,0.0004174878,0.079487935],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997696,0.000020724605,0.000010300009,0.00005885721,0.00012119312,0.000019355904],"domain_scores_gemma":[0.9998832,0.000015444683,0.000011458899,0.000016169073,0.00006418075,0.000009588579],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019692798,0.00025354236,0.00023392384,0.00051380193,0.0002837237,0.0007383079,0.0005822953,0.0004305378,0.008042605],"category_scores_gemma":[0.00041743115,0.00016510069,0.0001673402,0.0004956765,0.00023924622,0.00055463164,0.00027895364,0.00035629407,0.002529767],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003402636,0.00012701417,0.0013536164,0.00087253976,0.00008522619,0.00074566435,0.0002474925,0.015529592,0.5143856,0.085390046,0.029061168,0.35186183],"study_design_scores_gemma":[0.00021873215,0.0007020514,0.002689464,0.00015829643,0.00013961407,0.002384731,0.000052336654,0.207582,0.30095273,0.009084688,0.47594306,0.00009224997],"about_ca_topic_score_codex":0.00046137822,"about_ca_topic_score_gemma":0.00086678547,"teacher_disagreement_score":0.008042605,"about_ca_system_score_codex":0.00039970907,"about_ca_system_score_gemma":0.0004051178,"threshold_uncertainty_score":0.026905179},"labels":[],"label_agreement":null},{"id":"W2540986639","doi":"10.1109/edssc.2005.1635283","title":"A Segmented Digital Pulse Width Modulator with Self-Calibration for Low-Power SMPS","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Pulse-width modulation; Converters; Power (physics); CMOS; Electronic engineering; Calibration; Delta-sigma modulation; Pulse (music); Computer science; Physics; Electrical engineering; Engineering; Voltage","score_opus":0.0027774120071525805,"score_gpt":0.17401037160404098,"score_spread":0.1712329595968884,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540986639","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20247588,0.0019597304,0.7786826,0.00041486163,0.00025591764,0.0001692198,0.00017760028,0.0034009165,0.012463417],"genre_scores_gemma":[0.6851948,0.0005812935,0.30326787,0.00027565655,0.00011451697,0.00013165557,0.00019518784,0.00007403063,0.010165118],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999778,0.00004558375,0.000011712907,0.000040830862,0.000110911285,0.000012998903],"domain_scores_gemma":[0.99977463,0.00007555623,0.000031797666,0.000032659314,0.0000716864,0.000013711318],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024475614,0.00022594459,0.00018802588,0.00026332066,0.00023177148,0.00031649304,0.0006557338,0.00035696468,0.002350208],"category_scores_gemma":[0.0006949499,0.000119505436,0.00012609478,0.00034957568,0.00016970646,0.00058396265,0.00019328686,0.00039159876,0.0006702959],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002877841,0.000054427375,0.00070604304,0.00015979195,0.000021377988,0.00015230553,0.00014536781,0.0025707455,0.77386725,0.005000311,0.0011374474,0.21589711],"study_design_scores_gemma":[0.00012644092,0.0015632046,0.0041097733,0.00008247732,0.00009566778,0.002240128,0.00008698456,0.14064224,0.7643067,0.0033419426,0.083362855,0.000041489646],"about_ca_topic_score_codex":0.00022743552,"about_ca_topic_score_gemma":0.0006845698,"teacher_disagreement_score":0.002350208,"about_ca_system_score_codex":0.00026724752,"about_ca_system_score_gemma":0.0003377456,"threshold_uncertainty_score":0.00786221},"labels":[],"label_agreement":null},{"id":"W2543394388","doi":"10.1109/icecs.2003.1301846","title":"A 4Gb/s CMOS fully-differential analog dual delay-locked loop clock/data recovery circuit","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"CMOS; Computer science; Dual loop; Jitter; Electronic engineering; Data recovery; Power (physics); Signal edge; Clock domain crossing; Synchronous circuit; Electrical engineering; Loop (graph theory); Clock signal; Computer hardware; Engineering; Physics; Analog signal","score_opus":0.032756781039124036,"score_gpt":0.2425613099744616,"score_spread":0.20980452893533758,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2543394388","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43073538,0.0031736044,0.51925474,0.0012488798,0.00080844987,0.00048965827,0.001470058,0.017823061,0.024996093],"genre_scores_gemma":[0.7745326,0.00051394524,0.20727663,0.0005892737,0.000142838,0.00010609465,0.00066108943,0.000108495915,0.016068982],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99978286,0.000024944204,0.000015121576,0.000051872394,0.000085735606,0.000039478546],"domain_scores_gemma":[0.9997557,0.000042895732,0.000039077615,0.000032482203,0.000109298606,0.000020607287],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018334508,0.00029581267,0.00033860558,0.000450175,0.00032842832,0.0006117413,0.0009754834,0.00048558728,0.0070145186],"category_scores_gemma":[0.00035679762,0.00021701242,0.00019836759,0.0003672251,0.00023358554,0.00063751225,0.00028878424,0.00030169563,0.0010041978],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005439042,0.000096350406,0.001632536,0.000367905,0.000059320257,0.0003575515,0.00011430801,0.0030163564,0.70622015,0.0056920843,0.0051140487,0.27678543],"study_design_scores_gemma":[0.00026167938,0.0021719,0.0038902478,0.00008250181,0.00028176693,0.0029372524,0.000091229005,0.06902751,0.81784415,0.0019153518,0.10139396,0.00010244726],"about_ca_topic_score_codex":0.0008165545,"about_ca_topic_score_gemma":0.0013053754,"teacher_disagreement_score":0.0070145186,"about_ca_system_score_codex":0.0005236387,"about_ca_system_score_gemma":0.00060169626,"threshold_uncertainty_score":0.023465872},"labels":[],"label_agreement":null},{"id":"W2543751186","doi":"10.1109/icsict.2004.1436837","title":"Digital domain time amplification in CMOS process","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Computer science; Amplifier; Electronic engineering; Time domain; Picosecond; Process (computing); Figure of merit; Implementation; Domain (mathematical analysis); Engineering; Physics; Optics","score_opus":0.0050179348970900255,"score_gpt":0.22061205068082784,"score_spread":0.21559411578373783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2543751186","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056390006,0.0073251994,0.8276526,0.0013949943,0.0008187128,0.00015782012,0.00022245657,0.0015491225,0.10448911],"genre_scores_gemma":[0.58993405,0.007751737,0.3550305,0.00063174526,0.0003590845,0.00014591176,0.00015629167,0.00013369737,0.04585697],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982846,0.000013616719,0.000007770524,0.000036357233,0.00009822203,0.000015575954],"domain_scores_gemma":[0.9998785,0.000045486933,0.00001712544,0.000015761054,0.000037818718,0.000005224413],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001223644,0.0002603939,0.00016225438,0.00018612403,0.000213477,0.00074493885,0.00034205482,0.00043142747,0.003569337],"category_scores_gemma":[0.0005095418,0.00014942905,0.00017684697,0.0002409126,0.00033626336,0.000849986,0.00033320856,0.00049969746,0.0015827375],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012318246,0.000024735322,0.00029041935,0.00045548985,0.000015327869,0.00042716414,0.00023073319,0.009529793,0.5876469,0.3008789,0.0027308876,0.09764649],"study_design_scores_gemma":[0.00006311213,0.00053471647,0.0005372403,0.00017689503,0.0000564333,0.0026703528,0.0000815547,0.08234713,0.59748936,0.079868495,0.23610468,0.00007000008],"about_ca_topic_score_codex":0.00030879345,"about_ca_topic_score_gemma":0.00027935312,"teacher_disagreement_score":0.003569337,"about_ca_system_score_codex":0.00046041913,"about_ca_system_score_gemma":0.00019396869,"threshold_uncertainty_score":0.0119405985},"labels":[],"label_agreement":null},{"id":"W2544328230","doi":"10.1109/icasic.2007.4415568","title":"High-speed baud-rate clock and data recovery","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Baud; Jitter; Computer science; Filter (signal processing); Detector; Clock recovery; Real-time computing; Electronic engineering; Clock signal; Transmission (telecommunications); Telecommunications; Engineering","score_opus":0.025362961981567914,"score_gpt":0.26327946853492856,"score_spread":0.23791650655336066,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2544328230","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18307726,0.0022285732,0.7960753,0.00041032772,0.00021819769,0.00016532336,0.00015786433,0.002866964,0.014800221],"genre_scores_gemma":[0.7318773,0.0011409258,0.2539647,0.00018846609,0.00018681333,0.000061308056,0.00020116328,0.00010927112,0.01227007],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999548,0.000043846572,0.000022221844,0.00006384398,0.0002707255,0.000051350446],"domain_scores_gemma":[0.9993851,0.0001616354,0.00007933769,0.00011879981,0.00023438034,0.000020732643],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037462363,0.0002164035,0.0002839448,0.0004940505,0.0002697349,0.00088574545,0.0006813805,0.00046296333,0.0027775867],"category_scores_gemma":[0.00148843,0.00015847867,0.00015382502,0.0004966392,0.00022311196,0.001024996,0.00040319338,0.00040125623,0.0010932762],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00061555806,0.00012154962,0.0026205103,0.0003327404,0.000035970625,0.0003233367,0.00028178727,0.008779481,0.48860425,0.019171337,0.0023367794,0.47677663],"study_design_scores_gemma":[0.00012544091,0.00078434637,0.0038082304,0.000095351366,0.00006581889,0.0022589357,0.00011904447,0.14898744,0.76850647,0.005144171,0.070016176,0.000088609806],"about_ca_topic_score_codex":0.0004620591,"about_ca_topic_score_gemma":0.00065823336,"teacher_disagreement_score":0.0027775867,"about_ca_system_score_codex":0.0002294949,"about_ca_system_score_gemma":0.00032699615,"threshold_uncertainty_score":0.009291947},"labels":[],"label_agreement":null},{"id":"W2545143618","doi":"10.1109/icm.2008.5393824","title":"Time evolution of the voltage-controlled signal in charge pump PLL applications","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Transient (computer programming); Frequency synthesizer; SIGNAL (programming language); Voltage; Voltage-controlled oscillator; Charge pump; Transient voltage suppressor; Filter (signal processing); Electronic engineering; CMOS; Loop (graph theory); Control theory (sociology); Computer science; PLL multibit; Physics; Electrical engineering; Engineering; Capacitor; Phase noise; Mathematics; Control (management)","score_opus":0.006805557426067841,"score_gpt":0.19457022832755436,"score_spread":0.18776467090148652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2545143618","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5866586,0.00065554987,0.40184578,0.0002537437,0.000042678847,0.000034236884,0.00014769494,0.0008181185,0.0095436135],"genre_scores_gemma":[0.99199826,0.000102980746,0.006819652,0.000014092434,0.000003786093,0.000006569992,0.00004621326,0.00003380728,0.00097466743],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999012,0.000014984654,0.0000033374688,0.000018193492,0.000048113227,0.000014114553],"domain_scores_gemma":[0.999721,0.00017929485,0.000030093648,0.000014045187,0.000047108584,0.00000840971],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021020653,0.00015498193,0.00010328377,0.00022928318,0.00013866337,0.00039631347,0.00021261735,0.00032261887,0.001112682],"category_scores_gemma":[0.0013688965,0.00008243409,0.000083867504,0.00029462943,0.0002142907,0.00044274825,0.00009667459,0.0002724137,0.00020991151],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00066349836,0.00009184574,0.008025131,0.00028343828,0.00003981643,0.0010684308,0.00073082093,0.2806471,0.5145942,0.05096194,0.0009361361,0.14195755],"study_design_scores_gemma":[0.000009993718,0.0001510297,0.0040784925,0.000020607327,0.00001409418,0.0003265261,0.000059964932,0.8911384,0.097846374,0.0035658944,0.002769146,0.00001949783],"about_ca_topic_score_codex":0.0007121609,"about_ca_topic_score_gemma":0.0004498353,"teacher_disagreement_score":0.001112682,"about_ca_system_score_codex":0.00033359762,"about_ca_system_score_gemma":0.00013871203,"threshold_uncertainty_score":0.0037222505},"labels":[],"label_agreement":null},{"id":"W2545325326","doi":"10.1109/asscc.2007.4425722","title":"A 3.3 GHz LC-based digitally controlled oscillator with 5kHz frequency resolution","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase noise; Center frequency; Frequency synthesizer; Frequency offset; Digitally controlled oscillator; Frequency multiplier; Variable-frequency oscillator; CMOS; 500 kHz; Voltage-controlled oscillator; Offset (computer science); Radio spectrum; Frequency band; Frequency modulation; Electronic engineering; Materials science; Electrical engineering; Optoelectronics; Computer science; Phase-locked loop; Radio frequency; Voltage; Bandwidth (computing); Engineering; Telecommunications; Orthogonal frequency-division multiplexing; Band-pass filter","score_opus":0.005796594064401451,"score_gpt":0.20271432188708485,"score_spread":0.1969177278226834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2545325326","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4930827,0.0042582494,0.45415172,0.0011852998,0.0008011749,0.00031933552,0.0009674905,0.0056662657,0.03956772],"genre_scores_gemma":[0.81862575,0.00062251923,0.16688162,0.0004611737,0.00023483235,0.00010586025,0.00034347235,0.00018124213,0.0125434995],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996604,0.000024645778,0.000017306997,0.000101109574,0.00015784019,0.000038686376],"domain_scores_gemma":[0.9997614,0.000061870734,0.000043044653,0.000027890967,0.00007406575,0.000031858315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021089714,0.00021763695,0.00037501025,0.0004821704,0.00026214359,0.00036389817,0.0005736076,0.00045819383,0.0023909027],"category_scores_gemma":[0.00040299757,0.00013286395,0.00016586552,0.00042675735,0.00017997703,0.00035176106,0.00025967814,0.00040525687,0.00065859605],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013399307,0.00004246585,0.0006748325,0.00016001749,0.000011119795,0.0001990119,0.00008723437,0.0006201296,0.9302646,0.0013801759,0.0012243645,0.065202065],"study_design_scores_gemma":[0.000106016705,0.00058812887,0.0040721656,0.000047477446,0.00007557808,0.002617417,0.000038061586,0.018266117,0.9168817,0.0004357667,0.05679513,0.00007657697],"about_ca_topic_score_codex":0.0005481965,"about_ca_topic_score_gemma":0.0010993253,"teacher_disagreement_score":0.0023909027,"about_ca_system_score_codex":0.00036922077,"about_ca_system_score_gemma":0.0003055813,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W2546326652","doi":"10.1109/edssc.2003.1283573","title":"A delay-locked frequency synthesizer with low phase noise performance","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"dBc; Phase noise; Frequency synthesizer; Jitter; Frequency offset; Phase-locked loop; Offset (computer science); Signal generator; Direct digital synthesizer; CMOS; Electrical engineering; Electronic engineering; Frequency multiplier; Computer science; Engineering; Orthogonal frequency-division multiplexing; Voltage","score_opus":0.006056638556692325,"score_gpt":0.21153656572135238,"score_spread":0.20547992716466004,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2546326652","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42857933,0.0027761108,0.53753203,0.00064876117,0.0003675582,0.00021195039,0.00039843997,0.00843333,0.021052448],"genre_scores_gemma":[0.81867176,0.00030864598,0.17200945,0.00024512215,0.00019356098,0.00005913446,0.00023067229,0.00017057684,0.008111101],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99953413,0.00006643191,0.000027162181,0.00012849455,0.00020796327,0.00003587101],"domain_scores_gemma":[0.9996043,0.00010148721,0.000091992864,0.000044033215,0.00012661547,0.000031582706],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023731736,0.00028323155,0.00036533724,0.0002856222,0.00028731636,0.0004900764,0.00057129445,0.00046425793,0.0021316519],"category_scores_gemma":[0.00082495215,0.00016221726,0.00016386076,0.00021803782,0.00022401105,0.0004208008,0.00017067607,0.00029637385,0.0013861061],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015438274,0.000048147624,0.00050347607,0.00011868145,0.000014894316,0.00017013356,0.00006086058,0.00082152593,0.91575253,0.002412739,0.00067371054,0.079268984],"study_design_scores_gemma":[0.00015895856,0.0013393154,0.0021496275,0.000022013579,0.000074524265,0.0022979237,0.000019384164,0.023738584,0.94598603,0.00078244385,0.02339204,0.000039016035],"about_ca_topic_score_codex":0.00020969388,"about_ca_topic_score_gemma":0.0003827364,"teacher_disagreement_score":0.0021316519,"about_ca_system_score_codex":0.00022668604,"about_ca_system_score_gemma":0.00022529901,"threshold_uncertainty_score":0.00713104},"labels":[],"label_agreement":null},{"id":"W2546910098","doi":"10.1109/apccas.2004.1412763","title":"Symbol-spaced delay circuit design with half-rate clock timing for multi-taps FIR filter as pre-emphasis","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Emphasis (telecommunications); Jitter; Retiming; Computer science; Backplane; Electronic engineering; Symbol rate; Filter (signal processing); CMOS; Finite impulse response; Electrical engineering; Computer hardware; Engineering; Telecommunications; Bit error rate; Decoding methods","score_opus":0.05903935526207706,"score_gpt":0.2827518048592943,"score_spread":0.22371244959721723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2546910098","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1544038,0.0016706451,0.8315342,0.00029186433,0.0003604454,0.00021743382,0.00016302241,0.0021486836,0.009209774],"genre_scores_gemma":[0.7958962,0.00047806508,0.19831462,0.00015428317,0.00007325386,0.00008238714,0.00013260562,0.00005652911,0.0048121507],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999863,0.000020385425,0.000010915997,0.00003658147,0.0000461276,0.000022879503],"domain_scores_gemma":[0.9998005,0.000044889955,0.00004157268,0.000022422842,0.00007731651,0.000013211839],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014335006,0.0002455909,0.00017650297,0.00025368115,0.00021533406,0.00042767916,0.0007941906,0.00037197096,0.002841022],"category_scores_gemma":[0.00030568798,0.00013607994,0.00018599915,0.00021740612,0.0001451814,0.0003188675,0.00011494071,0.00025457912,0.00037799432],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004063029,0.00011870898,0.0012079015,0.00043025764,0.000111520596,0.0002833464,0.00017552452,0.031969734,0.7498216,0.017679408,0.002744435,0.19505127],"study_design_scores_gemma":[0.00023011696,0.0022475224,0.0019290972,0.00006791031,0.00026538625,0.0015268,0.00006596911,0.3195018,0.6262908,0.0027900573,0.04503854,0.000045973862],"about_ca_topic_score_codex":0.0008774946,"about_ca_topic_score_gemma":0.0021338135,"teacher_disagreement_score":0.002841022,"about_ca_system_score_codex":0.000541002,"about_ca_system_score_gemma":0.00054448954,"threshold_uncertainty_score":0.009504199},"labels":[],"label_agreement":null},{"id":"W2547084050","doi":"10.1109/ccece.2016.7726620","title":"Ultra-low voltage and low power ring oscillator for wireless sensor network using CMOS varactor","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Varicap; CMOS; Electrical engineering; Capacitor; Low-power electronics; Ultra low power; Voltage; Ring oscillator; Wireless sensor network; Voltage-controlled oscillator; Low voltage; Electronic engineering; Power (physics); Engineering; Computer science; Capacitance; Physics; Power consumption; Electrode; Computer network","score_opus":0.011282697771366552,"score_gpt":0.22773553015262496,"score_spread":0.2164528323812584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2547084050","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.50064194,0.0052595194,0.48023137,0.0007041451,0.00030023145,0.00008974486,0.00019387533,0.0016013947,0.0109777795],"genre_scores_gemma":[0.94010884,0.0007954534,0.054018036,0.000109079265,0.00006958234,0.000020704374,0.00007598362,0.00004064784,0.004761616],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998828,0.000014446028,0.0000063451785,0.000038190163,0.000043820157,0.000014371853],"domain_scores_gemma":[0.99991643,0.000023453613,0.000021371912,0.000007601896,0.000023965535,0.000007173483],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012676688,0.00021264066,0.00014872313,0.00013983088,0.00012454465,0.00028296947,0.0006317596,0.00027475445,0.0010287708],"category_scores_gemma":[0.00021004907,0.00012694276,0.00017576519,0.00014125273,0.000101172955,0.00042945487,0.00017001647,0.0002082787,0.0002566433],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008342961,0.000021008542,0.0006411498,0.00010980209,0.00001974534,0.00013354231,0.00004442879,0.0015657381,0.9649031,0.0020865628,0.0003817643,0.030009737],"study_design_scores_gemma":[0.00011608734,0.001610153,0.003413834,0.000039663228,0.00014952935,0.0018642705,0.00007464837,0.08721034,0.8796535,0.0012345494,0.02457688,0.000056549045],"about_ca_topic_score_codex":0.00030413826,"about_ca_topic_score_gemma":0.0010374389,"teacher_disagreement_score":0.0010287708,"about_ca_system_score_codex":0.00020076169,"about_ca_system_score_gemma":0.00021617954,"threshold_uncertainty_score":0.0034415722},"labels":[],"label_agreement":null},{"id":"W2547507558","doi":"10.1109/newcas.2016.7604735","title":"Data transient insensitive phase-locked loops","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Detector; Phase detector; Lock (firearm); Transient (computer programming); Phase (matter); Physics; Phase detector characteristic; Phase frequency detector; Loop (graph theory); Computer science; Control theory (sociology); Electronic engineering; Optics; Engineering; Voltage; Mathematics; Charge pump","score_opus":0.04972662647430311,"score_gpt":0.2924969344924086,"score_spread":0.2427703080181055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2547507558","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.67113376,0.00081991084,0.32044697,0.000061558494,0.00006191966,0.000056088145,0.00007979994,0.000607099,0.006732937],"genre_scores_gemma":[0.9900619,0.0001044913,0.008725798,0.00002242011,0.000007908949,0.000010285978,0.000030351595,0.000019122132,0.0010178377],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994742,0.00005711638,0.000023619494,0.00009551976,0.00029779453,0.000051841744],"domain_scores_gemma":[0.9990723,0.0004907008,0.00015405787,0.00009633957,0.00015719724,0.000029247218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034595383,0.00016248444,0.00028981996,0.00030709125,0.00015868676,0.00042196386,0.0004796992,0.0002773524,0.0010520653],"category_scores_gemma":[0.0015702359,0.00010977771,0.00014996504,0.00035152506,0.00028781398,0.0005893442,0.00026223506,0.00028823194,0.00021441618],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001194275,0.00008917531,0.0061920304,0.00026547175,0.000057571735,0.00043380947,0.00024985638,0.04343085,0.84932303,0.008335587,0.00025503084,0.09017329],"study_design_scores_gemma":[0.00007756777,0.0010269539,0.0067066215,0.000025299023,0.000080896745,0.0008844719,0.00007938687,0.4732467,0.5105892,0.0019818714,0.0052514565,0.000049562426],"about_ca_topic_score_codex":0.0002419312,"about_ca_topic_score_gemma":0.00021678432,"teacher_disagreement_score":0.0010520653,"about_ca_system_score_codex":0.00025210113,"about_ca_system_score_gemma":0.00017713994,"threshold_uncertainty_score":0.0035194755},"labels":[],"label_agreement":null},{"id":"W2551272880","doi":"10.1109/socdc.2010.5682938","title":"Pico-second time interval amplification","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"CMOS; Interval (graph theory); Control theory (sociology); Voltage; Phase detector; Dead time; Detector; Computer science; Picosecond; Amplifier; Electronic engineering; Physics; Mathematics; Electrical engineering; Engineering; Optics; Telecommunications; Control (management)","score_opus":0.007280468887566802,"score_gpt":0.22020474351841463,"score_spread":0.21292427463084782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2551272880","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26536447,0.003415827,0.6665338,0.0008160601,0.0011699146,0.0001685082,0.0003167442,0.005206776,0.057007957],"genre_scores_gemma":[0.84750247,0.00055062055,0.13035631,0.00033898218,0.00021386272,0.00008160554,0.00022218423,0.00011568493,0.020618342],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996124,0.00003567471,0.000013906174,0.000081866936,0.000204945,0.00005123762],"domain_scores_gemma":[0.9997069,0.00012171576,0.000030594598,0.000053604268,0.0000652011,0.000021915452],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020137458,0.0002884392,0.00021048129,0.0003457471,0.00019510461,0.0005399102,0.0007492815,0.000367762,0.0050219265],"category_scores_gemma":[0.00062874536,0.0001389274,0.00019108153,0.00025646522,0.00024576986,0.0005341422,0.00039820815,0.00047602147,0.0010592645],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045584224,0.00010249659,0.0016092893,0.0001702939,0.00003458378,0.00024958092,0.00018573653,0.0030231639,0.78417236,0.016792664,0.0020049026,0.19119914],"study_design_scores_gemma":[0.00006268243,0.0005891354,0.0026179014,0.000034635217,0.00004648781,0.0019186705,0.0000558124,0.09376887,0.8257371,0.0039065178,0.07119933,0.00006286484],"about_ca_topic_score_codex":0.00031018496,"about_ca_topic_score_gemma":0.0006440866,"teacher_disagreement_score":0.0050219265,"about_ca_system_score_codex":0.0004934681,"about_ca_system_score_gemma":0.00020374784,"threshold_uncertainty_score":0.016800046},"labels":[],"label_agreement":null},{"id":"W2560521353","doi":"10.1109/tcsii.2016.2636327","title":"All-Digital Time-Mode Direct-Form All-Pole Biquadratic Filter Realization","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Realization (probability); Distortion (music); Filter (signal processing); Butterworth filter; Noise (video); Computer science; Electronic engineering; SIGNAL (programming language); Digital filter; Mode (computer interface); Low-pass filter; Electronic circuit; Mathematics; Engineering; Telecommunications; Electrical engineering; Prototype filter; Bandwidth (computing); Artificial intelligence; Statistics","score_opus":0.017740762943783902,"score_gpt":0.23860621952375946,"score_spread":0.22086545657997556,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2560521353","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021609377,0.00059564004,0.9507638,0.00016332245,0.00014151592,0.00010053142,0.00015747019,0.0018515096,0.024616951],"genre_scores_gemma":[0.4226334,0.0009401029,0.54958653,0.0002297223,0.00014338302,0.00016598431,0.00045909287,0.00013873045,0.025702994],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998692,0.000013780287,0.0000093501385,0.000024120938,0.00006349569,0.000020019095],"domain_scores_gemma":[0.99992096,0.000011513072,0.000007894721,0.000015248882,0.000037477334,0.000007027378],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014846088,0.00041590194,0.00020803936,0.00032842642,0.00020773865,0.0006635393,0.00052962714,0.00046333924,0.0060751466],"category_scores_gemma":[0.00027624928,0.00016622397,0.00024297742,0.00027709233,0.00013974503,0.00047277307,0.00017229683,0.00043702312,0.0022917849],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002386341,0.00007146198,0.0002632344,0.00048403174,0.000034705146,0.00021553159,0.00017913873,0.0053615742,0.57587004,0.064772554,0.004198072,0.348311],"study_design_scores_gemma":[0.000122027086,0.0013818946,0.0017751375,0.00007591235,0.00009521642,0.0025368305,0.00008773806,0.13040125,0.60257286,0.01682749,0.24404787,0.00007571374],"about_ca_topic_score_codex":0.0004149424,"about_ca_topic_score_gemma":0.000720928,"teacher_disagreement_score":0.0060751466,"about_ca_system_score_codex":0.0003251431,"about_ca_system_score_gemma":0.00034791682,"threshold_uncertainty_score":0.020323396},"labels":[],"label_agreement":null},{"id":"W2584415150","doi":"10.1109/icecs.2016.7841284","title":"Single-ended impedance-modulation equalization for low-power differential voltage-mode drivers","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"CMOS; Output impedance; Electrical impedance; Electronic engineering; Modulation (music); Input impedance; Transistor; Equalization (audio); Voltage; Electrical engineering; Computer science; Engineering; Channel (broadcasting); Physics; Acoustics","score_opus":0.015203153109309578,"score_gpt":0.2576784318370591,"score_spread":0.2424752787277495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2584415150","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17818546,0.00069482584,0.81515473,0.00013837026,0.00016485337,0.00010578865,0.000058462116,0.000991192,0.004506247],"genre_scores_gemma":[0.8605226,0.00027040215,0.13368046,0.00011959916,0.0000960582,0.000039328665,0.00008101634,0.00006168461,0.0051288237],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997503,0.00003932729,0.000020373778,0.00005109176,0.00010912502,0.000029678862],"domain_scores_gemma":[0.9996642,0.000084286425,0.00006373004,0.000046241606,0.00012681617,0.000014782779],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020214736,0.00034908764,0.00020884107,0.0002759321,0.0002118096,0.00046971356,0.00092744856,0.00037504671,0.0018719854],"category_scores_gemma":[0.000542179,0.00017834287,0.00019300843,0.00027464496,0.00021981711,0.0008551132,0.0002838279,0.00032608243,0.0005418688],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003218284,0.00010311377,0.0013189693,0.00020314273,0.00004368661,0.00016670146,0.0001542054,0.0045818053,0.804618,0.009003055,0.00078212883,0.17870341],"study_design_scores_gemma":[0.0000841667,0.00097551727,0.0028732158,0.000042245378,0.000075015494,0.00083127,0.000052648982,0.12972301,0.840852,0.002769719,0.021668166,0.000052980296],"about_ca_topic_score_codex":0.00019253786,"about_ca_topic_score_gemma":0.0006214811,"teacher_disagreement_score":0.0018719854,"about_ca_system_score_codex":0.00044202147,"about_ca_system_score_gemma":0.00028606397,"threshold_uncertainty_score":0.006262362},"labels":[],"label_agreement":null},{"id":"W2585026918","doi":"10.1109/tmtt.2016.2647698","title":"A 28-GHz Quadrature Fractional-N Frequency Synthesizer for 5G Transceivers With Less Than 100-fs Jitter Based on Cascaded PLL Architecture","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Microwave Theory and Techniques","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":95,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; Samsung; Alberta Innovates - Technology Futures","keywords":"Phase-locked loop; PLL multibit; Phase noise; Jitter; Electronic engineering; CMOS; dBc; Quadrature (astronomy); Frequency synthesizer; Transceiver; Physics; Engineering","score_opus":0.01283329424077095,"score_gpt":0.24416816706314756,"score_spread":0.2313348728223766,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2585026918","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2605017,0.002043191,0.71630996,0.00042973383,0.0002556349,0.0002371555,0.00018082977,0.002163448,0.01787829],"genre_scores_gemma":[0.82510376,0.00048648004,0.16974297,0.00015356347,0.00014852898,0.000054244814,0.00013647189,0.000053182033,0.004120764],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999728,0.000027057844,0.000013220335,0.00006940687,0.00013324856,0.00002900196],"domain_scores_gemma":[0.99985826,0.000029995597,0.00003801738,0.0000193062,0.00004315479,0.000011276973],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002489205,0.00036748813,0.00026415146,0.00038417394,0.00034086354,0.00035915512,0.000773214,0.00037368358,0.0019929183],"category_scores_gemma":[0.00032126837,0.00018356706,0.0002635452,0.00025723223,0.00018341378,0.000489943,0.00020504501,0.0002794978,0.00045991904],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025990742,0.00008444583,0.00132649,0.000146331,0.000032732823,0.00030749277,0.00007811751,0.0069239377,0.85922724,0.0075378283,0.0014032518,0.122672305],"study_design_scores_gemma":[0.00022968721,0.0025657327,0.005295724,0.00006140172,0.00020371197,0.0027679885,0.000055899327,0.23863782,0.681661,0.0029235145,0.06549502,0.00010242001],"about_ca_topic_score_codex":0.0005721549,"about_ca_topic_score_gemma":0.0022852197,"teacher_disagreement_score":0.0019929183,"about_ca_system_score_codex":0.00052821095,"about_ca_system_score_gemma":0.0003909742,"threshold_uncertainty_score":0.0066669583},"labels":[],"label_agreement":null},{"id":"W2587314600","doi":"10.1109/asscc.2016.7844142","title":"Fractional-N DPLL based low power clocking architecture for 1–14 Gb/s multi-standard transmitter","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Jitter; Phase-locked loop; DPLL algorithm; SerDes; Transmitter; Computer science; Electronic engineering; Ring (chemistry); Power (physics); Ring oscillator; Physics; Electrical engineering; CMOS; Engineering; Telecommunications","score_opus":0.011875016650285189,"score_gpt":0.24619627394106755,"score_spread":0.23432125729078235,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2587314600","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19559506,0.0024760184,0.77497333,0.00069580897,0.00033906204,0.00014315403,0.00022724875,0.004645258,0.02090502],"genre_scores_gemma":[0.75221694,0.00067279796,0.23495705,0.00041816154,0.00019534925,0.00006367764,0.00023681055,0.00009377707,0.011145409],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979454,0.000028889519,0.0000157504,0.00006013782,0.000070583614,0.000030128456],"domain_scores_gemma":[0.9998728,0.00002718292,0.00003124864,0.000020961885,0.000036713267,0.000011123848],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022047598,0.0002545818,0.00026019264,0.00043224482,0.00041546466,0.00051467394,0.0009430233,0.00039770606,0.0029683558],"category_scores_gemma":[0.00025141417,0.00015249777,0.0001812566,0.00041379116,0.0002664494,0.00066274795,0.00025372446,0.00040551307,0.0006887502],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004082183,0.000111016416,0.0010109919,0.00022643805,0.000035927373,0.00024096161,0.000161922,0.0051725996,0.72146827,0.011987778,0.0024640276,0.25671187],"study_design_scores_gemma":[0.00022007823,0.0013552029,0.0027620257,0.00007910563,0.00016875962,0.0014726189,0.0000719866,0.18518291,0.7328234,0.004734678,0.07105351,0.00007576576],"about_ca_topic_score_codex":0.00073106645,"about_ca_topic_score_gemma":0.0023826815,"teacher_disagreement_score":0.0029683558,"about_ca_system_score_codex":0.0007703119,"about_ca_system_score_gemma":0.00040821024,"threshold_uncertainty_score":0.009930074},"labels":[],"label_agreement":null},{"id":"W2591934597","doi":"10.1109/mwscas.2016.7870024","title":"Experimental operation of time-mode building blocks using a time-mode switched-delay unit","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Linearity; Transfer function; Limit (mathematics); Computer science; Electronic engineering; Mode (computer interface); Filter (signal processing); Data conversion; Engineering; Electrical engineering; Computer hardware; Mathematics","score_opus":0.01807784159281699,"score_gpt":0.29581365001007504,"score_spread":0.27773580841725803,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2591934597","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9677432,0.00023216166,0.027954392,0.00006292871,0.000052911655,0.00010995317,0.00023872692,0.0007383375,0.0028673687],"genre_scores_gemma":[0.984594,0.00008788482,0.013297678,0.000017141325,0.000009740528,0.0000594197,0.000104720944,0.00007827738,0.001751066],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99953413,0.00007172714,0.00002297076,0.000091932394,0.0001949084,0.00008425593],"domain_scores_gemma":[0.9988213,0.0004895678,0.00020763844,0.0001856407,0.00020738732,0.00008842502],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050609367,0.0006218754,0.00030326645,0.00034215805,0.000308279,0.00041687582,0.0010294027,0.0006477889,0.0030730872],"category_scores_gemma":[0.0012415289,0.00024234048,0.0002058319,0.00042618474,0.0003906858,0.00072882965,0.000332675,0.0005346954,0.00064110896],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043656264,0.00009738131,0.0004836621,0.00015959046,0.000020516212,0.00011002676,0.00017155588,0.0014237015,0.9889204,0.0010391684,0.00011860842,0.007018928],"study_design_scores_gemma":[0.000028140492,0.0009960217,0.0006861154,0.000006307038,0.000015034206,0.0000752416,0.000025004148,0.00451347,0.9923449,0.00007240049,0.0012295864,0.000007808068],"about_ca_topic_score_codex":0.00061770796,"about_ca_topic_score_gemma":0.00050120626,"teacher_disagreement_score":0.0030730872,"about_ca_system_score_codex":0.00042040745,"about_ca_system_score_gemma":0.00026770783,"threshold_uncertainty_score":0.0102805495},"labels":[],"label_agreement":null},{"id":"W2593216110","doi":"","title":"A fully-electronic time-stretch system","year":2006,"lang":"en","type":"article","venue":"International Symposium on Antenna Technology and Applied Electromagnetics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut National de la Recherche Scientifique","funders":"","keywords":"Magnification; SIGNAL (programming language); Computer science; Analog multiplier; Analog signal; Multiplier (economics); Electronic engineering; Microstrip; Dispersion (optics); Signal processing; Acoustics; Optics; Physics; Digital signal processing; Computer hardware; Engineering; Computer vision","score_opus":0.0019104362889004745,"score_gpt":0.17625313268649043,"score_spread":0.17434269639758995,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2593216110","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5313161,0.0010119028,0.41831535,0.0005926396,0.00045074426,0.0002595424,0.00046441198,0.004849508,0.042739768],"genre_scores_gemma":[0.8863096,0.0002252736,0.09385609,0.00014971921,0.000106754866,0.00008640682,0.00013023545,0.00004958903,0.019086441],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998425,0.000012211814,0.000009054578,0.000045245397,0.00007360678,0.000017269458],"domain_scores_gemma":[0.9998653,0.000024089028,0.000022162898,0.000035106466,0.0000310694,0.000022231548],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012734892,0.00019315496,0.00012542216,0.00013856635,0.00027607812,0.00047049104,0.0006223121,0.00029430012,0.008053371],"category_scores_gemma":[0.00022401617,0.00012523872,0.00009429926,0.00012951197,0.00020368939,0.000795758,0.0004890432,0.00019083882,0.00095845293],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036296452,0.00010632358,0.000887346,0.000121139405,0.000019750927,0.00025034425,0.00012434754,0.004385369,0.83654517,0.013802481,0.0020129401,0.14138179],"study_design_scores_gemma":[0.00019315036,0.0021609433,0.005106674,0.00005167761,0.000067233654,0.0020779981,0.00008548187,0.12472135,0.7681021,0.0064718253,0.09083792,0.00012373416],"about_ca_topic_score_codex":0.00019943227,"about_ca_topic_score_gemma":0.00027059446,"teacher_disagreement_score":0.008053371,"about_ca_system_score_codex":0.00019838347,"about_ca_system_score_gemma":0.0001954515,"threshold_uncertainty_score":0.02694118},"labels":[],"label_agreement":null},{"id":"W2593679862","doi":"10.1007/s10470-017-0949-8","title":"Time-interleaved pulse-shrinking time-to-digital converter with reduced conversion time","year":2017,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Differential nonlinearity; Time-to-digital converter; Jitter; Integral nonlinearity; Materials science; CMOS; Pulse (music); Electronic engineering; Pulse-width modulation; Residual; Pulse shaping; Computer science; Voltage; Converters; Optoelectronics; Power (physics); Physics; Electrical engineering; Engineering; Clock signal","score_opus":0.009696094781243824,"score_gpt":0.21246396732927078,"score_spread":0.20276787254802695,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2593679862","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20082662,0.0016293734,0.7689789,0.000383226,0.00045484924,0.00016612555,0.00022390821,0.003546197,0.023790749],"genre_scores_gemma":[0.6589735,0.000627504,0.32585585,0.0004034254,0.00015360682,0.00008890853,0.0002606074,0.00015703026,0.013479618],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977404,0.00002063449,0.000015838523,0.000054641056,0.000113525646,0.000021260545],"domain_scores_gemma":[0.9997205,0.000065156724,0.000036953264,0.000059953563,0.000097304306,0.000020166988],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017638216,0.00029157015,0.000330762,0.0005451412,0.00034264408,0.00051056664,0.00087796926,0.00044622985,0.003893528],"category_scores_gemma":[0.00042746434,0.00020280802,0.00020316994,0.00083347247,0.00018509333,0.0007863246,0.0002989045,0.00061542814,0.00096246245],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003666521,0.00019856782,0.00039868674,0.00013785686,0.000023785877,0.00019819496,0.00007925436,0.0030578745,0.7801076,0.005134659,0.0014476466,0.20884915],"study_design_scores_gemma":[0.00010142393,0.00050933025,0.0017310606,0.000027974882,0.0000710293,0.0018456575,0.000032730597,0.1316521,0.84571236,0.0017124963,0.016548399,0.000055434924],"about_ca_topic_score_codex":0.00031289313,"about_ca_topic_score_gemma":0.0007416656,"teacher_disagreement_score":0.003893528,"about_ca_system_score_codex":0.00022714428,"about_ca_system_score_gemma":0.0004038779,"threshold_uncertainty_score":0.013025165},"labels":[],"label_agreement":null},{"id":"W2594227949","doi":"10.1109/sirf.2017.7874373","title":"A 10-GS/s track-and-hold circuit for a 7-bit Square Kilometre Array ADC in 65-nm","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Spurious-free dynamic range; Dynamic range; Electrical engineering; Total harmonic distortion; dBc; CMOS; Physics; Nyquist–Shannon sampling theorem; Voltage; Electronic engineering; Engineering; Optics","score_opus":0.036227579393641164,"score_gpt":0.2688696770940901,"score_spread":0.23264209770044894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2594227949","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.62508523,0.0012699265,0.3393401,0.0011421348,0.00055930694,0.000816106,0.0017478168,0.013221733,0.01681765],"genre_scores_gemma":[0.891253,0.00017244923,0.10166812,0.0005295539,0.000066337096,0.000118213546,0.0003571613,0.00015174318,0.005683549],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99953234,0.00003833351,0.000026687596,0.00013800267,0.00020205435,0.00006260151],"domain_scores_gemma":[0.99947315,0.00018498205,0.00011716981,0.00005879836,0.000108278626,0.000057648012],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000416875,0.0004380654,0.00034672266,0.00048108213,0.0004098526,0.00068398786,0.0010990953,0.0006361906,0.005442201],"category_scores_gemma":[0.0007914991,0.00024347579,0.0001399744,0.00044733807,0.00022143348,0.0007183244,0.00025816832,0.0005388619,0.0011391237],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043865363,0.00018292658,0.004178955,0.00027169898,0.00006304927,0.0003278303,0.0001848948,0.0013081399,0.90742236,0.0022540034,0.0032636013,0.08010389],"study_design_scores_gemma":[0.00014635302,0.0021029743,0.0101686455,0.00007536483,0.00012841182,0.0022994203,0.00013968753,0.039094564,0.911167,0.0005748529,0.03401584,0.00008699101],"about_ca_topic_score_codex":0.0013603987,"about_ca_topic_score_gemma":0.0039619505,"teacher_disagreement_score":0.005442201,"about_ca_system_score_codex":0.00081128825,"about_ca_system_score_gemma":0.0011633155,"threshold_uncertainty_score":0.018206},"labels":[],"label_agreement":null},{"id":"W2612556938","doi":"","title":"Adaptive receivers for high-speed wireline links","year":2013,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Wireline; Automatic gain control; Preamplifier; Electronic engineering; Engineering; Electrical engineering; Computer science; Wireless; Amplifier; Telecommunications","score_opus":0.014232356333039658,"score_gpt":0.245174439801289,"score_spread":0.23094208346824935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2612556938","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08510847,0.0009856309,0.906481,0.00011688221,0.000078423494,0.00006330242,0.00003474987,0.0010031105,0.0061284257],"genre_scores_gemma":[0.69238245,0.0015259936,0.28982744,0.00013855935,0.00017457957,0.00012942906,0.000102789425,0.0001486892,0.015570049],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998006,0.00003131446,0.000008938419,0.000045925488,0.000090004476,0.000023282653],"domain_scores_gemma":[0.9997416,0.00008391037,0.000077879246,0.000027536107,0.000061030267,0.000008075652],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025220835,0.00039188465,0.00022511157,0.00026109072,0.0001983553,0.0004651266,0.00070779474,0.0005050073,0.0021860444],"category_scores_gemma":[0.0005348381,0.00022884508,0.00026803705,0.00023052869,0.00018984987,0.00070565776,0.00033598792,0.00055184524,0.0008634774],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020347795,0.00007306626,0.0014030341,0.0002141908,0.00004993013,0.00014903213,0.00017670177,0.09083326,0.7006119,0.020523388,0.0010455928,0.18471648],"study_design_scores_gemma":[0.00006749271,0.00097197056,0.0019753494,0.00007234671,0.00011048927,0.00041024154,0.00005870258,0.5771373,0.36694357,0.005645466,0.04653219,0.00007490923],"about_ca_topic_score_codex":0.00024175062,"about_ca_topic_score_gemma":0.00041195663,"teacher_disagreement_score":0.0021860444,"about_ca_system_score_codex":0.00045839726,"about_ca_system_score_gemma":0.0001867562,"threshold_uncertainty_score":0.007313013},"labels":[],"label_agreement":null},{"id":"W2661498989","doi":"10.1109/ccece.2017.7946760","title":"Design of a time mode SerDes using differential pulse position modulation (DPPM)","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"SerDes; CMOS; Computer science; Electronic engineering; Modulation (music); Bandwidth (computing); Clock recovery; Chip; Pulse-amplitude modulation; Pulse-position modulation; Pulse-frequency modulation; Electronic circuit; Frequency modulation; Pulse (music); Computer hardware; Clock signal; Electrical engineering; Amplitude modulation; Engineering; Telecommunications; Acoustics","score_opus":0.03206971307987649,"score_gpt":0.2761073781456658,"score_spread":0.24403766506578933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2661498989","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11793791,0.0006742092,0.8715964,0.00020752958,0.00030954301,0.00027922934,0.00014085368,0.0011404573,0.007713848],"genre_scores_gemma":[0.6969173,0.00051066093,0.29597458,0.00018669457,0.000108320026,0.00013531174,0.00014474694,0.00004248136,0.0059799496],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997844,0.000035591504,0.000019615778,0.0000664068,0.00007023233,0.000023762837],"domain_scores_gemma":[0.99970824,0.00006324597,0.00006429068,0.000037797174,0.00010838551,0.00001813772],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033738982,0.0003017523,0.0003047626,0.00035333633,0.00017608961,0.00050223834,0.0007644752,0.0003657952,0.0010608],"category_scores_gemma":[0.00037322697,0.00022050123,0.00022918744,0.00019404953,0.00021604086,0.0004129101,0.0001943419,0.00030445072,0.00044075583],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004070136,0.00011666229,0.0018478648,0.0003300129,0.00009144118,0.00054437044,0.0001784539,0.011701335,0.8381934,0.019376282,0.0016608364,0.1255523],"study_design_scores_gemma":[0.00012709605,0.0013928744,0.0014750777,0.00004141493,0.00010777217,0.0015783479,0.000042375148,0.12992713,0.82685643,0.0008454533,0.037570417,0.000035626326],"about_ca_topic_score_codex":0.0001829164,"about_ca_topic_score_gemma":0.0003619565,"teacher_disagreement_score":0.0010608,"about_ca_system_score_codex":0.00030697943,"about_ca_system_score_gemma":0.00035596406,"threshold_uncertainty_score":0.003548801},"labels":[],"label_agreement":null},{"id":"W2709676056","doi":"10.1109/ecctd.2007.4529613","title":"T1/E1/J1 receiver in CMOS","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"CMOS; Chip; SIGNAL (programming language); Power (physics); Electrical engineering; Electronic engineering; Computer science; Radio receiver design; Process (computing); Engineering; Physics; Channel (broadcasting)","score_opus":0.006016333270813219,"score_gpt":0.22151674274726707,"score_spread":0.21550040947645385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2709676056","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7261192,0.0006178696,0.25128463,0.00029317333,0.000062683794,0.00015195998,0.00050813734,0.0027195883,0.018242767],"genre_scores_gemma":[0.9800305,0.00016781018,0.015831405,0.000033878598,0.000007636113,0.00004227425,0.00007208188,0.000040916202,0.0037736038],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997168,0.000033275282,0.000012656217,0.000047866986,0.00014538482,0.000043961885],"domain_scores_gemma":[0.9998381,0.000047905174,0.000035288245,0.000015617097,0.000054566186,0.000008454653],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017886552,0.00027380494,0.0002850993,0.00014885835,0.00025077089,0.00035755255,0.00054138375,0.0004980792,0.0020882257],"category_scores_gemma":[0.00039114605,0.0001363826,0.00029630068,0.00013106104,0.00017617794,0.00039356694,0.00015850452,0.00020593435,0.0007793063],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00058778195,0.000114365714,0.004892964,0.00050951773,0.00013376484,0.0008258613,0.0004699483,0.44857264,0.4930776,0.009940232,0.0016556573,0.03921966],"study_design_scores_gemma":[0.000079408645,0.0009734084,0.0028011394,0.000041358056,0.00010280987,0.00048779068,0.000060695205,0.8273259,0.16116354,0.0009885248,0.0059394045,0.00003600083],"about_ca_topic_score_codex":0.003269907,"about_ca_topic_score_gemma":0.0019664536,"teacher_disagreement_score":0.003269907,"about_ca_system_score_codex":0.00046804245,"about_ca_system_score_gemma":0.00034245042,"threshold_uncertainty_score":0.0069857836},"labels":[],"label_agreement":null},{"id":"W2728034738","doi":"10.1109/jssc.2017.2715160","title":"Fractional-N DPLL-Based Low-Power Clocking Architecture for 1–14 Gb/s Multi-Standard Transmitter","year":2017,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Phase-locked loop; Jitter; SerDes; PLL multibit; DPLL algorithm; Transmitter; Bandwidth (computing); Electronic engineering; Computer science; Dither; Physics; Electrical engineering; Telecommunications; Engineering","score_opus":0.026079255127193023,"score_gpt":0.301203419560944,"score_spread":0.275124164433751,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2728034738","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25624722,0.0023470891,0.7108781,0.00074996153,0.00043903917,0.00021393877,0.0003583444,0.0058293487,0.022936992],"genre_scores_gemma":[0.7618067,0.0005062335,0.22668147,0.0004136701,0.00015814457,0.00007283789,0.00027428317,0.00008044194,0.010006313],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998273,0.000022824619,0.000012876862,0.00004761371,0.000061072584,0.000028408269],"domain_scores_gemma":[0.99988127,0.000022089207,0.000029651117,0.000019387238,0.00003626707,0.000011313557],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019656817,0.00025694445,0.00028156955,0.0003650218,0.00038365825,0.0004914386,0.0011092863,0.00040206878,0.0028626688],"category_scores_gemma":[0.00020886895,0.00014817406,0.00016632021,0.00043615536,0.000258614,0.0006314104,0.00027463635,0.00040546726,0.0007356401],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036719706,0.00013855196,0.0009027324,0.00021089129,0.0000386148,0.00022677911,0.00013583274,0.004593178,0.7866017,0.010032145,0.0030057512,0.19374657],"study_design_scores_gemma":[0.00019848582,0.0014389459,0.0024412393,0.00007936416,0.00015058977,0.0012615462,0.00006674896,0.17456792,0.7564119,0.0038265765,0.059486113,0.000070515816],"about_ca_topic_score_codex":0.000776677,"about_ca_topic_score_gemma":0.0027628252,"teacher_disagreement_score":0.0028626688,"about_ca_system_score_codex":0.0007869135,"about_ca_system_score_gemma":0.00053002685,"threshold_uncertainty_score":0.009576559},"labels":[],"label_agreement":null},{"id":"W2734818042","doi":"10.1109/rfic.2017.7969007","title":"Multi-standard 5 Gbps to 28.2 Gbps adaptive, single voltage SerDes transceiver with analog FIR and 2-tap unrolled DFE in 28nm CMOS","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Institute of Public Health Inspectors","funders":"","keywords":"Transceiver; SerDes; Transmitter; CMOS; Finite impulse response; Computer science; Electronic engineering; Intersymbol interference; Electrical engineering; Engineering; Telecommunications; Decoding methods; Channel (broadcasting)","score_opus":0.026682898589230987,"score_gpt":0.24948696374109253,"score_spread":0.22280406515186155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2734818042","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.489509,0.0019245592,0.45082423,0.0010327677,0.0005499693,0.00047840574,0.00096245256,0.009872383,0.044846155],"genre_scores_gemma":[0.7544827,0.0008813088,0.1925393,0.00035495227,0.00016138572,0.00014714306,0.0007376867,0.00030178495,0.050393675],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99980694,0.000023527926,0.0000114851355,0.000049530474,0.00007969527,0.000028853643],"domain_scores_gemma":[0.9998549,0.0000332031,0.000024016614,0.000017262542,0.000058614245,0.00001195177],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024294986,0.00035928405,0.0003236987,0.0003645852,0.0002749481,0.00047576948,0.0006774528,0.0003277105,0.0057125445],"category_scores_gemma":[0.0003223108,0.00019180859,0.00021883092,0.00025412004,0.00017980619,0.00069053785,0.0002726452,0.0004037318,0.0014960726],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003911643,0.0001062681,0.0018984423,0.00032291267,0.00007972361,0.000530671,0.0002480274,0.004838679,0.85237175,0.0071418206,0.0069791493,0.12509127],"study_design_scores_gemma":[0.00016185518,0.0021404466,0.0030315146,0.00012096408,0.00015882439,0.0025019646,0.00020134059,0.043165464,0.8322237,0.0020432682,0.11417679,0.00007391439],"about_ca_topic_score_codex":0.00044365894,"about_ca_topic_score_gemma":0.0015737241,"teacher_disagreement_score":0.0057125445,"about_ca_system_score_codex":0.00050753955,"about_ca_system_score_gemma":0.00035700673,"threshold_uncertainty_score":0.019110322},"labels":[],"label_agreement":null},{"id":"W2737902658","doi":"10.1109/tvlsi.2017.2724600","title":"Time-Domain Arithmetic Logic Unit With Built-In Interconnect","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Arithmetic logic unit; CMOS; Computation; Encoder; Electronic engineering; Time domain; Logic gate; Computer hardware; Algorithm; Engineering","score_opus":0.017321915736508257,"score_gpt":0.25169936120525027,"score_spread":0.234377445468742,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2737902658","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26274514,0.0027525525,0.6634754,0.00065700285,0.0006248024,0.00037116837,0.0004806749,0.012702067,0.05619122],"genre_scores_gemma":[0.7598067,0.00047235694,0.22421816,0.00028234275,0.00014493497,0.00011829856,0.00039245212,0.00014565827,0.014419049],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998054,0.00002168988,0.000017877375,0.000044550176,0.000071134185,0.00003933932],"domain_scores_gemma":[0.99985397,0.000024958375,0.000030444882,0.0000331318,0.000044219552,0.000013279245],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010555945,0.00039083257,0.0002809935,0.0004294745,0.00030412027,0.0006424209,0.0011980862,0.00040492322,0.0045341034],"category_scores_gemma":[0.000292245,0.00018449372,0.0002027388,0.0005052155,0.00016293593,0.0009093774,0.00037591366,0.0004047424,0.0014569924],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00064983167,0.00028411238,0.002572947,0.00086693856,0.00010221888,0.00091682654,0.00023247754,0.017115299,0.53826857,0.043143153,0.009932852,0.3859148],"study_design_scores_gemma":[0.0001339676,0.0020377254,0.0021169097,0.000113918126,0.00024699842,0.002572553,0.00009880658,0.23705785,0.6086584,0.0053807115,0.14147681,0.00010538237],"about_ca_topic_score_codex":0.00049024925,"about_ca_topic_score_gemma":0.0010722685,"teacher_disagreement_score":0.0045341034,"about_ca_system_score_codex":0.00044793863,"about_ca_system_score_gemma":0.0006716243,"threshold_uncertainty_score":0.015168071},"labels":[],"label_agreement":null},{"id":"W2756606683","doi":"10.1109/mwscas.2017.8052978","title":"An adaptive edge decision feedback equalizer with 4PAM signalling","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; CMOS; Backplane; Computer science; Cadence; Electronic engineering; Signal edge; Equalizer; Adaptive equalizer; Attenuation; Enhanced Data Rates for GSM Evolution; Channel (broadcasting); Control theory (sociology); Engineering; Computer hardware; Telecommunications; Physics","score_opus":0.030649143612855624,"score_gpt":0.28503881301677975,"score_spread":0.2543896694039241,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2756606683","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11464918,0.00095911964,0.87208134,0.00048047656,0.0003380805,0.00011472072,0.00013668659,0.0012831734,0.009957233],"genre_scores_gemma":[0.71234316,0.00042138324,0.27531403,0.00052032573,0.00015725255,0.0000813273,0.0001527801,0.000037072215,0.010972655],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997547,0.000036356665,0.000013295159,0.000060403443,0.000099479665,0.00003566816],"domain_scores_gemma":[0.99986684,0.00004602249,0.000018098952,0.000014457153,0.00004660364,0.000007930953],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024807962,0.00035170774,0.00024902777,0.00035672195,0.00027273592,0.00046767984,0.0005858043,0.00062226166,0.0020267873],"category_scores_gemma":[0.0004479322,0.0002094473,0.0002146979,0.00022170157,0.00017158905,0.0005341295,0.00029755846,0.00051386637,0.0005172397],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007520865,0.00015570209,0.0016384266,0.0001374909,0.000084432606,0.00041390804,0.00008547669,0.022639731,0.637987,0.009734691,0.0019951623,0.32437593],"study_design_scores_gemma":[0.00017721183,0.0009276226,0.0024833372,0.000060655126,0.00014459333,0.0012318256,0.00003927702,0.56034064,0.40010598,0.0025897939,0.031813458,0.00008549316],"about_ca_topic_score_codex":0.00051641377,"about_ca_topic_score_gemma":0.0012580113,"teacher_disagreement_score":0.0020267873,"about_ca_system_score_codex":0.00023588266,"about_ca_system_score_gemma":0.00027605233,"threshold_uncertainty_score":0.0067803264},"labels":[],"label_agreement":null},{"id":"W2758026207","doi":"10.1109/mwscas.2017.8053014","title":"Low-power all-digital ΔΣ TDC with bi-directional gated delay line time integrator","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Oversampling; Integrating ADC; CMOS; Electronic engineering; Capacitor; Jitter; Time delay and integration; Electrical engineering; SIGNAL (programming language); Noise (video); Computer science; Physics; Voltage; Engineering; Optics","score_opus":0.008628174772928396,"score_gpt":0.228568035125009,"score_spread":0.2199398603520806,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2758026207","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12107957,0.0016889254,0.85764503,0.00037700887,0.00031246716,0.00025135282,0.00018853626,0.0042675748,0.014189554],"genre_scores_gemma":[0.7207535,0.000558296,0.26959133,0.00034779377,0.000080138445,0.00008133751,0.00014324066,0.00012115452,0.008323195],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999551,0.00003465713,0.000024248675,0.000074483185,0.00027699603,0.000038489216],"domain_scores_gemma":[0.99963784,0.00009618703,0.00004722386,0.000052377138,0.00014133981,0.000025105819],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028973984,0.00031980456,0.0002915151,0.0004955969,0.0003124165,0.0009102014,0.00091540697,0.00045077322,0.0021955026],"category_scores_gemma":[0.0007590038,0.00018623802,0.0001565208,0.0005575322,0.00021586275,0.0005576823,0.00026672674,0.0005113754,0.00059782807],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040529907,0.00012341628,0.0015610025,0.0003640902,0.000035802303,0.00044346717,0.00024577073,0.003853557,0.7639087,0.010369957,0.002092844,0.21659608],"study_design_scores_gemma":[0.00011428296,0.00078852085,0.0018403353,0.000066649285,0.00007817278,0.0022989311,0.00006835278,0.14794123,0.79792655,0.0014832423,0.04731878,0.00007498105],"about_ca_topic_score_codex":0.0011944165,"about_ca_topic_score_gemma":0.0022155726,"teacher_disagreement_score":0.0021955026,"about_ca_system_score_codex":0.0005607792,"about_ca_system_score_gemma":0.0008323701,"threshold_uncertainty_score":0.0073447227},"labels":[],"label_agreement":null},{"id":"W2758171403","doi":"10.1109/iscas.2017.8050739","title":"A 0.13 μm CMOS fully integrated 0.1 ∼ 12 GHz frequency synthesizer for avionic SDR applications","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Université du Québec à Montréal","funders":"","keywords":"Frequency synthesizer; Phase noise; Voltage-controlled oscillator; dBc; Phase-locked loop; CMOS; Avionics; Frequency offset; Electronic engineering; Electrical engineering; Direct digital synthesizer; Capacitor; Bandwidth (computing); Software-defined radio; Engineering; Computer science; Telecommunications; Voltage; Orthogonal frequency-division multiplexing; Channel (broadcasting)","score_opus":0.020788741027140005,"score_gpt":0.26505308557128693,"score_spread":0.24426434454414692,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2758171403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22145897,0.0030015912,0.7519435,0.000438168,0.00045961433,0.00027911668,0.0005836983,0.0047933096,0.017042002],"genre_scores_gemma":[0.6602674,0.00076015474,0.32365555,0.0002918821,0.00010912732,0.00010121824,0.00040115925,0.00015643086,0.0142571805],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997472,0.000024171,0.0000133264,0.000068179164,0.00011500183,0.000032061525],"domain_scores_gemma":[0.99979085,0.000039516985,0.00004445633,0.00002162075,0.00008004186,0.00002348202],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023729767,0.0003659504,0.0004045619,0.00028717177,0.00020259559,0.00053118856,0.0008187352,0.00046829347,0.002170562],"category_scores_gemma":[0.00039348626,0.00021795032,0.0002756686,0.00019182102,0.0001313741,0.00043062356,0.00020039505,0.0004134976,0.0007623135],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010063163,0.000038583014,0.0003369807,0.00016062771,0.00002457135,0.00013402454,0.000062556755,0.0014094049,0.938348,0.0018369838,0.00088682777,0.056660697],"study_design_scores_gemma":[0.0001252322,0.003108944,0.006128443,0.000063753956,0.000197664,0.0022593269,0.000070492446,0.048477642,0.8678241,0.0010397261,0.07060491,0.000099603116],"about_ca_topic_score_codex":0.00079146365,"about_ca_topic_score_gemma":0.0020307803,"teacher_disagreement_score":0.002170562,"about_ca_system_score_codex":0.00039762337,"about_ca_system_score_gemma":0.0006061956,"threshold_uncertainty_score":0.0072612762},"labels":[],"label_agreement":null},{"id":"W2758584561","doi":"10.1109/mwscas.2017.8053096","title":"1-1 MASH ΔΣ time-to-digital converter with differential cascode time integrator","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Cascode; Integrator; Jitter; Electronic engineering; Time-to-digital converter; Inverter; CMOS; Computer science; Cadence; Adder; Rise time; Voltage; Electrical engineering; Engineering; Amplifier","score_opus":0.005087197098753268,"score_gpt":0.1956459049836857,"score_spread":0.19055870788493243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2758584561","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13075961,0.0019954105,0.83883446,0.000527377,0.0004884725,0.0002170519,0.0001953755,0.003181425,0.023800815],"genre_scores_gemma":[0.7758578,0.00068717875,0.21394953,0.00030458672,0.00014088373,0.00006151626,0.00013044795,0.000063519554,0.008804575],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99959975,0.000037233447,0.000023807892,0.0001008468,0.00020423923,0.00003414264],"domain_scores_gemma":[0.9997687,0.000052873453,0.000032289652,0.000046580983,0.00008311517,0.00001652636],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022326113,0.00032653756,0.00025845377,0.0004204271,0.00042241684,0.00085366936,0.0009571991,0.0005970058,0.0023948618],"category_scores_gemma":[0.0004654692,0.00024648395,0.0002549041,0.0004506578,0.0002048205,0.0006471213,0.00023093238,0.00045460317,0.00063708104],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033190835,0.00017037113,0.0030664508,0.00037381536,0.00009385916,0.0006886354,0.00024046488,0.020101428,0.58237934,0.03421655,0.0037266405,0.35461053],"study_design_scores_gemma":[0.00011295804,0.0013199076,0.0031366972,0.00008779246,0.00019343411,0.004962872,0.00009344425,0.38505462,0.51908183,0.006365724,0.07946485,0.00012586631],"about_ca_topic_score_codex":0.00062079285,"about_ca_topic_score_gemma":0.0018706198,"teacher_disagreement_score":0.0023948618,"about_ca_system_score_codex":0.0005008254,"about_ca_system_score_gemma":0.0004998499,"threshold_uncertainty_score":0.0080115795},"labels":[],"label_agreement":null},{"id":"W2759627086","doi":"10.1109/mwscas.2017.8053222","title":"All-digital ΔΣ TDC with differential bi-directional gated-delay-line time integrator","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; CMOS; Quantization (signal processing); Time-to-digital converter; Electronic engineering; Integrating ADC; Figure of merit; Time delay and integration; Computer science; Line (geometry); Electrical engineering; Bandwidth (computing); Engineering; Voltage; Jitter; Capacitor; Telecommunications; Mathematics; Algorithm","score_opus":0.012191224083689592,"score_gpt":0.23386560913641596,"score_spread":0.22167438505272638,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2759627086","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15698041,0.003095869,0.8206317,0.00047993014,0.00055686064,0.0002862071,0.00025392795,0.004160734,0.013554317],"genre_scores_gemma":[0.76521856,0.00059352716,0.2287338,0.0003563308,0.000086303306,0.00007468508,0.00013757114,0.00008075583,0.004718546],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994005,0.000046515182,0.000039938383,0.00010404832,0.00036077795,0.000048261376],"domain_scores_gemma":[0.9995443,0.00009555871,0.00006268447,0.00007611574,0.0001847794,0.000036496087],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039585604,0.00032373326,0.00029742118,0.0005608433,0.0003448172,0.00089561,0.0010995525,0.0005538495,0.0016278846],"category_scores_gemma":[0.0010327543,0.00020209937,0.00017145477,0.0006272057,0.00030416233,0.00072452327,0.00039047838,0.0005097774,0.00041347335],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005357818,0.0001184842,0.001683972,0.00044002535,0.000042227024,0.00037963266,0.00023078502,0.0063615046,0.7264808,0.013226764,0.002419234,0.24808082],"study_design_scores_gemma":[0.00013033449,0.0008700106,0.0018583632,0.000082793835,0.00008439943,0.0022756008,0.000063672676,0.21980388,0.72681,0.0020132607,0.045910243,0.000097511256],"about_ca_topic_score_codex":0.0013446715,"about_ca_topic_score_gemma":0.0023814011,"teacher_disagreement_score":0.0016278846,"about_ca_system_score_codex":0.0007433128,"about_ca_system_score_gemma":0.0010418216,"threshold_uncertainty_score":0.005445838},"labels":[],"label_agreement":null},{"id":"W2760715461","doi":"10.1109/mwscas.2017.8053246","title":"Adaptive data-transition decision feedback equalizer for serial links","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; State (computer science); Algorithm","score_opus":0.08352146569776053,"score_gpt":0.33364894642713866,"score_spread":0.2501274807293781,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2760715461","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15279502,0.00065016735,0.8393348,0.00039496634,0.00016699072,0.000055085868,0.0000774576,0.00064034294,0.005885152],"genre_scores_gemma":[0.92512417,0.0002753242,0.068892494,0.00011422024,0.000031440028,0.00004866996,0.000056799894,0.000014582189,0.005442272],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997986,0.000045093075,0.000012896203,0.00004389962,0.00006894823,0.00003063349],"domain_scores_gemma":[0.99976593,0.00010024829,0.00003561876,0.000019136389,0.00007207288,0.0000069139787],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036876908,0.00038260582,0.00023547413,0.00022841604,0.0003444635,0.00041197627,0.0004492844,0.00050316454,0.0016021797],"category_scores_gemma":[0.00080197083,0.000152108,0.00020019071,0.00029136922,0.00025160387,0.0005447016,0.00029727546,0.0005649234,0.00020047379],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010660271,0.00025190302,0.0033567683,0.00030085113,0.00010553634,0.00067144906,0.00031635156,0.36493823,0.3061261,0.03950073,0.0039438945,0.27942216],"study_design_scores_gemma":[0.000051422212,0.00016412446,0.0005750631,0.000018022321,0.000027045502,0.00014339211,0.000020337366,0.954917,0.03869767,0.002614009,0.0027512175,0.000020720492],"about_ca_topic_score_codex":0.0016375436,"about_ca_topic_score_gemma":0.0031515486,"teacher_disagreement_score":0.0016375436,"about_ca_system_score_codex":0.00047426662,"about_ca_system_score_gemma":0.00035493475,"threshold_uncertainty_score":0.0053598285},"labels":[],"label_agreement":null},{"id":"W2770387385","doi":"10.23919/ursigass.2017.8105269","title":"Tunable C-section phaser for dynamic analog signal processing","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phaser; Passband; Analog signal processing; Signal processing; Electronic engineering; SIGNAL (programming language); Computer science; Electrical engineering; Digital signal processing; Engineering; Band-pass filter","score_opus":0.01814352983017844,"score_gpt":0.2899608451427859,"score_spread":0.2718173153126075,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2770387385","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11653789,0.004753679,0.8640058,0.00041170296,0.0004930553,0.00016936827,0.00009194959,0.0013608683,0.01217564],"genre_scores_gemma":[0.7349298,0.001325289,0.2561773,0.0006339394,0.00043284273,0.00008772684,0.00011074883,0.00011902665,0.006183174],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99969494,0.00004971905,0.000014053516,0.000099903424,0.00011662853,0.000024771804],"domain_scores_gemma":[0.99966776,0.000112939226,0.000073413205,0.000041874886,0.00008444008,0.000019483008],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034571512,0.00043980984,0.00024585234,0.00035096836,0.00024709996,0.0004998861,0.0011173513,0.000846375,0.0016106141],"category_scores_gemma":[0.0004447018,0.00017133466,0.00026738746,0.0003519603,0.00034741583,0.0007683833,0.00029581465,0.00068957964,0.0009321971],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017862605,0.000040953528,0.00025391392,0.00013639867,0.000017828574,0.00014354361,0.000026373838,0.002370325,0.9331437,0.010829043,0.00070555724,0.05215375],"study_design_scores_gemma":[0.00010572154,0.0012835144,0.0009361957,0.000038042006,0.00007969306,0.0016475803,0.000024466428,0.06292436,0.8866367,0.00219642,0.04406389,0.000063482395],"about_ca_topic_score_codex":0.00013591783,"about_ca_topic_score_gemma":0.00018890333,"teacher_disagreement_score":0.0016106141,"about_ca_system_score_codex":0.0003863007,"about_ca_system_score_gemma":0.00023146386,"threshold_uncertainty_score":0.0053880215},"labels":[],"label_agreement":null},{"id":"W2774249069","doi":"10.1109/tcsi.2017.2771141","title":"Design of High-Order Type-II Delay-Locked Loops With a Fast-Settling-Zero-Overshoot Step Response and Large Jitter-Rejection Capabilities","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Overshoot (microwave communication); Phase margin; Jitter; Delay-locked loop; Transfer function; Control theory (sociology); Settling time; Filter (signal processing); Step response; Computer science; Realization (probability); Electronic engineering; Phase-locked loop; Stability (learning theory); CMOS; Engineering; Control engineering; Amplifier; Mathematics; Operational amplifier","score_opus":0.014724527530663212,"score_gpt":0.2178232354718029,"score_spread":0.20309870794113968,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2774249069","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021790033,0.00012845824,0.9752181,0.000047481026,0.000028209623,0.00008594219,0.000019339106,0.00055416184,0.002128288],"genre_scores_gemma":[0.567794,0.00014879386,0.42920348,0.00008360888,0.000030145358,0.00016818028,0.000043891614,0.00007161834,0.002456367],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99977297,0.000040621893,0.000014200741,0.000042643016,0.00010358998,0.000026020707],"domain_scores_gemma":[0.9996183,0.0001407149,0.000084153246,0.000033356035,0.000095638534,0.000027741296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042983124,0.0004121126,0.00022473028,0.0002734319,0.00026108552,0.00067108625,0.0006433566,0.00037716446,0.0011370222],"category_scores_gemma":[0.000843305,0.00021126283,0.00021484125,0.00013354296,0.00029317822,0.00033403074,0.00022585737,0.0003574893,0.00030546947],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028951015,0.00013046943,0.0013749345,0.0005631868,0.0000767547,0.00025115733,0.00051426375,0.11814383,0.63113594,0.031319443,0.0011281699,0.21507236],"study_design_scores_gemma":[0.00025577136,0.0008811884,0.00083852996,0.000039067367,0.000055227225,0.00044760574,0.000066828004,0.6459687,0.32057115,0.0054631564,0.025365118,0.000047659996],"about_ca_topic_score_codex":0.00047662674,"about_ca_topic_score_gemma":0.0008144854,"teacher_disagreement_score":0.0011370222,"about_ca_system_score_codex":0.0006236212,"about_ca_system_score_gemma":0.0005362677,"threshold_uncertainty_score":0.0045247674},"labels":[],"label_agreement":null},{"id":"W2781943524","doi":"10.1109/jssc.2017.2777099","title":"Channel-Adaptive ADC and TDC for 28 Gb/s PAM-4 Digital Receiver","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Successive approximation ADC; Flash ADC; Comparator; Lookup table; CMOS; Jitter; Channel (broadcasting); Computer hardware; Electronic engineering; Electrical engineering; Telecommunications; Engineering; Voltage","score_opus":0.024444885440660827,"score_gpt":0.26091259837471636,"score_spread":0.23646771293405555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2781943524","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17332378,0.0018749058,0.7780079,0.0010388341,0.0004988054,0.0005882439,0.0005381476,0.010276792,0.033852674],"genre_scores_gemma":[0.6857858,0.00051011256,0.29389113,0.00059410447,0.00015285633,0.00021871511,0.00034630354,0.00016700046,0.01833398],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994299,0.00006486961,0.000028645774,0.000095814576,0.00030697556,0.00007384296],"domain_scores_gemma":[0.99968565,0.00006580131,0.000035835415,0.000055140943,0.00013839685,0.000019149586],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044794098,0.000370827,0.0003353338,0.00062328525,0.00031761295,0.00053362746,0.0011005397,0.0006552238,0.0071428465],"category_scores_gemma":[0.00072592974,0.00020526744,0.00018427765,0.00049176335,0.0002365006,0.000717803,0.0003484051,0.00069558603,0.0023403594],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005276545,0.00012680553,0.0019209094,0.00032488295,0.00004163525,0.0003257653,0.00013967085,0.0041182535,0.72296846,0.008732901,0.0058971406,0.254876],"study_design_scores_gemma":[0.00014133002,0.0009486074,0.0036012407,0.00007543137,0.00010212563,0.0021885866,0.00008193529,0.1145204,0.81387824,0.001389251,0.06297633,0.00009643257],"about_ca_topic_score_codex":0.00075289136,"about_ca_topic_score_gemma":0.0013035727,"teacher_disagreement_score":0.0071428465,"about_ca_system_score_codex":0.00063036935,"about_ca_system_score_gemma":0.00074282597,"threshold_uncertainty_score":0.023895204},"labels":[],"label_agreement":null},{"id":"W2782092621","doi":"10.1109/icam.2017.8242150","title":"Low-power adaptive edge decision feedback equalizer for serial links with 4PAM signaling","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Jitter; CMOS; Computer science; Electronic engineering; Baud; Pulse-amplitude modulation; Adaptive equalizer; Ring oscillator; Channel (broadcasting); Control theory (sociology); Engineering; Telecommunications; Equalization (audio); Pulse (music); Transmission (telecommunications)","score_opus":0.025767286239844405,"score_gpt":0.27593399950320874,"score_spread":0.2501667132633643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2782092621","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22778258,0.0008115425,0.7626661,0.00026954716,0.00014821312,0.00008362965,0.00008259403,0.00087006955,0.007285736],"genre_scores_gemma":[0.8607237,0.00032138312,0.13049483,0.00019479715,0.00008149555,0.000050102193,0.00011061935,0.0000311553,0.007991925],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99982506,0.000026417538,0.000010816062,0.00003616646,0.0000770504,0.000024582509],"domain_scores_gemma":[0.99985504,0.00005395747,0.000027021953,0.000011240035,0.000046285026,0.000006467154],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021053871,0.00037044223,0.00018330889,0.0003137561,0.00029420134,0.00035039452,0.0005038859,0.00031732206,0.002297867],"category_scores_gemma":[0.0004220027,0.00016113657,0.00014540029,0.00020310505,0.00014878341,0.0005055416,0.00026897757,0.00041443127,0.00035957136],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006832864,0.00013653182,0.0024566485,0.00018117134,0.00005969271,0.00027502177,0.00013276072,0.018383509,0.6525785,0.0066528176,0.0015022535,0.31695777],"study_design_scores_gemma":[0.00012483615,0.00074380846,0.0025574784,0.0000500786,0.000098156175,0.00051399216,0.000066292654,0.43448812,0.5417909,0.0014470224,0.018068505,0.00005074851],"about_ca_topic_score_codex":0.000599894,"about_ca_topic_score_gemma":0.0020139425,"teacher_disagreement_score":0.002297867,"about_ca_system_score_codex":0.00029213636,"about_ca_system_score_gemma":0.00026221081,"threshold_uncertainty_score":0.0076871514},"labels":[],"label_agreement":null},{"id":"W2782640296","doi":"10.1109/mwscas.2018.8624032","title":"A High Resolution MCML-based Time-to-Digital Converter Implementation","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Dynamic range; Time-to-digital converter; CMOS; Computer science; Wide dynamic range; Resolution (logic); Electronic engineering; Converters; Computer hardware; Voltage; Electrical engineering; Engineering; Telecommunications","score_opus":0.008179842590394129,"score_gpt":0.24502865452994996,"score_spread":0.23684881193955581,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2782640296","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16561809,0.0013730974,0.78104794,0.0006262255,0.0004916951,0.0005100284,0.00087616005,0.012819785,0.036636967],"genre_scores_gemma":[0.7958326,0.00024514625,0.19179796,0.00026210965,0.00011624058,0.000114536706,0.00032118263,0.00011871775,0.011191581],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968886,0.000024436356,0.000015562035,0.000067770234,0.00016885449,0.000034474986],"domain_scores_gemma":[0.9997582,0.000043379798,0.00002365247,0.00004414352,0.00010538633,0.00002537421],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021706974,0.00031988692,0.00025733426,0.0005191153,0.00020672145,0.00079039525,0.0012030681,0.00045439196,0.007054694],"category_scores_gemma":[0.00043632503,0.00017412711,0.00017019601,0.00042640127,0.00018256373,0.0006244816,0.0002873383,0.0004983862,0.0014759684],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019811574,0.00008901955,0.00061430695,0.00021921864,0.000022785884,0.00023890755,0.000092815135,0.0016577811,0.8229808,0.0050288495,0.002485887,0.16637161],"study_design_scores_gemma":[0.000112039634,0.0008376294,0.0029326463,0.000043322856,0.000058066784,0.0017339739,0.000042477786,0.08743273,0.85524505,0.0014287208,0.050055116,0.00007815201],"about_ca_topic_score_codex":0.00095482543,"about_ca_topic_score_gemma":0.0016302655,"teacher_disagreement_score":0.007054694,"about_ca_system_score_codex":0.00057625404,"about_ca_system_score_gemma":0.0005262152,"threshold_uncertainty_score":0.02360028},"labels":[],"label_agreement":null},{"id":"W2783520897","doi":"10.22215/etd/2005-10701","title":"Design of CMOS decision feedback equalizer for high speed backplane transceiver","year":2005,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Backplane; Equalizer; Transceiver; CMOS; Computer science; Electrical engineering; Engineering; Electronic engineering; Telecommunications; Computer hardware","score_opus":0.02449377703871837,"score_gpt":0.27945211402169307,"score_spread":0.2549583369829747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2783520897","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.071943305,0.0016274056,0.91145885,0.0007285702,0.0005268595,0.00026588186,0.00026250523,0.001838028,0.011348567],"genre_scores_gemma":[0.7374793,0.0012464086,0.23056372,0.0008039234,0.00034739275,0.00021324042,0.00050135603,0.00008139705,0.028763277],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99978954,0.00003044989,0.000014313639,0.000060036204,0.00006607271,0.000039620212],"domain_scores_gemma":[0.9998683,0.000037153448,0.000015439948,0.000008484325,0.000062847816,0.000007795536],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022177093,0.00039002605,0.00031101232,0.00025777356,0.00045805261,0.0008166361,0.00060193747,0.0007105762,0.005202525],"category_scores_gemma":[0.00033462868,0.0002444814,0.00021174761,0.00020771785,0.00013742762,0.000468991,0.00020541035,0.00035681584,0.00094634504],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00096961035,0.00018604439,0.002069464,0.0003813857,0.00021196745,0.00068523653,0.00027038596,0.02539965,0.67825615,0.018578013,0.008036363,0.26495567],"study_design_scores_gemma":[0.00046487327,0.002004008,0.0047762743,0.00012323668,0.00033438907,0.0019385826,0.00015579867,0.36006117,0.57235557,0.0037271897,0.053984042,0.000074866104],"about_ca_topic_score_codex":0.0012558947,"about_ca_topic_score_gemma":0.0034090057,"teacher_disagreement_score":0.005202525,"about_ca_system_score_codex":0.00054087315,"about_ca_system_score_gemma":0.0005876606,"threshold_uncertainty_score":0.017404199},"labels":[],"label_agreement":null},{"id":"W2788217959","doi":"10.1109/vlsic.2003.1221199","title":"A multiply-by-3 coupled-ring oscillator for low-power frequency synthesis","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Variable-frequency oscillator; Ring oscillator; Vackář oscillator; Swing; Frequency drift; Delay line oscillator; Voltage-controlled oscillator; Electrical engineering; Physics; Voltage; Pierce oscillator; Ring (chemistry); Digitally controlled oscillator; Harmonic oscillator; CMOS; Local oscillator; Power (physics); Optoelectronics; Engineering; Acoustics; Radio frequency; Quantum mechanics; Chemistry","score_opus":0.007259781571574105,"score_gpt":0.21563891242060693,"score_spread":0.2083791308490328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2788217959","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1618538,0.001456928,0.8241204,0.00018458793,0.00020260607,0.00018137104,0.0001310492,0.0025649786,0.009304299],"genre_scores_gemma":[0.5800598,0.0003246542,0.41425166,0.000102101076,0.000074766656,0.0000783799,0.0000972026,0.00007001354,0.0049414164],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999762,0.000033743585,0.000011548892,0.000058143494,0.00010990261,0.000024648143],"domain_scores_gemma":[0.99981385,0.00005720465,0.000035618938,0.00002953922,0.000049793387,0.000013968783],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020242743,0.00033117726,0.0002885129,0.00024213264,0.00025934586,0.00030440572,0.00071151304,0.00030426471,0.0022598547],"category_scores_gemma":[0.00036277817,0.0001915392,0.0002673742,0.00022706781,0.00021236349,0.0003326046,0.00023171138,0.00037655566,0.00064726436],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013622353,0.000040637566,0.0005081685,0.00012001558,0.000026435298,0.0001309528,0.00007672248,0.00340151,0.8973978,0.0052780597,0.0007470797,0.092136435],"study_design_scores_gemma":[0.000079002435,0.0010982213,0.0018649262,0.000033065826,0.00009782982,0.0019526903,0.000022521555,0.07000316,0.8826204,0.0018954934,0.040280152,0.000052424843],"about_ca_topic_score_codex":0.00041956952,"about_ca_topic_score_gemma":0.0013037832,"teacher_disagreement_score":0.0022598547,"about_ca_system_score_codex":0.00024554547,"about_ca_system_score_gemma":0.00027253735,"threshold_uncertainty_score":0.007559955},"labels":[],"label_agreement":null},{"id":"W2789286477","doi":"10.1109/tie.2018.2808907","title":"Frequency-Domain Power Delivery Network Self-Characterization in FPGAs for Improved System Reliability","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Industrial Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Ontario Centres of Excellence; Intel Corporation","keywords":"Reliability (semiconductor); Field-programmable gate array; Frequency domain; Computer science; Characterization (materials science); Reliability engineering; Power (physics); Circuit reliability; Embedded system; Electronic engineering; Engineering; Materials science; Nanotechnology; Physics","score_opus":0.010938500250039191,"score_gpt":0.2129853610759082,"score_spread":0.202046860825869,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2789286477","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6680449,0.00049144396,0.32169414,0.00012767191,0.000052844225,0.00007585383,0.00026906765,0.002590322,0.006653782],"genre_scores_gemma":[0.97517335,0.00008832888,0.023097625,0.000018304412,0.0000050760054,0.000018391114,0.000073433446,0.000044869146,0.0014806659],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999113,0.00001879236,0.0000046065925,0.00001596716,0.00003900658,0.00001026586],"domain_scores_gemma":[0.9998022,0.000060697756,0.000050504583,0.000032762473,0.000047893314,0.000005955382],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013597292,0.0002576318,0.00010943353,0.0003759572,0.00009687881,0.00024850172,0.0001998705,0.00010544073,0.0013384051],"category_scores_gemma":[0.00037330526,0.00007289749,0.000060944596,0.00019642709,0.000089712434,0.00029643663,0.000090791145,0.00011349252,0.00015912813],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005208986,0.00012250824,0.010954812,0.0004295236,0.00004307742,0.0005827105,0.00044998326,0.13447079,0.52058613,0.004859657,0.0026254037,0.32435456],"study_design_scores_gemma":[0.000025363073,0.0004954551,0.0137429945,0.000042411408,0.000028606795,0.00052437995,0.00011641684,0.6169024,0.35887733,0.001217272,0.00799836,0.000028979164],"about_ca_topic_score_codex":0.0008446577,"about_ca_topic_score_gemma":0.0012955107,"teacher_disagreement_score":0.0013384051,"about_ca_system_score_codex":0.0002806714,"about_ca_system_score_gemma":0.00014225459,"threshold_uncertainty_score":0.0044773817},"labels":[],"label_agreement":null},{"id":"W2789921445","doi":"10.1007/s10470-018-1126-4","title":"A 0.5-bit step multi-resolution adjustable-input range reconfigurable noise-shaping TDC using multi-step quantizer gated-ring oscillators","year":2018,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Ring oscillator; CMOS; Integral nonlinearity; Resolution (logic); 500 kHz; Electronic engineering; Time-to-digital converter; Bandwidth (computing); Dynamic range; Voltage; Sampling (signal processing); Electrical engineering; Computer science; Engineering; Detector; Converters; Jitter; Telecommunications","score_opus":0.0617182901552157,"score_gpt":0.2823242057093985,"score_spread":0.22060591555418277,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2789921445","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40587616,0.002551406,0.5598681,0.0006478261,0.00072650355,0.00040127573,0.00060369744,0.008351956,0.020973109],"genre_scores_gemma":[0.89276147,0.00016630613,0.10089926,0.00021180717,0.00005639942,0.00004821794,0.00015375888,0.00007942928,0.005623419],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996977,0.000034409994,0.000018946144,0.00010220411,0.00011208132,0.00003480505],"domain_scores_gemma":[0.99966097,0.00010308959,0.000034131088,0.00006861316,0.00009711923,0.000036088553],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032899552,0.0003014268,0.0003338273,0.0005158001,0.00041904065,0.00044766348,0.0010894134,0.00046875505,0.002791115],"category_scores_gemma":[0.0005631386,0.00016454984,0.00017662115,0.00034774572,0.00022226479,0.0004902374,0.00034618346,0.00040970763,0.0004677365],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00067561364,0.00014504793,0.0011533783,0.00019928103,0.000044926728,0.00041888698,0.00016063904,0.005531263,0.7814885,0.00449806,0.0021020418,0.20358247],"study_design_scores_gemma":[0.00025403322,0.0011778218,0.004063937,0.000074050695,0.00013903016,0.0019451926,0.000059009264,0.21432702,0.74964553,0.0011127278,0.027043859,0.0001576777],"about_ca_topic_score_codex":0.0014761448,"about_ca_topic_score_gemma":0.0032807884,"teacher_disagreement_score":0.002791115,"about_ca_system_score_codex":0.00060633686,"about_ca_system_score_gemma":0.00057454733,"threshold_uncertainty_score":0.009337187},"labels":[],"label_agreement":null},{"id":"W2791338777","doi":"10.1109/tvlsi.2017.2788882","title":"Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; National Science Foundation","keywords":"Ring oscillator; Spur; Phase-locked loop; dBc; CMOS; Voltage-controlled oscillator; Electrical engineering; Electronic engineering; Control theory (sociology); Engineering; Voltage; Phase noise; Computer science","score_opus":0.010639745173302207,"score_gpt":0.24000237530315538,"score_spread":0.22936263012985317,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2791338777","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.075998425,0.00095673924,0.9157563,0.00017001001,0.0001154482,0.00005086835,0.00004382697,0.0015991043,0.0053093187],"genre_scores_gemma":[0.7818683,0.0005609354,0.21082075,0.00022260501,0.00013089107,0.000046322475,0.00010716426,0.00019008086,0.0060529914],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99961615,0.000049462968,0.000017568544,0.00007263052,0.00021409358,0.000030066025],"domain_scores_gemma":[0.99972564,0.00008596837,0.0000679038,0.000038460235,0.00007220749,0.000009706564],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029126895,0.00043906693,0.0002510264,0.00034710678,0.00029597883,0.0004936786,0.00081465964,0.00030119182,0.0017223271],"category_scores_gemma":[0.00053727766,0.0001897704,0.00024346187,0.00027872127,0.0002854409,0.000495961,0.00030047508,0.00042686128,0.00042027666],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021089504,0.00003849107,0.0005912476,0.00019564274,0.00003076054,0.00020127527,0.0001544057,0.0041163447,0.82429,0.0071106832,0.00088102184,0.16217928],"study_design_scores_gemma":[0.00005738732,0.0006160911,0.0008965052,0.000032882683,0.00006487839,0.0007740569,0.000028464541,0.06800606,0.90680575,0.0013179174,0.021362228,0.000037720827],"about_ca_topic_score_codex":0.00036024078,"about_ca_topic_score_gemma":0.001111603,"teacher_disagreement_score":0.0017223271,"about_ca_system_score_codex":0.00040010843,"about_ca_system_score_gemma":0.00029267135,"threshold_uncertainty_score":0.005761802},"labels":[],"label_agreement":null},{"id":"W2791868503","doi":"10.1109/isscc.2018.8310281","title":"A 0.01mm<sup>2</sup> 4.6-to-5.6GHz sub-sampling type-I frequency synthesizer with −254dB FOM","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; Phase noise; Voltage-controlled oscillator; CMOS; Jitter; Noise (video); Capacitor; Electronic engineering; Ring oscillator; Electrical engineering; Frequency synthesizer; Phase detector; Engineering; Computer science; Voltage; Artificial intelligence","score_opus":0.018780460964222482,"score_gpt":0.24364718189391465,"score_spread":0.22486672092969218,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2791868503","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33913976,0.0024344567,0.4781307,0.0047468357,0.0033451458,0.0014055218,0.0059659784,0.048521496,0.116310164],"genre_scores_gemma":[0.6316703,0.00047836895,0.27240857,0.0019991444,0.00038652148,0.00031107583,0.002066137,0.0013057011,0.08937417],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992391,0.00008104602,0.00005718828,0.00023447955,0.00031364206,0.000074588446],"domain_scores_gemma":[0.99938715,0.000115502946,0.0000900349,0.000107675376,0.00022722947,0.00007241541],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052840204,0.0006805641,0.0007808458,0.00064359966,0.00077429676,0.0006914585,0.0010977801,0.0010412391,0.014894779],"category_scores_gemma":[0.00069105695,0.0003147655,0.00035377554,0.000442501,0.00022951655,0.0009434444,0.0004743175,0.00053726765,0.005940109],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000579571,0.00020040729,0.0016151842,0.00036157452,0.0000520334,0.0012867373,0.00016897502,0.0017929042,0.8659834,0.0030989128,0.024174772,0.10068555],"study_design_scores_gemma":[0.00023948122,0.0021698133,0.006619724,0.00004717266,0.0001628574,0.0051942905,0.0001665181,0.030788014,0.74821055,0.0009812738,0.20530275,0.00011749008],"about_ca_topic_score_codex":0.0009546625,"about_ca_topic_score_gemma":0.0015537322,"teacher_disagreement_score":0.014894779,"about_ca_system_score_codex":0.00062335475,"about_ca_system_score_gemma":0.00061535835,"threshold_uncertainty_score":0.049827993},"labels":[],"label_agreement":null},{"id":"W2792054835","doi":"10.1109/isscc.2018.8310206","title":"A 4-Lane 1.25-to-28.05Gb/s multi-standard 6pJ/b 40dB transceiver in 14nm FinFET with independent TX/RX rate support","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Muscular Dystrophy Canada","funders":"","keywords":"Transceiver; Computer science; Embedded system; Telecommunications; Wireless","score_opus":0.015368594351052258,"score_gpt":0.2529341386700627,"score_spread":0.23756554431901045,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2792054835","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98974437,0.00022264359,0.0048600486,0.0003302862,0.00010682037,0.000057970985,0.00051973434,0.0006936038,0.0034645286],"genre_scores_gemma":[0.9795843,0.0001888711,0.012079931,0.00015576316,0.000030250227,0.00005295104,0.00040424726,0.000048527254,0.0074553182],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997634,0.00001877493,0.000012207855,0.0000671272,0.000105230814,0.00003328375],"domain_scores_gemma":[0.99969816,0.00005260151,0.00007630678,0.000024483516,0.00011679074,0.00003174645],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024469852,0.0003167143,0.00038245157,0.00032999192,0.00050523836,0.00038236755,0.0010685378,0.0008456028,0.0023442416],"category_scores_gemma":[0.00048291785,0.00019864694,0.00014676258,0.0004032985,0.0002216312,0.0007288303,0.00022805243,0.00035008698,0.0006762285],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003056669,0.00031473767,0.005151596,0.00016597124,0.000053215263,0.0010870587,0.00020608271,0.0031314981,0.97475356,0.0008061396,0.0039739246,0.010050424],"study_design_scores_gemma":[0.00015723301,0.0038723568,0.015556406,0.00006366822,0.000087660614,0.0012617026,0.00033585436,0.029030994,0.9359955,0.00035814795,0.013211923,0.000068610534],"about_ca_topic_score_codex":0.0019853956,"about_ca_topic_score_gemma":0.0044987835,"teacher_disagreement_score":0.0023442416,"about_ca_system_score_codex":0.0008034257,"about_ca_system_score_gemma":0.00052107545,"threshold_uncertainty_score":0.007842302},"labels":[],"label_agreement":null},{"id":"W2792673958","doi":"10.1109/jssc.2017.2776307","title":"On-Chip Jitter Measurement Using Jitter Injection in a 28 Gb/s PI-Based CDR","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; University of Tokyo; CMC Microsystems","keywords":"Jitter; Chip; Autocorrelation; Physics; Detector; CMOS; Electronic engineering; Computer science; Optics; Optoelectronics; Telecommunications; Mathematics; Engineering","score_opus":0.050779871511718214,"score_gpt":0.28312303127577493,"score_spread":0.23234315976405673,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2792673958","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.974835,0.00019767204,0.022532538,0.000051204814,0.00002897219,0.000045602435,0.00009228635,0.00051164476,0.0017051263],"genre_scores_gemma":[0.9874342,0.00007682696,0.011834053,0.00003696044,0.0000065816407,0.000014892847,0.000029143655,0.00002112385,0.0005461948],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99947363,0.00006400913,0.00002166094,0.00009152915,0.00028550575,0.00006363287],"domain_scores_gemma":[0.9990478,0.00033028034,0.00023481103,0.00012917285,0.00020679596,0.00005110184],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046063095,0.00022753725,0.00023458696,0.0004125271,0.00024811816,0.0005564412,0.0006458499,0.0003899756,0.00081028347],"category_scores_gemma":[0.0016035691,0.0001518819,0.00009510344,0.00041813808,0.0002968784,0.0003724026,0.00034023094,0.00039351368,0.00019334383],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037295182,0.00017437509,0.0064966525,0.00006597735,0.000020525735,0.00017815417,0.00023888636,0.0039196345,0.9621244,0.0005961487,0.00013676238,0.025675545],"study_design_scores_gemma":[0.00003865002,0.00071195,0.0072136857,0.000012042581,0.000034020875,0.0002459876,0.000065752174,0.034581177,0.9556756,0.00012067592,0.0012714523,0.00002893097],"about_ca_topic_score_codex":0.0015557478,"about_ca_topic_score_gemma":0.0024108056,"teacher_disagreement_score":0.0015557478,"about_ca_system_score_codex":0.00061153783,"about_ca_system_score_gemma":0.0006525444,"threshold_uncertainty_score":0.004437089},"labels":[],"label_agreement":null},{"id":"W2794648100","doi":"10.1109/lmwc.2018.2813888","title":"Phase Noise of Unsaturated Two-Stage Voltage-Controlled Ring Oscillator Without Tail Current","year":2018,"lang":"en","type":"article","venue":"IEEE Microwave and Wireless Components Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Ring oscillator; Phase noise; Voltage; Current source; CMOS; Topology (electrical circuits); Noise (video); Physics; Swing; Scaling; Electrical engineering; Control theory (sociology); Engineering; Optoelectronics; Mathematics; Computer science; Acoustics","score_opus":0.01936272308489659,"score_gpt":0.26723640298693746,"score_spread":0.24787367990204087,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794648100","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9387334,0.00021177952,0.05809813,0.000054747048,0.000014687688,0.000012992618,0.00006012558,0.000112406524,0.0027019035],"genre_scores_gemma":[0.9970885,0.0000472693,0.0022860556,0.0000091870925,0.0000029728606,0.0000045557717,0.000021281452,0.000007663989,0.0005324764],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997876,0.00004154527,0.000008343101,0.000059425503,0.00007933036,0.000023752558],"domain_scores_gemma":[0.99975973,0.00013542827,0.000040645496,0.000020745796,0.000033518805,0.000009953144],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000234329,0.00020876821,0.00018165766,0.00010406825,0.00010367779,0.0002461568,0.0004225812,0.000297582,0.00041463916],"category_scores_gemma":[0.0006454339,0.00011843486,0.0001644374,0.00015518999,0.00023109646,0.00040097118,0.00015565327,0.00018948439,0.00010042371],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008030849,0.00007595432,0.0059052706,0.00013459496,0.000057478406,0.00035502415,0.00018513994,0.09455304,0.8718578,0.007537305,0.00012565398,0.018409632],"study_design_scores_gemma":[0.00003087945,0.00074947416,0.0041835993,0.000015619868,0.000048426624,0.00027734635,0.00003655252,0.73399055,0.25838566,0.0011209156,0.0011399484,0.000021016785],"about_ca_topic_score_codex":0.00056094996,"about_ca_topic_score_gemma":0.0008837841,"teacher_disagreement_score":0.00056094996,"about_ca_system_score_codex":0.00035030567,"about_ca_system_score_gemma":0.00017052627,"threshold_uncertainty_score":0.0025417209},"labels":[],"label_agreement":null},{"id":"W2794677105","doi":"10.1049/iet-cds.2017.0327","title":"Design techniques of all‐digital arithmetic units for time‐mode signal processing","year":2018,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Adder; Arithmetic; Integrator; Computer science; Signal processing; Digital signal processing; Electronic engineering; Computer hardware; Mathematics; Engineering; Telecommunications","score_opus":0.035337065908026516,"score_gpt":0.2713729353711849,"score_spread":0.23603586946315838,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794677105","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009656457,0.0013192054,0.9790606,0.000119515986,0.00011851581,0.000116537165,0.000039251423,0.0006049978,0.008964982],"genre_scores_gemma":[0.18452482,0.0019757699,0.80214024,0.00019875473,0.0001200898,0.00026277718,0.000091760805,0.00011207144,0.010573634],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996809,0.000048035196,0.000030679406,0.000045362158,0.00016728812,0.000027817478],"domain_scores_gemma":[0.9996152,0.0001284893,0.000069259666,0.00005282854,0.00012411815,0.000010039557],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044522053,0.0005909867,0.00019994102,0.00061317143,0.00040099834,0.0010686294,0.0011250649,0.0003417825,0.004205959],"category_scores_gemma":[0.0010132751,0.00036722055,0.0003778093,0.0004156051,0.00034524512,0.0010952653,0.00035579357,0.0007185781,0.00096836523],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023146835,0.00004734203,0.00044295116,0.00097372476,0.00010220915,0.00017955767,0.0005059621,0.01940938,0.278112,0.20280655,0.0026867846,0.4945021],"study_design_scores_gemma":[0.000120016404,0.0011754651,0.0009647959,0.00028476954,0.00025254267,0.0015810734,0.00017139906,0.21973622,0.49879605,0.04508776,0.23173603,0.00009390856],"about_ca_topic_score_codex":0.00033865852,"about_ca_topic_score_gemma":0.0005651103,"teacher_disagreement_score":0.004205959,"about_ca_system_score_codex":0.00049719453,"about_ca_system_score_gemma":0.0005970744,"threshold_uncertainty_score":0.014070392},"labels":[],"label_agreement":null},{"id":"W2795113585","doi":"","title":"Quarter-Circle Shaped Plane Cavity Resonator for Skew-Free and Low Jitter Clock Distribution Network","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Jitter; Skew; Quarter (Canadian coin); Telecommunications; Plane (geometry); Electrical engineering; Physics; Computer science; Mathematics; Engineering; Geography; Geometry","score_opus":0.0092160102779758,"score_gpt":0.20440775443481976,"score_spread":0.19519174415684395,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2795113585","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.63039047,0.0014431754,0.35369277,0.00045451644,0.00023026988,0.00008410653,0.00016470511,0.0013101108,0.012229976],"genre_scores_gemma":[0.91140074,0.00019017277,0.08492294,0.000053393822,0.000048980295,0.000023318471,0.00005162212,0.000040943385,0.003267928],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975353,0.000062034545,0.00000933361,0.00006651211,0.0000838373,0.000024813357],"domain_scores_gemma":[0.9996263,0.00010120239,0.000093911374,0.00007000592,0.000081434046,0.00002719006],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003195958,0.00022351417,0.00029998593,0.00017068307,0.0003781864,0.00048512925,0.00072338624,0.00039221934,0.0015006699],"category_scores_gemma":[0.0004480569,0.00017560688,0.00013947519,0.00023314453,0.0002755606,0.00043816835,0.00028877737,0.0002305964,0.0004925022],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047152542,0.000046635403,0.0006828262,0.00008811275,0.000017057879,0.00013943836,0.00009279335,0.005574604,0.9478685,0.013156511,0.0010945366,0.030767456],"study_design_scores_gemma":[0.00014462473,0.0007595057,0.0015012277,0.000016648768,0.000048710153,0.0008999,0.000060194285,0.17305294,0.81018746,0.0015604002,0.011712795,0.000055657656],"about_ca_topic_score_codex":0.00023202198,"about_ca_topic_score_gemma":0.0006356657,"teacher_disagreement_score":0.0015006699,"about_ca_system_score_codex":0.00046537962,"about_ca_system_score_gemma":0.00031932717,"threshold_uncertainty_score":0.005020201},"labels":[],"label_agreement":null},{"id":"W2800411699","doi":"10.1007/s10470-018-1203-8","title":"Phase noise model of ring oscillator under reduced supply with application to a time to digital converter","year":2018,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Phase noise; Ring oscillator; Voltage-controlled oscillator; CMOS; Electronic engineering; Voltage; Delay line oscillator; Noise (video); Electrical engineering; Phase-locked loop; Physics; Control theory (sociology); Engineering; Computer science","score_opus":0.011327237925728052,"score_gpt":0.23732203890374948,"score_spread":0.22599480097802144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2800411699","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24667111,0.0015968017,0.6819645,0.0010464408,0.00039039482,0.0001760631,0.00078661664,0.0017510363,0.06561707],"genre_scores_gemma":[0.9750438,0.00049546745,0.008734648,0.00012867703,0.000054104294,0.000059442,0.0001721078,0.00013266676,0.015179156],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997676,0.000051212355,0.000008044669,0.000056273988,0.00009445822,0.000022437593],"domain_scores_gemma":[0.9997956,0.00009842707,0.000027754764,0.000021131613,0.000049509043,0.000007582558],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024391469,0.00042970834,0.00043661025,0.00028102938,0.00029014563,0.00059055706,0.0010003719,0.0013448758,0.0031338613],"category_scores_gemma":[0.0006618611,0.00024106562,0.00054049,0.0003366383,0.00042816866,0.0006183759,0.00023244756,0.00047305122,0.00062051666],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046072938,0.00007244319,0.0010703098,0.0003959935,0.00013237773,0.00076168025,0.00040287714,0.8277078,0.100820035,0.0503516,0.0016401521,0.016184047],"study_design_scores_gemma":[0.000008935496,0.00004420374,0.00026080743,0.000008510963,0.000016439531,0.00007372783,0.000012674068,0.9945834,0.0029561145,0.0014137415,0.00061470567,0.000006623846],"about_ca_topic_score_codex":0.0032915168,"about_ca_topic_score_gemma":0.002310706,"teacher_disagreement_score":0.0032915168,"about_ca_system_score_codex":0.00046918198,"about_ca_system_score_gemma":0.00037008146,"threshold_uncertainty_score":0.010483801},"labels":[],"label_agreement":null},{"id":"W2800495166","doi":"10.1109/tvlsi.2018.2828301","title":"Cascade and <i>LC</i> Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Cascade; CMOS; Filter (signal processing); Reduction (mathematics); Computer science; Clock rate; Engineering; Control theory (sociology); Electrical engineering; Mathematics","score_opus":0.013960413531695606,"score_gpt":0.2552663410359217,"score_spread":0.2413059275042261,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2800495166","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07851686,0.00025648426,0.9060381,0.00007429715,0.00006734515,0.00008827408,0.00009918969,0.0014177556,0.013441787],"genre_scores_gemma":[0.7351938,0.0002729844,0.26025084,0.00006190054,0.0000343742,0.00007907766,0.00011556119,0.00010281618,0.0038887549],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998846,0.000021355463,0.000008894169,0.00002560667,0.000040586816,0.000018819479],"domain_scores_gemma":[0.9998486,0.00004582523,0.000039206712,0.000027006039,0.00002798287,0.000011350806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021994689,0.00035115174,0.00017002392,0.00027919735,0.00024043968,0.0005640905,0.00047665174,0.00038692667,0.003378773],"category_scores_gemma":[0.00037713425,0.00014344195,0.00035501496,0.00023435739,0.0002536449,0.00066326355,0.00015168883,0.00030411943,0.0006141265],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023937461,0.00013625984,0.00087992876,0.00030101452,0.00006839034,0.00028237855,0.00025936755,0.038236566,0.7814075,0.08118151,0.0012168973,0.09579084],"study_design_scores_gemma":[0.000087292385,0.0012671653,0.0013546031,0.000049897477,0.00013449675,0.00089589576,0.000059437356,0.37797022,0.5664926,0.018639274,0.032983147,0.00006591243],"about_ca_topic_score_codex":0.0004010914,"about_ca_topic_score_gemma":0.00078341115,"teacher_disagreement_score":0.003378773,"about_ca_system_score_codex":0.00045147026,"about_ca_system_score_gemma":0.00024856947,"threshold_uncertainty_score":0.011303127},"labels":[],"label_agreement":null},{"id":"W2801043856","doi":"10.1109/iscas.2018.8351007","title":"Frequency Synthesis Based on A Novel Differential Locking Mechanism","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; Computer science; Electronic engineering; SIGNAL (programming language); Lock (firearm); Frequency divider; Clock rate; Automatic frequency control; Phase frequency detector; Electrical engineering; Engineering; CMOS; Jitter; Telecommunications; Capacitor","score_opus":0.01533618507745073,"score_gpt":0.2206654463489592,"score_spread":0.20532926127150847,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2801043856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039773185,0.00041368432,0.9519842,0.000109542394,0.00013561193,0.000096498574,0.00006508594,0.0011628682,0.0062591783],"genre_scores_gemma":[0.58772796,0.00037333573,0.4070065,0.00020420826,0.000086396,0.00010718718,0.00011340328,0.000070569455,0.004310514],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977404,0.000028228274,0.000023273618,0.00007647751,0.0000744031,0.000023622255],"domain_scores_gemma":[0.9997987,0.00006222643,0.000034322482,0.000046400597,0.000047257774,0.000011038516],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020090147,0.00029631623,0.00020520481,0.0004811161,0.0002825845,0.00047202126,0.0006699028,0.00030447711,0.0022158087],"category_scores_gemma":[0.0004286485,0.00021653125,0.00024130203,0.00031060458,0.00030001337,0.0005988882,0.00043336514,0.00028036648,0.0003538219],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025454545,0.00006356297,0.0005509136,0.00026498595,0.000034100478,0.00014572387,0.00012805968,0.00813364,0.73747224,0.033146363,0.00067586626,0.21913007],"study_design_scores_gemma":[0.00029405506,0.0013212914,0.00083329895,0.00005134237,0.00012910228,0.0017045191,0.000039249204,0.19762774,0.7165165,0.012313988,0.06909297,0.00007604558],"about_ca_topic_score_codex":0.00021158294,"about_ca_topic_score_gemma":0.00033946856,"teacher_disagreement_score":0.0022158087,"about_ca_system_score_codex":0.00026190226,"about_ca_system_score_gemma":0.00032845617,"threshold_uncertainty_score":0.0074126124},"labels":[],"label_agreement":null},{"id":"W2883155983","doi":"10.1109/tvlsi.2018.2850806","title":"A 100-MS/s–5-GS/s, 13–5-bit Nyquist-Rate Reconfigurable Time-Domain ADC","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Flash ADC; Nyquist rate; CMOS; Nyquist–Shannon sampling theorem; Linearity; Effective number of bits; Successive approximation ADC; Reconfigurability; Nyquist frequency; Sampling (signal processing); Computer science; Electronic engineering; 4-bit; Comparator; Detector; Electrical engineering; Bandwidth (computing); Voltage; Engineering; Telecommunications","score_opus":0.011001770766829915,"score_gpt":0.22852805799767406,"score_spread":0.21752628723084413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2883155983","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16772516,0.0044914484,0.74767697,0.0007990986,0.0010249343,0.00047715675,0.0015579943,0.012494343,0.06375295],"genre_scores_gemma":[0.61070913,0.0012637505,0.36267552,0.0004939123,0.000214373,0.000105988525,0.0009922958,0.00024211504,0.023302888],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975795,0.000016799882,0.000015595991,0.00006207222,0.00012060404,0.000026957174],"domain_scores_gemma":[0.99981266,0.000030155823,0.000027665941,0.000040405168,0.00006246263,0.000026665568],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023233102,0.00026145467,0.00027612524,0.0005622531,0.00031260896,0.0005939397,0.00090672466,0.0004837326,0.0033059039],"category_scores_gemma":[0.00043228437,0.00015426539,0.00013577689,0.0005716395,0.00017583878,0.00069995894,0.00030679305,0.00038688665,0.0019041155],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040766445,0.00011307335,0.001093671,0.00026878182,0.00003034115,0.0006858533,0.00013225098,0.0044286326,0.6080168,0.008247448,0.008810648,0.36776492],"study_design_scores_gemma":[0.00008431905,0.0004593794,0.0027647058,0.000073035684,0.000077196404,0.004043169,0.00006124158,0.07280819,0.7630331,0.0016362651,0.1548388,0.00012052842],"about_ca_topic_score_codex":0.0005399429,"about_ca_topic_score_gemma":0.0013029551,"teacher_disagreement_score":0.0033059039,"about_ca_system_score_codex":0.00031873406,"about_ca_system_score_gemma":0.00036739127,"threshold_uncertainty_score":0.011059403},"labels":[],"label_agreement":null},{"id":"W2885350572","doi":"10.1109/tcsi.2018.2858197","title":"A Compact, Voltage-Mode Type-I PLL With Gain-Boosted Saturated PFD and Synchronous Peak Tracking Loop Filter","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; University of British Columbia; CMC Microsystems; Intel Corporation","keywords":"Phase-locked loop; Voltage-controlled oscillator; CMOS; Control theory (sociology); dBc; Charge pump; Electronic engineering; Phase noise; Phase detector; Phase frequency detector; Topology (electrical circuits); PLL multibit; Engineering; Voltage; Physics; Computer science; Electrical engineering","score_opus":0.01623974363499811,"score_gpt":0.2313638608685638,"score_spread":0.2151241172335657,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2885350572","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040614434,0.00073542364,0.94317096,0.0003296557,0.0002047328,0.00014969062,0.00019264,0.005389479,0.00921299],"genre_scores_gemma":[0.6182831,0.00052109826,0.36739045,0.00048008657,0.0002859492,0.00015303,0.00034230234,0.00021727527,0.012326572],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968696,0.00003355692,0.000019666384,0.000109313085,0.00012484922,0.000025641119],"domain_scores_gemma":[0.99979216,0.00004359765,0.00004507421,0.000037835656,0.000056797067,0.000024513574],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022686095,0.00038134406,0.000551315,0.00039509413,0.00031606123,0.00066305563,0.0014733388,0.00079883,0.002731423],"category_scores_gemma":[0.00037770093,0.0002509845,0.00032734455,0.0005583519,0.00026801098,0.00104381,0.00037626093,0.00042788548,0.0013622598],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000521452,0.00012301428,0.001359999,0.00033716005,0.000045652872,0.00050674577,0.00022034525,0.009042447,0.67412573,0.009955196,0.005310827,0.29845142],"study_design_scores_gemma":[0.0005487178,0.0041316547,0.0048677265,0.0000866131,0.00021882573,0.008386804,0.00010085743,0.36701766,0.49405104,0.004943304,0.115490474,0.00015637606],"about_ca_topic_score_codex":0.00048032514,"about_ca_topic_score_gemma":0.0005880082,"teacher_disagreement_score":0.002731423,"about_ca_system_score_codex":0.0003834526,"about_ca_system_score_gemma":0.00040315438,"threshold_uncertainty_score":0.009137511},"labels":[],"label_agreement":null},{"id":"W2886804079","doi":"10.1109/rfic.2018.8429000","title":"A Methodology for Accurate DFE Characterization","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; Computer science; Electronic engineering; Waveform; CMOS; Impulse (physics); Electronic circuit; Engineering; Digital filter; Electrical engineering; Telecommunications; Bandwidth (computing)","score_opus":0.0999558776948803,"score_gpt":0.3402704323378946,"score_spread":0.24031455464301432,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2886804079","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005773213,0.00007398804,0.9975732,0.000016644237,0.000015312522,0.000047992693,0.000055363038,0.0005291127,0.0011109888],"genre_scores_gemma":[0.067153476,0.0004912419,0.92748934,0.000053722895,0.000028808607,0.00046600762,0.0003777204,0.0003711788,0.0035685094],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993279,0.00009067693,0.000046074383,0.00008665509,0.00040814953,0.00004051867],"domain_scores_gemma":[0.99894863,0.00026977266,0.0000830112,0.0002665636,0.00041061794,0.00002143682],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00075299107,0.00091187534,0.0006440615,0.0012829878,0.00071054033,0.001039677,0.001134364,0.00073207833,0.006680278],"category_scores_gemma":[0.0026116648,0.00062564533,0.0004974415,0.00072147924,0.0005092446,0.0013990286,0.00093151565,0.0011604064,0.0031963456],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006686859,0.000098136945,0.0011743371,0.0007014735,0.000090231675,0.00042275432,0.0002686439,0.20568481,0.259317,0.16712189,0.0071780607,0.35787576],"study_design_scores_gemma":[0.000019933657,0.00012710973,0.00048480573,0.00012329983,0.000022125107,0.00080167304,0.00006519174,0.7689661,0.10846592,0.039239652,0.08159224,0.00009203633],"about_ca_topic_score_codex":0.0010392012,"about_ca_topic_score_gemma":0.001120364,"teacher_disagreement_score":0.006680278,"about_ca_system_score_codex":0.0006030719,"about_ca_system_score_gemma":0.00090781297,"threshold_uncertainty_score":0.022347748},"labels":[],"label_agreement":null},{"id":"W2886840572","doi":"10.1007/s10470-018-1304-4","title":"Effect of PVT variations on differential-time signaling data link architecture","year":2018,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; University of Calgary","keywords":"Voltage; Transmission (telecommunications); CMOS; Process corners; Link (geometry); Electronic engineering; Computer science; Serial communication; Calibration; Electrical engineering; Engineering; Telecommunications; Mathematics; Computer network; Statistics","score_opus":0.013978604049244536,"score_gpt":0.2538041147506293,"score_spread":0.23982551070138478,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2886840572","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97366977,0.0008559215,0.019000726,0.00040265254,0.0002113991,0.00003183159,0.00057959574,0.00071406085,0.004534125],"genre_scores_gemma":[0.99819857,0.00010334985,0.0007545468,0.00004823415,0.000025744806,0.000008817166,0.00009134615,0.00008274882,0.0006867053],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989887,0.00016737281,0.00006739335,0.0003102306,0.00025419964,0.00021203235],"domain_scores_gemma":[0.9940037,0.004189933,0.00063153345,0.00034158656,0.0006714341,0.00016175404],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005029922,0.00048648744,0.00027983106,0.00062926934,0.00046916254,0.00076214614,0.0009149427,0.0011374973,0.004227515],"category_scores_gemma":[0.0054829083,0.00029486095,0.0003099331,0.0010736121,0.0004706763,0.0009675228,0.00035463242,0.0006898758,0.000525991],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021744124,0.00020756848,0.014304056,0.00038870628,0.00020852698,0.0021810352,0.0007169001,0.09249053,0.8428661,0.0028393038,0.0016837092,0.039939128],"study_design_scores_gemma":[0.0000965438,0.0017013162,0.024754385,0.00007910591,0.0003218638,0.0019003025,0.00023789114,0.15592448,0.8087228,0.0009045693,0.0052572745,0.00009953294],"about_ca_topic_score_codex":0.0015288908,"about_ca_topic_score_gemma":0.0017901609,"teacher_disagreement_score":0.004227515,"about_ca_system_score_codex":0.0010824471,"about_ca_system_score_gemma":0.00041365315,"threshold_uncertainty_score":0.014142454},"labels":[],"label_agreement":null},{"id":"W2899996489","doi":"10.1109/jssc.2018.2874013","title":"A Type-I Sub-Sampling PLL With a &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$100\\times100\\,\\,\\mu\\text{m}^{2}$ &lt;/tex-math&gt; &lt;/inline-formula&gt; Footprint and −255-dB FOM","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; Indian Institute of Technology Madras; CMC Microsystems; Intel Corporation","keywords":"Voltage-controlled oscillator; Phase-locked loop; Figure of merit; Phase noise; CMOS; Jitter; dBc; Physics; Electrical engineering; Loop (graph theory); Electronic engineering; Voltage; Mathematics; Engineering; Optoelectronics","score_opus":0.023567247137077665,"score_gpt":0.2703665669631488,"score_spread":0.24679931982607115,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2899996489","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06811286,0.0012068864,0.88800937,0.00048651302,0.000535058,0.0003432543,0.0011051585,0.017664177,0.02253673],"genre_scores_gemma":[0.4684234,0.0006244915,0.4994601,0.0005718367,0.0005022696,0.0003081965,0.001384837,0.0010530956,0.027671825],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996954,0.00002029068,0.000020790032,0.000111103676,0.00012584725,0.000026647673],"domain_scores_gemma":[0.9997446,0.000063657775,0.000058294332,0.00004599721,0.000062937135,0.000024590894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001760181,0.00045877864,0.0006089215,0.00038295102,0.00022613406,0.00081169343,0.00096501276,0.00063046603,0.007491178],"category_scores_gemma":[0.000468327,0.00022782922,0.00038099615,0.00043254797,0.00016036605,0.0006011486,0.00031323844,0.000480981,0.004528079],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032583508,0.00010696949,0.0005063342,0.00023851337,0.000036948564,0.00023732557,0.00008439554,0.0020332383,0.8246625,0.003947733,0.004831992,0.16298822],"study_design_scores_gemma":[0.00023353315,0.0010431359,0.0025828534,0.00004029755,0.00013927251,0.002898191,0.000040579926,0.08412385,0.7947651,0.0012911663,0.112770006,0.00007197448],"about_ca_topic_score_codex":0.0004225971,"about_ca_topic_score_gemma":0.00065348006,"teacher_disagreement_score":0.007491178,"about_ca_system_score_codex":0.00040520125,"about_ca_system_score_gemma":0.00047485385,"threshold_uncertainty_score":0.025060475},"labels":[],"label_agreement":null},{"id":"W2907011618","doi":"10.1109/icam.2018.8596522","title":"Architectures and Design Techniques of Digital Time Interpolators","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science","score_opus":0.008345062534334806,"score_gpt":0.22330640909139182,"score_spread":0.214961346557057,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2907011618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021779248,0.009348711,0.94650483,0.00028819463,0.00020686361,0.00010977573,0.00011344123,0.0011438904,0.020505141],"genre_scores_gemma":[0.37673277,0.012167506,0.59225035,0.0003265913,0.00029276573,0.0001479631,0.00023672347,0.00014475129,0.017700514],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971503,0.000039354454,0.000027579421,0.000050516606,0.00014088521,0.000026707754],"domain_scores_gemma":[0.9997662,0.000074656964,0.000043651973,0.000029760506,0.00007575769,0.0000099645395],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040844126,0.0003666474,0.00020888289,0.0007940817,0.00036566757,0.00092103734,0.00080874114,0.00048590466,0.003057497],"category_scores_gemma":[0.0007761739,0.000323201,0.0003074419,0.00077382755,0.00031595246,0.0009936619,0.00037223668,0.00070057757,0.0009525348],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000307803,0.000060615846,0.0010028335,0.0011452078,0.00006552405,0.00026841759,0.00054901687,0.034500822,0.21911633,0.18213032,0.0026076236,0.55824536],"study_design_scores_gemma":[0.00010124622,0.0010516457,0.0011033415,0.00045562125,0.0001824177,0.0026091933,0.0001666289,0.23861828,0.34349877,0.03448531,0.37759894,0.00012857327],"about_ca_topic_score_codex":0.00039152117,"about_ca_topic_score_gemma":0.0006033682,"teacher_disagreement_score":0.003057497,"about_ca_system_score_codex":0.0005906345,"about_ca_system_score_gemma":0.00045083594,"threshold_uncertainty_score":0.010228395},"labels":[],"label_agreement":null},{"id":"W2907077102","doi":"10.1109/newcas.2018.8585621","title":"Power-Silicon Efficient All-Digital △Σ TDC with Differential Gated Delay Line Time Integrator","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Electronic engineering; CMOS; Time delay and integration; Flicker noise; Figure of merit; Time-to-digital converter; Jitter; Line (geometry); Computer science; Engineering; Electrical engineering; Noise figure; Voltage; Amplifier; Clock signal","score_opus":0.005790742031171907,"score_gpt":0.2122217127715662,"score_spread":0.2064309707403943,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2907077102","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16791797,0.0029889175,0.80288476,0.00040076257,0.00046502534,0.0002240523,0.00036248344,0.0044849482,0.020271095],"genre_scores_gemma":[0.7740561,0.00049685704,0.21921475,0.00017549876,0.000055048567,0.00005115953,0.00019539951,0.000085526044,0.005669677],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99964666,0.000024181065,0.000018067549,0.00006007711,0.0002204187,0.000030516523],"domain_scores_gemma":[0.9997727,0.000054800417,0.000034860714,0.000037427664,0.000086164575,0.0000140796155],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023406597,0.00028693807,0.0003156887,0.00034146427,0.00028199938,0.0006705604,0.0011164587,0.00039624772,0.0019519067],"category_scores_gemma":[0.00047685616,0.00017720446,0.00021026668,0.00047483123,0.00017255939,0.0005662998,0.00024699184,0.00041304395,0.00047247324],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047112515,0.0001978796,0.0022070834,0.0005626715,0.00009500018,0.0006471407,0.0002373405,0.03298876,0.635728,0.022031916,0.0053610755,0.29947188],"study_design_scores_gemma":[0.00010335556,0.00069293584,0.001300699,0.000043878335,0.00009566897,0.0013692824,0.000037506048,0.47608778,0.47932744,0.0015521552,0.039328273,0.00006108449],"about_ca_topic_score_codex":0.0015840634,"about_ca_topic_score_gemma":0.003582186,"teacher_disagreement_score":0.0019519067,"about_ca_system_score_codex":0.00077071757,"about_ca_system_score_gemma":0.0007230286,"threshold_uncertainty_score":0.0065297484},"labels":[],"label_agreement":null},{"id":"W2908000819","doi":"10.1109/icam.2018.8596506","title":"All-Digital Delta-Sigma TDC with Differential Multipath Pre-Skewed Gated Delay Line Time Integrator","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Integrator; Time-to-digital converter; Electronic engineering; CMOS; Time delay and integration; Delta-sigma modulation; Computer science; Electrical engineering; Jitter; Engineering; Voltage; Clock signal","score_opus":0.009090772198460354,"score_gpt":0.22614108215790554,"score_spread":0.2170503099594452,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2908000819","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09824403,0.0024803465,0.86937565,0.000381242,0.00068077515,0.00044282072,0.000510878,0.008469347,0.019414945],"genre_scores_gemma":[0.6751978,0.00071073143,0.31358007,0.0004309815,0.00015338429,0.00015806846,0.00040465366,0.00015405085,0.009210271],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991974,0.000067689834,0.000050820883,0.00014846097,0.0004695681,0.00006601456],"domain_scores_gemma":[0.99942005,0.00009810338,0.000056305846,0.00010634468,0.00028015205,0.000039130675],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036937106,0.00050050876,0.00047146008,0.0008285212,0.0004894443,0.0010313037,0.0011408172,0.00064187625,0.0031291472],"category_scores_gemma":[0.0009079778,0.00024380795,0.00026043536,0.00089144433,0.00024479697,0.00059115083,0.0003407911,0.0006129161,0.00095575606],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00072300964,0.00022096575,0.002958263,0.00071630435,0.000111489295,0.0007515755,0.00029689222,0.018050738,0.41058037,0.012593685,0.007033641,0.54596305],"study_design_scores_gemma":[0.000259013,0.001954127,0.0035298758,0.00018168727,0.0002393702,0.005604825,0.00010210206,0.38370398,0.5051509,0.0026329858,0.09643826,0.00020294347],"about_ca_topic_score_codex":0.0018487287,"about_ca_topic_score_gemma":0.0036777868,"teacher_disagreement_score":0.0031291472,"about_ca_system_score_codex":0.00075785787,"about_ca_system_score_gemma":0.0012729379,"threshold_uncertainty_score":0.010468066},"labels":[],"label_agreement":null},{"id":"W2908301376","doi":"10.1109/asscc.2018.8579307","title":"A Bimodal (NRZ/PAM-4) ISI Tolerant Timing Recovery with Adaptive DDJ Equalization","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Jitter; Baud; Intersymbol interference; Computer science; Latency (audio); CMOS; Power consumption; Data recovery; Bandwidth (computing); Electronic engineering; Low latency (capital markets); Real-time computing; Power (physics); Computer hardware; Decoding methods; Algorithm; Computer network; Telecommunications; Engineering; Physics","score_opus":0.02221428719429696,"score_gpt":0.2340699578492728,"score_spread":0.21185567065497582,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2908301376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33897057,0.0011618339,0.638494,0.00031327346,0.00023707998,0.00027462104,0.00022313124,0.0058599515,0.014465401],"genre_scores_gemma":[0.85130847,0.00021131721,0.14003003,0.00020102873,0.00006299378,0.00004019302,0.00012988652,0.00007286349,0.00794327],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999726,0.000023098883,0.000013727096,0.00007207481,0.00011392732,0.00005120866],"domain_scores_gemma":[0.9998022,0.000035548375,0.000036456197,0.000042639505,0.00006359008,0.000019574229],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002008281,0.0001982273,0.0002611261,0.00039595016,0.00030083337,0.00050618505,0.00096584467,0.0003929733,0.0023711843],"category_scores_gemma":[0.00037456737,0.00014867423,0.00019016385,0.0003828145,0.00019444237,0.00045405247,0.0004837483,0.0003578383,0.00074079045],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044136023,0.00010040792,0.00090411445,0.00011679535,0.000023050847,0.00017677652,0.000068810696,0.002397827,0.8460052,0.0026245958,0.00085643434,0.14628461],"study_design_scores_gemma":[0.00012293922,0.0011078393,0.0035814224,0.00002612265,0.000098576355,0.0020658858,0.00004159962,0.09967754,0.8741641,0.0010009564,0.01804609,0.00006687066],"about_ca_topic_score_codex":0.0006181228,"about_ca_topic_score_gemma":0.0012151402,"teacher_disagreement_score":0.0023711843,"about_ca_system_score_codex":0.0003317505,"about_ca_system_score_gemma":0.00038502656,"threshold_uncertainty_score":0.007932425},"labels":[],"label_agreement":null},{"id":"W2910072245","doi":"10.22215/etd/2010-09626","title":"All-digital clock and data recovery architectures","year":2010,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"University of Ottawa","keywords":"Humanities; Art; Auteur theory; Political science; Art history","score_opus":0.016801014039194772,"score_gpt":0.2774023785253294,"score_spread":0.26060136448613463,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2910072245","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.100197025,0.0029300142,0.7348438,0.0017096915,0.0008327779,0.00029679737,0.0008316358,0.010742202,0.14761604],"genre_scores_gemma":[0.62484264,0.0017281363,0.19722204,0.00064047973,0.00024699263,0.00013388233,0.0009347644,0.00033257707,0.17391855],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997404,0.000022307091,0.000017985107,0.000054768185,0.00010447334,0.00005998141],"domain_scores_gemma":[0.9997023,0.000031102485,0.000018293715,0.000100897356,0.00012625348,0.000021192322],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002592895,0.0004510298,0.00019723843,0.00062559225,0.0006226998,0.001557841,0.0009928813,0.00049288705,0.016014315],"category_scores_gemma":[0.00045349813,0.00018259785,0.00027975184,0.0006151361,0.00025536725,0.001214675,0.0005632623,0.00054618175,0.003730359],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006639231,0.00024507547,0.0010522618,0.00040929005,0.000060437138,0.00025235754,0.0002728292,0.020107163,0.15748803,0.17552672,0.021359114,0.6225628],"study_design_scores_gemma":[0.00023394475,0.0005349243,0.0019236745,0.00014409222,0.00017754553,0.000853279,0.0001718231,0.26728278,0.3721103,0.06668627,0.28978732,0.00009401142],"about_ca_topic_score_codex":0.0017004586,"about_ca_topic_score_gemma":0.0045579416,"teacher_disagreement_score":0.016014315,"about_ca_system_score_codex":0.00079824147,"about_ca_system_score_gemma":0.0010379549,"threshold_uncertainty_score":0.05357319},"labels":[],"label_agreement":null},{"id":"W2910237933","doi":"10.22215/etd/2014-10478","title":"Linearity Improvement in Vernier Delay Chain Based Time Difference Amplifiers","year":2014,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Linearity; Amplifier; Electronic engineering; Current sense amplifier; Vernier scale; Computer science; Picosecond; Ranging; Differential amplifier; Voltage; Electrical engineering; Engineering; Operational amplifier; CMOS; Physics; Telecommunications; Optics","score_opus":0.006887831368794379,"score_gpt":0.22747105540431276,"score_spread":0.2205832240355184,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2910237933","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7186652,0.004676532,0.2390971,0.00072773686,0.0002815404,0.00007266616,0.00020714862,0.0024741178,0.03379798],"genre_scores_gemma":[0.9449419,0.0012739316,0.040128347,0.0001372283,0.000057644094,0.000020047164,0.00014599535,0.000113839844,0.013181012],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99945897,0.000059546524,0.000018340526,0.00011136549,0.0002640405,0.00008770854],"domain_scores_gemma":[0.999451,0.0002033609,0.000071751,0.000052070347,0.00020288592,0.000018983605],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035572812,0.0002821064,0.00021032181,0.00035454804,0.00022792221,0.0009156718,0.00054263836,0.0005326543,0.003216091],"category_scores_gemma":[0.00094971823,0.00022139674,0.00022143454,0.00069093675,0.0001908894,0.00074577524,0.0003781828,0.0005306195,0.00088048796],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001703092,0.00003963391,0.00069782365,0.0000700119,0.00001056286,0.0000996364,0.00012129827,0.0044288747,0.9457989,0.0032276888,0.000420803,0.04491443],"study_design_scores_gemma":[0.000014243527,0.0003372932,0.0020727443,0.000018824316,0.000022081584,0.0003465719,0.000036559493,0.036738627,0.95006466,0.00060733274,0.009713886,0.000027164255],"about_ca_topic_score_codex":0.0009108303,"about_ca_topic_score_gemma":0.0010389126,"teacher_disagreement_score":0.003216091,"about_ca_system_score_codex":0.00084889086,"about_ca_system_score_gemma":0.00027647772,"threshold_uncertainty_score":0.010758877},"labels":[],"label_agreement":null},{"id":"W2911996929","doi":"10.1007/s10470-019-01409-x","title":"Injection signaling in relaxation oscillators","year":2019,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"","keywords":"Relaxation oscillator; Injection locking; Harmonic oscillator; Relaxation (psychology); Harmonic; Lock (firearm); CMOS; Phase noise; Control theory (sociology); Noise (video); Phase (matter); Physics; Voltage; Electronic engineering; Voltage-controlled oscillator; Computer science; Acoustics; Optoelectronics; Engineering; Quantum mechanics","score_opus":0.008944340392390712,"score_gpt":0.2139606515737094,"score_spread":0.2050163111813187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2911996929","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47917816,0.006179979,0.32756314,0.0024478084,0.0011710722,0.00009549845,0.00012297939,0.00081339985,0.18242794],"genre_scores_gemma":[0.9659321,0.00090221915,0.010821309,0.00025397103,0.00018701289,0.00002320072,0.000038433256,0.0000619526,0.021779967],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999279,0.000015659873,0.0000024963133,0.000015579879,0.000023511124,0.00001490346],"domain_scores_gemma":[0.9998746,0.00006163179,0.000017556182,0.00001461494,0.000014915079,0.00001674068],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019262548,0.00018094786,0.00017284873,0.00026089838,0.00033808415,0.0007645728,0.00042294472,0.0005540972,0.004327658],"category_scores_gemma":[0.0005433026,0.0001702611,0.00015132477,0.0001950343,0.00058176083,0.00081533566,0.0003933796,0.00071901956,0.000601788],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026137172,0.00008039809,0.000403226,0.000087292945,0.000010196876,0.00019644358,0.00022562507,0.008762085,0.14005876,0.8111496,0.0011782885,0.037586734],"study_design_scores_gemma":[0.00013421834,0.00046752114,0.002235631,0.000107573294,0.000049708266,0.0011081301,0.0002151978,0.4144846,0.179093,0.37297264,0.029022241,0.000109485554],"about_ca_topic_score_codex":0.00023258103,"about_ca_topic_score_gemma":0.00025372131,"teacher_disagreement_score":0.004327658,"about_ca_system_score_codex":0.00033402024,"about_ca_system_score_gemma":0.00015928358,"threshold_uncertainty_score":0.014477432},"labels":[],"label_agreement":null},{"id":"W2913917087","doi":"10.1109/mwscas.2018.8624018","title":"On a Class of Quadrature Phase Oscillators using Differential pairs","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Quadrature (astronomy); Bipolar junction transistor; Differential (mechanical device); Class (philosophy); Voltage; Node (physics); Control theory (sociology); Topology (electrical circuits); Electronic circuit; Transistor; Computer science; Phase (matter); Electronic engineering; Mathematics; Physics; Engineering; Combinatorics; Quantum mechanics","score_opus":0.017562520491519323,"score_gpt":0.2804518487977855,"score_spread":0.2628893283062662,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2913917087","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09179585,0.003301625,0.84521276,0.0004216244,0.00068182795,0.000096227224,0.00012659293,0.000432089,0.057931434],"genre_scores_gemma":[0.7604806,0.006062137,0.20488653,0.00087670994,0.0011308072,0.0001775937,0.00026079526,0.00015326246,0.02597152],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99967754,0.000038907412,0.000012139751,0.00007509806,0.00015721943,0.000039144266],"domain_scores_gemma":[0.99980825,0.00008315287,0.000023508646,0.000029701137,0.00004277849,0.000012651872],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002191443,0.00041098997,0.00027975717,0.0005867181,0.00028040312,0.000781839,0.0004678997,0.0005196084,0.0023373142],"category_scores_gemma":[0.00059721357,0.00019396073,0.0003054957,0.0005771674,0.0006055526,0.0010910217,0.0005063875,0.0007642781,0.00071810064],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021733817,0.000071383954,0.0005393236,0.0002167992,0.000032385284,0.00062676927,0.00016784425,0.0130177885,0.31389594,0.5477836,0.0025259743,0.12090482],"study_design_scores_gemma":[0.00018041173,0.0012092242,0.0015838216,0.00020746133,0.00009821692,0.0041681705,0.000071532915,0.25657582,0.28343225,0.22362849,0.22870906,0.00013551737],"about_ca_topic_score_codex":0.00009810352,"about_ca_topic_score_gemma":0.000110360954,"teacher_disagreement_score":0.0023373142,"about_ca_system_score_codex":0.00017929019,"about_ca_system_score_gemma":0.00011354297,"threshold_uncertainty_score":0.0078190565},"labels":[],"label_agreement":null},{"id":"W2914744205","doi":"10.1109/tvlsi.2019.2894104","title":"Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Synchronization (alternating current); Clock synchronization; Computer science; Electronic engineering; Propagation delay; Embedded system; Electrical engineering; Engineering; Topology (electrical circuits)","score_opus":0.0061850912738138746,"score_gpt":0.22031280464984265,"score_spread":0.2141277133760288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2914744205","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12866825,0.0005393676,0.865782,0.000094199924,0.000059697286,0.0000674089,0.000052579824,0.0019675565,0.0027688642],"genre_scores_gemma":[0.73628044,0.0001977357,0.26147187,0.0000986811,0.0000342297,0.000051477367,0.00008274054,0.00008181637,0.0017009929],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982774,0.000025827014,0.000014801732,0.00003991379,0.00007190884,0.000019813007],"domain_scores_gemma":[0.9997038,0.00006665485,0.00011407842,0.00005250954,0.00005075246,0.00001213669],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019866739,0.0003720206,0.00012814949,0.00034853845,0.00023307784,0.00034166372,0.0005324492,0.00021214633,0.00096716284],"category_scores_gemma":[0.0006416044,0.00014195811,0.00011323762,0.00024537978,0.00017334089,0.00036902333,0.0002413529,0.00033216062,0.0002014904],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021350093,0.000051282503,0.0019562363,0.00012285408,0.000025974188,0.000111985755,0.00013904525,0.031138396,0.7481028,0.011422112,0.0008186067,0.20589729],"study_design_scores_gemma":[0.00003865601,0.0006090565,0.0019624836,0.000026726282,0.00004520475,0.00043637698,0.000034454333,0.3031374,0.67303395,0.0024753888,0.01816443,0.000035866495],"about_ca_topic_score_codex":0.00049441255,"about_ca_topic_score_gemma":0.0016111004,"teacher_disagreement_score":0.00096716284,"about_ca_system_score_codex":0.00044103342,"about_ca_system_score_gemma":0.00038956339,"threshold_uncertainty_score":0.003235519},"labels":[],"label_agreement":null},{"id":"W2914752867","doi":"10.22215/etd/2017-11800","title":"Reduction of Power Supply Induced Jitter with Applications to DDR Controllers","year":2017,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Delay-locked loop; Electronic engineering; Phase-locked loop; Control theory (sociology); CMOS; Controller (irrigation); Transfer function; Charge pump; Closed-loop transfer function; Computer science; Engineering; Electrical engineering; Capacitor; Voltage","score_opus":0.011239355539745262,"score_gpt":0.27063476292477645,"score_spread":0.2593954073850312,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2914752867","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18705174,0.014607149,0.70465666,0.0013655779,0.0005392733,0.00024387745,0.00008282147,0.0017165468,0.089736305],"genre_scores_gemma":[0.75885457,0.014550149,0.18458362,0.0002542342,0.00042153095,0.00010273109,0.00010255928,0.0002033833,0.040927235],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979395,0.000016044656,0.0000106743555,0.00003591738,0.00011836147,0.000024985477],"domain_scores_gemma":[0.999782,0.000059736718,0.00003541296,0.000029917606,0.00008343124,0.000009494453],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002506122,0.0002971066,0.00023958886,0.00038782592,0.00026424188,0.0009950096,0.0003452792,0.00026121025,0.002807642],"category_scores_gemma":[0.0006024397,0.00013966883,0.00017432212,0.0005089486,0.00019062131,0.00051886647,0.00033553832,0.0005270407,0.0007623688],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013175534,0.00010047037,0.00062868226,0.0004169265,0.0000133075155,0.0001533373,0.0002518724,0.01452412,0.60836524,0.038834706,0.001580749,0.33499894],"study_design_scores_gemma":[0.000047900205,0.0005751723,0.0023631346,0.0001330017,0.000056924906,0.00065343844,0.00016358568,0.083642125,0.7975413,0.009269864,0.10552493,0.000028483511],"about_ca_topic_score_codex":0.00017093585,"about_ca_topic_score_gemma":0.00028009212,"teacher_disagreement_score":0.002807642,"about_ca_system_score_codex":0.00032712554,"about_ca_system_score_gemma":0.0003470646,"threshold_uncertainty_score":0.0093925},"labels":[],"label_agreement":null},{"id":"W2921807597","doi":"10.1109/isscc.2019.8662379","title":"6.8 A 36Gb/s Adaptive Baud-Rate CDR with CTLE and 1-Tap DFE in 28nm CMOS","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Baud; CMOS; Computer science; SerDes; Comparator; Equalization (audio); Electronic engineering; Sampling (signal processing); Data recovery; Very-large-scale integration; Computer hardware; Embedded system; Engineering; Algorithm; Electrical engineering; Voltage; Filter (signal processing); Decoding methods; Telecommunications; Transmission (telecommunications)","score_opus":0.004401784436478456,"score_gpt":0.1713647376396995,"score_spread":0.16696295320322105,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2921807597","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7003317,0.0010910967,0.2681744,0.0008683265,0.00033292058,0.00041418546,0.0005820364,0.008909251,0.019296011],"genre_scores_gemma":[0.9192408,0.0001256351,0.07524732,0.0001315835,0.000022055,0.000037289778,0.00008512481,0.00003402465,0.00507626],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997094,0.00002664695,0.00001687624,0.00008157054,0.00011153881,0.000053803946],"domain_scores_gemma":[0.9998909,0.000021005671,0.000018046561,0.000019053932,0.00003586226,0.000015073836],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022677661,0.00025398465,0.00032746408,0.00034793903,0.00028511806,0.0005130082,0.00071630505,0.00066468265,0.003342518],"category_scores_gemma":[0.00035746122,0.00011591051,0.00016187778,0.00022953386,0.00017925771,0.0004840631,0.00027008026,0.0002869274,0.0007505378],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006563386,0.00017643647,0.0030528477,0.00018998716,0.000035048433,0.00036049186,0.00022467873,0.008461322,0.8769872,0.0053282506,0.001989138,0.10253832],"study_design_scores_gemma":[0.00030174258,0.0011569777,0.003285784,0.000056047997,0.000084788124,0.0017558249,0.000076006196,0.13900152,0.81908375,0.0012786111,0.033846717,0.00007227181],"about_ca_topic_score_codex":0.0013006842,"about_ca_topic_score_gemma":0.0023971333,"teacher_disagreement_score":0.003342518,"about_ca_system_score_codex":0.00052341836,"about_ca_system_score_gemma":0.0004365029,"threshold_uncertainty_score":0.011181831},"labels":[],"label_agreement":null},{"id":"W2943306738","doi":"10.1049/joe.2019.0048","title":"Theorems of compensation and Tellegen in non‐sinusoidal circuits via geometric algebra","year":2019,"lang":"en","type":"article","venue":"The Journal of Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Independent Electricity System Operator","funders":"","keywords":"Harmonics; Superposition principle; Frequency domain; Mathematics; Compensation (psychology); Sine wave; Representation (politics); Domain (mathematical analysis); Electronic circuit; Algebra over a field; Topology (electrical circuits); Mathematical analysis; Pure mathematics; Voltage; Physics; Quantum mechanics","score_opus":0.0051892072930273545,"score_gpt":0.18844089713648263,"score_spread":0.18325168984345527,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2943306738","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034592256,0.0031510408,0.83813673,0.0018739223,0.00078606524,0.000067348796,0.00025553082,0.00041927217,0.120717876],"genre_scores_gemma":[0.78808445,0.003435324,0.17648639,0.0013478458,0.0010726652,0.0002825626,0.00025731692,0.0002234372,0.028809927],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9992473,0.00016868238,0.00004956558,0.000151215,0.00029962306,0.00008368935],"domain_scores_gemma":[0.99931264,0.00035408235,0.00007676036,0.000103481565,0.00012196982,0.000031125343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015488407,0.0005963785,0.0005775724,0.0012281383,0.0007646639,0.0018913678,0.00084191124,0.0009809196,0.005530796],"category_scores_gemma":[0.00266385,0.00026659758,0.0010162154,0.0008046002,0.0033443228,0.0037186581,0.0011165699,0.0015970742,0.0012642876],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000044773296,0.000002699162,0.000015597116,0.000017882743,0.0000028131535,0.0000132549885,0.000045787245,0.0008734792,0.00036483322,0.99437755,0.00043984773,0.0038416744],"study_design_scores_gemma":[0.0000064461146,0.00001737012,0.000055275083,0.000009223635,0.0000034468635,0.000069505855,0.000018236864,0.00693985,0.0007102283,0.98715436,0.0050080842,0.000007863027],"about_ca_topic_score_codex":0.00049131847,"about_ca_topic_score_gemma":0.00025869685,"teacher_disagreement_score":0.005530796,"about_ca_system_score_codex":0.00094487466,"about_ca_system_score_gemma":0.00047086077,"threshold_uncertainty_score":0.018502355},"labels":[],"label_agreement":null},{"id":"W2950738950","doi":"10.1049/iet-gtd.2019.0088","title":"High‐speed distance relaying using least error squares method and testing with FPGA","year":2019,"lang":"en","type":"article","venue":"IET Generation Transmission & Distribution","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Algorithm; Statistics; Mathematics; Embedded system","score_opus":0.03041862492128601,"score_gpt":0.26571618267317465,"score_spread":0.23529755775188865,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2950738950","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16588819,0.00023390046,0.81951827,0.00012921695,0.000073676165,0.00017210559,0.00009296112,0.006044679,0.007846899],"genre_scores_gemma":[0.8658359,0.00007932953,0.13160394,0.00002468253,0.0000068499608,0.000082163366,0.00006650474,0.00006285527,0.002237744],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996025,0.000110141176,0.000028426946,0.000057308032,0.00017472338,0.000026884156],"domain_scores_gemma":[0.9993736,0.00024963747,0.000076584074,0.00010259865,0.00018369795,0.000013829343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044506267,0.0005279054,0.00022285555,0.00038017417,0.00015059713,0.00040259442,0.00046062193,0.00026748664,0.0028136082],"category_scores_gemma":[0.0011601864,0.0001222515,0.00013640159,0.00023804573,0.00019286934,0.0005149961,0.00019237126,0.00021223717,0.00040582864],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007705843,0.00021261138,0.0058533885,0.0005483631,0.000105087536,0.0005133315,0.0005273742,0.1568871,0.24564734,0.007508302,0.0029456075,0.5784809],"study_design_scores_gemma":[0.00013209194,0.0011482451,0.003373821,0.000036375168,0.000047521855,0.00048161636,0.00014328219,0.75297475,0.23168984,0.0012890314,0.0086368285,0.000046605815],"about_ca_topic_score_codex":0.0010432161,"about_ca_topic_score_gemma":0.0009528215,"teacher_disagreement_score":0.0028136082,"about_ca_system_score_codex":0.00020800285,"about_ca_system_score_gemma":0.00026692363,"threshold_uncertainty_score":0.0094124675},"labels":[],"label_agreement":null},{"id":"W2951830722","doi":"10.1016/j.micpro.2019.06.008","title":"A TDC-less all-digital phase locked loop for medical implant applications","year":2019,"lang":"en","type":"article","venue":"Microprocessors and Microsystems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Economic Development Board - Singapore; University of New South Wales; University of Ottawa","keywords":"Phase-locked loop; Jitter; Phase noise; Ring oscillator; CMOS; Frequency offset; Computer science; dBc; Digitally controlled oscillator; Capacitive sensing; Linearity; Electronic engineering; Electrical engineering; Materials science; Engineering; Telecommunications; Variable-frequency oscillator","score_opus":0.008974508286201412,"score_gpt":0.26040214049370514,"score_spread":0.25142763220750375,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2951830722","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.124016866,0.0026440166,0.8457619,0.001000466,0.0012824804,0.00021881475,0.00043947913,0.00539998,0.019235983],"genre_scores_gemma":[0.74578243,0.0006567746,0.22627553,0.0016679062,0.00043918085,0.0001080764,0.00031596213,0.00018113776,0.02457292],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997756,0.000024531691,0.000011797248,0.00006073656,0.00011153938,0.000015813013],"domain_scores_gemma":[0.99981314,0.000047753,0.00002598074,0.000030360023,0.00006355779,0.000019214667],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001581802,0.00024612114,0.0002880215,0.00024016359,0.00025374672,0.0005178899,0.0009338506,0.00057098665,0.004299804],"category_scores_gemma":[0.0003514413,0.00012777964,0.00018892909,0.00022755265,0.00017893325,0.00044673143,0.00027120634,0.0004082379,0.0011111705],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006332509,0.00011806312,0.00049782236,0.00022452763,0.00002568235,0.0001958348,0.00007666251,0.0013869395,0.8078295,0.0032742186,0.003112166,0.1826252],"study_design_scores_gemma":[0.00028258355,0.0029397716,0.0035227526,0.000093882205,0.00018559468,0.0044293622,0.000057788093,0.14833997,0.73554194,0.0024365813,0.1020702,0.00009953067],"about_ca_topic_score_codex":0.00036540098,"about_ca_topic_score_gemma":0.0008050953,"teacher_disagreement_score":0.004299804,"about_ca_system_score_codex":0.00024409291,"about_ca_system_score_gemma":0.0004154524,"threshold_uncertainty_score":0.01438421},"labels":[],"label_agreement":null},{"id":"W2952632692","doi":"10.1109/mssc.2019.2910616","title":"The MIPI C-PHY Standard: A Generalized Multiconductor Signaling Scheme","year":2019,"lang":"en","type":"article","venue":"IEEE Solid-State Circuits Magazine","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"PHY; Computer science; Electronic engineering; Signaling protocol; Data transmission; Telecommunications; Computer network; Engineering; Wireless; Physical layer","score_opus":0.013959249690608725,"score_gpt":0.25163157846498585,"score_spread":0.23767232877437713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2952632692","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026405068,0.0022501622,0.8795727,0.0024498517,0.001112802,0.00031200657,0.00035417985,0.0024133706,0.085129805],"genre_scores_gemma":[0.38152397,0.003685945,0.5758625,0.0019310124,0.00069798104,0.00048585638,0.0006143997,0.0003147717,0.034883525],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993197,0.000120960685,0.000046141544,0.00010268708,0.00031295087,0.00009760064],"domain_scores_gemma":[0.9995733,0.000076667704,0.000050758466,0.00010840386,0.00016303295,0.000027809472],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008696135,0.0004773426,0.00024927483,0.0007233956,0.00053272693,0.0015109493,0.000967514,0.0010164382,0.0019573504],"category_scores_gemma":[0.0011400861,0.00021480312,0.00023945526,0.000629472,0.0007726136,0.0013628106,0.00091836374,0.0020019189,0.00078728626],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012387695,0.000049539034,0.0002578606,0.00017394157,0.000011357688,0.0002445952,0.00037947396,0.0043293606,0.07157905,0.74606663,0.009201448,0.16758294],"study_design_scores_gemma":[0.000071564355,0.0007156337,0.00062674575,0.00037757453,0.00004610946,0.0018071006,0.00016518401,0.08759456,0.16499096,0.083558954,0.6598996,0.00014595744],"about_ca_topic_score_codex":0.00055806676,"about_ca_topic_score_gemma":0.0006168657,"teacher_disagreement_score":0.0019573504,"about_ca_system_score_codex":0.0009626829,"about_ca_system_score_gemma":0.0011688471,"threshold_uncertainty_score":0.00698483},"labels":[],"label_agreement":null},{"id":"W2955192580","doi":"10.22215/etd/2019-13657","title":"A 5GHz Passively Interpolated 5-Bit Time-to-Digital Converter with 8ps Resolution in IBM 130nm CMOS","year":2019,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Linearity; Time-to-digital converter; 12-bit; CMOS; Electronic engineering; Dynamic range; Wide dynamic range; Chip; Computer science; Engineering; Electrical engineering; Jitter; Clock signal","score_opus":0.003580858209040602,"score_gpt":0.19636750363984107,"score_spread":0.19278664543080046,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2955192580","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29407948,0.0037644687,0.57756495,0.0008546212,0.00055473804,0.0006171953,0.0010959185,0.009176133,0.11229259],"genre_scores_gemma":[0.5791054,0.0017905966,0.35914388,0.00015286957,0.00007348808,0.00016913215,0.0006395405,0.00029778972,0.058627225],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996902,0.000016801483,0.000013413578,0.00005640922,0.00020021877,0.00002293737],"domain_scores_gemma":[0.99991,0.000014777335,0.000010139686,0.00001298159,0.000042818072,0.00000933881],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029845428,0.00022988206,0.00021861424,0.00042965735,0.00021704637,0.0005429964,0.0003880047,0.00022810811,0.0045573423],"category_scores_gemma":[0.00028913165,0.0001401662,0.00012271084,0.00047984376,0.00017197069,0.0003452532,0.00014203678,0.00043694832,0.0016685098],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011386523,0.000047728958,0.00053804007,0.00019042377,0.000008842469,0.00021012622,0.00018826917,0.0016644744,0.86924267,0.008022051,0.0024930914,0.1172804],"study_design_scores_gemma":[0.000025634314,0.00030694148,0.0014391538,0.000029083463,0.000025516169,0.0006924306,0.00005674798,0.014544084,0.9078748,0.00069687905,0.074284956,0.000023740218],"about_ca_topic_score_codex":0.0012226951,"about_ca_topic_score_gemma":0.0018990997,"teacher_disagreement_score":0.0045573423,"about_ca_system_score_codex":0.00047766007,"about_ca_system_score_gemma":0.00066433114,"threshold_uncertainty_score":0.015245855},"labels":[],"label_agreement":null},{"id":"W2959661790","doi":"10.1109/tcsii.2019.2928789","title":"Analysis and Design of an All-Digital ∆Σ TDC via Time-Mode Signal Processing","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Effective number of bits; Electronic engineering; Time-to-digital converter; Integrator; CMOS; Bandwidth (computing); Digital delay line; Computer science; Digital signal processing; Signal processing; Engineering; Digital signal; Clock signal; Jitter; Telecommunications","score_opus":0.01354969548675009,"score_gpt":0.23319135687127207,"score_spread":0.21964166138452199,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2959661790","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02186723,0.00060426333,0.9645136,0.0002051752,0.000107335945,0.00021623998,0.00012298278,0.0014167449,0.010946492],"genre_scores_gemma":[0.61703783,0.0007297079,0.37228042,0.0002977729,0.00006797177,0.00023415677,0.0001768609,0.00011076986,0.009064502],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996711,0.000024794092,0.000016555758,0.00006279343,0.00019551357,0.000029152126],"domain_scores_gemma":[0.99978334,0.000044002772,0.000026480855,0.000025619074,0.0001081348,0.000012443718],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022272386,0.00032907457,0.00028042425,0.0003848598,0.00039800513,0.0010964605,0.00077826023,0.00041825508,0.0030566948],"category_scores_gemma":[0.00051843736,0.00020433987,0.00027519095,0.0003130647,0.00024627792,0.0004493936,0.00021131137,0.00042991954,0.00073432823],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027871053,0.000112375536,0.0015862603,0.0007549866,0.00012416544,0.0005761094,0.00027151706,0.1265204,0.4890306,0.04796718,0.0041509573,0.32862672],"study_design_scores_gemma":[0.000055546174,0.00068500126,0.001137021,0.00007128462,0.00009325897,0.0011123589,0.00006150747,0.71524197,0.226147,0.0035895882,0.05175537,0.00005010107],"about_ca_topic_score_codex":0.0023499203,"about_ca_topic_score_gemma":0.002594231,"teacher_disagreement_score":0.0030566948,"about_ca_system_score_codex":0.00081312016,"about_ca_system_score_gemma":0.0013640228,"threshold_uncertainty_score":0.010225713},"labels":[],"label_agreement":null},{"id":"W2961088119","doi":"10.1109/tcsi.2019.2924399","title":"A Supply-Noise-Insensitive Digitally-Controlled Oscillator","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation","keywords":"Noise (video); Phase noise; Linearity; Inverter; Resistor; Electrical engineering; Sensitivity (control systems); Physics; Computer science; Topology (electrical circuits); Voltage; Electronic engineering; Engineering","score_opus":0.007137911572876265,"score_gpt":0.19071212498152793,"score_spread":0.18357421340865165,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2961088119","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27083567,0.0020885046,0.69491005,0.0009781672,0.001075046,0.00023716898,0.00060231274,0.0053444155,0.02392871],"genre_scores_gemma":[0.82103306,0.0006410727,0.15560469,0.000615664,0.00024615665,0.00009352297,0.00037658573,0.00019198802,0.021197371],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995807,0.00002722364,0.00002147482,0.00012153895,0.00021015854,0.000038868562],"domain_scores_gemma":[0.9997042,0.00003807534,0.00008964844,0.000040588937,0.00009493483,0.000032575455],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017602011,0.00025316578,0.00029787637,0.00026475455,0.0002863644,0.0006205548,0.0010611528,0.00049363537,0.0022903255],"category_scores_gemma":[0.0005086098,0.00019417817,0.00018276647,0.0002638879,0.00029672278,0.00065491383,0.00047000288,0.00055938,0.0009541729],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007757782,0.000031042062,0.00037772712,0.00012124009,0.000012166662,0.0001550631,0.00005014435,0.00068059814,0.95576465,0.0030178945,0.0012623222,0.03844948],"study_design_scores_gemma":[0.000072829636,0.0008060572,0.0016893807,0.000036249803,0.0000800454,0.001311707,0.00003388256,0.031180453,0.9109152,0.0007513358,0.053067904,0.000054991786],"about_ca_topic_score_codex":0.00025924674,"about_ca_topic_score_gemma":0.00060620566,"teacher_disagreement_score":0.0022903255,"about_ca_system_score_codex":0.00029147175,"about_ca_system_score_gemma":0.0003868072,"threshold_uncertainty_score":0.0076619387},"labels":[],"label_agreement":null},{"id":"W2963689965","doi":"10.1002/mop.28626","title":"Hybrid‐cascade coupled‐line phasers for high‐resolution radio‐analog signal processing","year":2014,"lang":"en","type":"article","venue":"Microwave and Optical Technology Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Cascade; Phaser; Analog signal processing; Microwave; Signal processing; Line (geometry); SIGNAL (programming language); Electronic engineering; Physics; Computer science; Digital signal processing; Optics; Engineering; Telecommunications; Mathematics","score_opus":0.008817932996793456,"score_gpt":0.22346987264401394,"score_spread":0.21465193964722049,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2963689965","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6373164,0.0008471136,0.34608993,0.00018094174,0.000174542,0.00017625504,0.00021926696,0.0018320588,0.0131635545],"genre_scores_gemma":[0.9237003,0.00012915758,0.074149266,0.000032174554,0.00003489731,0.000037625014,0.00005816161,0.000031570962,0.0018267707],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983346,0.000026816204,0.0000058932383,0.00002791754,0.00008759693,0.000018332392],"domain_scores_gemma":[0.9998499,0.000053142245,0.00004026346,0.00001704204,0.000029610459,0.000010052637],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027371096,0.00036495467,0.00015293463,0.00017458893,0.00013601208,0.000332985,0.0005189936,0.0002609944,0.0024021044],"category_scores_gemma":[0.0002474482,0.00018439612,0.0001485331,0.00019060096,0.00021116454,0.0004148993,0.00021045843,0.00029675727,0.00053585385],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013326616,0.000042968677,0.0001832955,0.000065690896,0.000018298835,0.00006667582,0.000026527578,0.0065703527,0.9724416,0.0036273205,0.00048301765,0.016340839],"study_design_scores_gemma":[0.0000773967,0.00043863652,0.00041913005,0.0000052141304,0.000016388592,0.00017477848,0.000010018643,0.09507781,0.89721847,0.00052419375,0.0060191974,0.000018775821],"about_ca_topic_score_codex":0.00024171652,"about_ca_topic_score_gemma":0.0005995185,"teacher_disagreement_score":0.0024021044,"about_ca_system_score_codex":0.0002663717,"about_ca_system_score_gemma":0.00013210948,"threshold_uncertainty_score":0.008035839},"labels":[],"label_agreement":null},{"id":"W2964807512","doi":"10.23919/vlsic.2019.8778051","title":"A 56Gb/s Long Reach Fully Adaptive Wireline PAM-4 Transceiver in 7nm FinFET","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"National Defence Medical Centre","funders":"","keywords":"Wireline; Transceiver; Computer science; Electrical engineering; Electronic engineering; Telecommunications; Engineering; Wireless","score_opus":0.006460296063042691,"score_gpt":0.195619195756747,"score_spread":0.1891588996937043,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2964807512","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8879936,0.0003387675,0.07179874,0.0006763349,0.00025723432,0.00013149537,0.0006381224,0.0032769986,0.034888793],"genre_scores_gemma":[0.9197188,0.00015919434,0.0469614,0.00015653163,0.00004659423,0.000064440304,0.00043555177,0.00007031648,0.032387123],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999424,0.0000035918238,0.0000022393488,0.000016561025,0.000024176574,0.000011011839],"domain_scores_gemma":[0.9999578,0.000006105903,0.0000070824312,0.00000611728,0.000016950897,0.000005984596],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008570331,0.0001645158,0.00016465312,0.00012843036,0.0002868259,0.00020867944,0.00036812908,0.0003710328,0.0032383231],"category_scores_gemma":[0.00011299223,0.00010239745,0.00008543982,0.00014729616,0.00009904415,0.0003131862,0.00021776793,0.00019975484,0.0013617573],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008830054,0.00003750869,0.0007319004,0.00007112688,0.000014388915,0.0004432489,0.000064183056,0.001659445,0.9700426,0.0019404102,0.002517629,0.022389233],"study_design_scores_gemma":[0.00010034501,0.002092028,0.008426774,0.000053106334,0.000061975785,0.0028006644,0.00012492116,0.060459048,0.8591417,0.0013778235,0.0652908,0.00007074813],"about_ca_topic_score_codex":0.00040202565,"about_ca_topic_score_gemma":0.0011055476,"teacher_disagreement_score":0.0032383231,"about_ca_system_score_codex":0.0002245752,"about_ca_system_score_gemma":0.0002581058,"threshold_uncertainty_score":0.010833263},"labels":[],"label_agreement":null},{"id":"W2965968461","doi":"10.1109/cicc.2019.8780247","title":"A 14-GHz Bang-Bang Digital PLL with sub-150fs Integrated Jitter for Wireline Applications in 7nm FinFET","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); National Defence Medical Centre","funders":"","keywords":"Wireline; Jitter; Phase-locked loop; Computer science; Electronic engineering; Electrical engineering; Telecommunications; Engineering","score_opus":0.004405458130546333,"score_gpt":0.19739064663014785,"score_spread":0.19298518849960153,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2965968461","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8633501,0.0010635142,0.113899775,0.0005538848,0.00031201454,0.00008346276,0.0005016745,0.0030365656,0.017199082],"genre_scores_gemma":[0.9451437,0.00025980084,0.044822384,0.00011801851,0.000042879346,0.000027270124,0.00020947498,0.000114434595,0.009261971],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99988985,0.0000073700626,0.000006190125,0.000026970243,0.000051609695,0.00001797404],"domain_scores_gemma":[0.99988186,0.000032266093,0.000019004256,0.000018363147,0.00003435815,0.000014215026],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016581871,0.00013891971,0.0001646996,0.00016911524,0.00019352607,0.00029988438,0.0005162265,0.00033988568,0.0018729914],"category_scores_gemma":[0.0002935572,0.000102946804,0.00012675009,0.00023179933,0.00020865916,0.0003669434,0.00015287238,0.00025251348,0.00047052515],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022659227,0.000053572378,0.0011409662,0.00009606844,0.000014687569,0.00019522003,0.00008957817,0.0011585811,0.9563919,0.002328793,0.0010994965,0.037204545],"study_design_scores_gemma":[0.00008032764,0.00088893273,0.0033271918,0.000029039607,0.000051738047,0.00072484044,0.00004569543,0.018685756,0.9521786,0.0005244611,0.023434017,0.000029374882],"about_ca_topic_score_codex":0.0006817368,"about_ca_topic_score_gemma":0.0021645545,"teacher_disagreement_score":0.0018729914,"about_ca_system_score_codex":0.00034290733,"about_ca_system_score_gemma":0.00033706686,"threshold_uncertainty_score":0.0062657595},"labels":[],"label_agreement":null},{"id":"W2968091697","doi":"10.1109/jssc.2019.2927871","title":"Analysis and Correction of Noise Injection Due to Parallel-Output-Misalignment (POM) Effects in Ring-Type Time-to-Digital Converters (TDCs)","year":2019,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Vernier scale; Quantization (signal processing); Converters; Time-to-digital converter; Computer science; Noise shaping; CMOS; Noise (video); Phase noise; Ring oscillator; Control theory (sociology); Electronic engineering; Physics; Voltage; Optics; Electrical engineering; Jitter; Algorithm; Engineering; Telecommunications","score_opus":0.0063889844991257515,"score_gpt":0.22547120108318003,"score_spread":0.21908221658405427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2968091697","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38333917,0.00095855247,0.6112175,0.00016790014,0.00010876755,0.000044427798,0.000051610143,0.0007077542,0.003404368],"genre_scores_gemma":[0.9453066,0.00029088953,0.052970618,0.000041017327,0.000024668398,0.000014334028,0.000044191893,0.00005398875,0.0012536754],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996499,0.000037591828,0.000013693013,0.0000790423,0.00019235042,0.000027410155],"domain_scores_gemma":[0.99944144,0.00022130054,0.00011555263,0.000065697655,0.0001416599,0.000014359481],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003501666,0.0003326677,0.00022163626,0.0003166062,0.00019922377,0.0003598716,0.00037418763,0.0003552032,0.0006007359],"category_scores_gemma":[0.001286703,0.00013021062,0.00020290395,0.000289565,0.00033671904,0.0005769534,0.00017186742,0.0002809927,0.00011557454],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003994605,0.00008299229,0.009339923,0.00021759774,0.000052018175,0.00063278317,0.00027285627,0.05019563,0.75182724,0.01431304,0.00040419932,0.17226228],"study_design_scores_gemma":[0.000012969057,0.00022830699,0.0052337805,0.00001795135,0.000042826654,0.0005781736,0.000039528328,0.5404924,0.44947535,0.0012958733,0.0025549452,0.000027853115],"about_ca_topic_score_codex":0.00051965396,"about_ca_topic_score_gemma":0.0006355497,"teacher_disagreement_score":0.0006007359,"about_ca_system_score_codex":0.00038040566,"about_ca_system_score_gemma":0.00029837803,"threshold_uncertainty_score":0.0027601123},"labels":[],"label_agreement":null},{"id":"W2969957202","doi":"10.1109/tcsii.2019.2936661","title":"Topographical Field Map Analysis Tool for Designing Linear LC DCOs","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Carleton University","keywords":"Linearity; Field (mathematics); Least significant bit; Computer science; Mathematics; Engineering; Statistics; Electronic engineering","score_opus":0.014298753815867357,"score_gpt":0.23893286665369384,"score_spread":0.22463411283782647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2969957202","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008688449,0.00017722251,0.97915375,0.00006225273,0.00003127319,0.00007669444,0.000109881716,0.0029732462,0.008727301],"genre_scores_gemma":[0.32301357,0.0005675565,0.6651416,0.000121730256,0.000050350784,0.0002227009,0.0003194497,0.00079031696,0.009772696],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998481,0.000019893767,0.0000072910816,0.000015158242,0.00009544337,0.000014088817],"domain_scores_gemma":[0.9995795,0.00018113287,0.00003771486,0.000026446183,0.00016551881,0.000009691503],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021427068,0.0006803319,0.00026805978,0.0010882211,0.0003661163,0.0006521878,0.0003713224,0.0002235031,0.0102917105],"category_scores_gemma":[0.00085794315,0.0002474274,0.00021908728,0.00045910542,0.00020000564,0.0007318729,0.000264382,0.00038868643,0.0014013369],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019901012,0.00009237617,0.0019381167,0.00063229003,0.000069795264,0.00047696475,0.0003939016,0.09212591,0.24517454,0.034849245,0.015109112,0.6089388],"study_design_scores_gemma":[0.0000470105,0.00033668996,0.0018089125,0.00010744055,0.00006436601,0.00080500107,0.00025819306,0.70116967,0.2001664,0.012577346,0.08257572,0.00008318768],"about_ca_topic_score_codex":0.0011385872,"about_ca_topic_score_gemma":0.0017158809,"teacher_disagreement_score":0.0102917105,"about_ca_system_score_codex":0.0005218459,"about_ca_system_score_gemma":0.0003979501,"threshold_uncertainty_score":0.034429252},"labels":[],"label_agreement":null},{"id":"W2972037472","doi":"10.1109/lssc.2019.2938677","title":"A 1.41-pJ/b 56-Gb/s PAM-4 Receiver Using Enhanced Transition Utilization CDR and Genetic Adaptation Algorithms in 7-nm CMOS","year":2019,"lang":"en","type":"article","venue":"IEEE Solid-State Circuits Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; Huawei Technologies (Canada)","funders":"","keywords":"Jitter; CMOS; Electronic engineering; Clock recovery; Computer science; Signal edge; Detector; Bit error rate; Physics; Decoding methods; Engineering; Clock signal; Algorithm; Telecommunications; Analog signal; Digital signal processing","score_opus":0.030143817163545774,"score_gpt":0.2546638537345859,"score_spread":0.2245200365710401,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2972037472","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60326135,0.00048254614,0.3865928,0.00023224657,0.00007265569,0.00006974161,0.00004732501,0.001073611,0.008167731],"genre_scores_gemma":[0.8106776,0.00012166274,0.18600011,0.000058015903,0.0000129166965,0.000023053792,0.000037119727,0.000021120371,0.0030484046],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99992,0.000013450907,0.0000035735395,0.000015824922,0.000032322332,0.000014822761],"domain_scores_gemma":[0.99993885,0.000024301706,0.0000111477775,0.0000061975175,0.000015468495,0.0000039871748],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016138723,0.00017803129,0.00017791775,0.00012277206,0.00016965241,0.00024331333,0.00033094338,0.0003686494,0.00066958717],"category_scores_gemma":[0.0002645822,0.00009426483,0.00014487204,0.00012263506,0.00010887864,0.00021844963,0.0001324565,0.0002598597,0.00017436301],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030893096,0.00012571763,0.0026706962,0.000104774896,0.00007242583,0.00034397902,0.000098156095,0.111324444,0.711146,0.0051819202,0.00057541573,0.1680475],"study_design_scores_gemma":[0.00007512494,0.00059831823,0.002330836,0.000022694716,0.0000662404,0.0005450587,0.000028118142,0.6418863,0.34784365,0.0011344897,0.005434272,0.000034887566],"about_ca_topic_score_codex":0.0013984524,"about_ca_topic_score_gemma":0.0026691584,"teacher_disagreement_score":0.0013984524,"about_ca_system_score_codex":0.00029126427,"about_ca_system_score_gemma":0.0003638302,"threshold_uncertainty_score":0.0027806163},"labels":[],"label_agreement":null},{"id":"W2979634977","doi":"10.1049/iet-cds.2019.0108","title":"Time‐based all‐digital time‐to‐digital converter with pre‐skewed bi‐directional gated delay line time integrator","year":2019,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Integrator; Time-to-digital converter; Skew; Digital delay line; Electronic engineering; CMOS; Propagation delay; Cadence; Computer science; Integrating ADC; Delay calculation; Engineering; Jitter; Electrical engineering; Voltage; Capacitor; Telecommunications; Digital signal; Digital signal processing","score_opus":0.007151950550788995,"score_gpt":0.20397920453938057,"score_spread":0.19682725398859158,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2979634977","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17408769,0.0016985205,0.7904338,0.00044062978,0.0005728073,0.00044459122,0.00043255577,0.004214557,0.027674748],"genre_scores_gemma":[0.839677,0.00044317267,0.15008207,0.00019185359,0.000059224578,0.00009110016,0.00019184647,0.000079441175,0.009184367],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996264,0.00003426385,0.000018908298,0.00006162624,0.00022578285,0.000032869117],"domain_scores_gemma":[0.99963987,0.0000820312,0.000049921313,0.000067591405,0.00013558507,0.000024955767],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024930906,0.00027763416,0.00030217608,0.0003205503,0.00032308855,0.0011069799,0.0007683998,0.00047120784,0.0031013712],"category_scores_gemma":[0.0005566754,0.00016240343,0.00020979426,0.0004028353,0.0002427806,0.0005643971,0.00024761882,0.0005266166,0.00078955444],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007194183,0.00025343845,0.0014219693,0.0005012683,0.00008948295,0.000564843,0.0002618605,0.031834662,0.7143831,0.024059348,0.00435786,0.22155273],"study_design_scores_gemma":[0.0001484661,0.0016140892,0.0016437236,0.00007478321,0.00010855333,0.0028275705,0.00006811881,0.43787655,0.5037538,0.002565853,0.049227692,0.000090845315],"about_ca_topic_score_codex":0.0010400416,"about_ca_topic_score_gemma":0.0022613755,"teacher_disagreement_score":0.0031013712,"about_ca_system_score_codex":0.00054080563,"about_ca_system_score_gemma":0.0009096131,"threshold_uncertainty_score":0.010375142},"labels":[],"label_agreement":null},{"id":"W2982381325","doi":"10.1109/mwscas.2019.8885152","title":"Time-Mode All-Digital Delta-Sigma Time-to-Digital Converter with Process Uncertainty Calibration","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"NMOS logic; PMOS logic; Integrator; Time-to-digital converter; CMOS; Electronic engineering; Calibration; Process (computing); Computer science; Engineering; Electrical engineering; Transistor; Physics; Voltage; Jitter","score_opus":0.005154423746859081,"score_gpt":0.21638559914783523,"score_spread":0.21123117540097613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982381325","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13082367,0.001013055,0.85893244,0.00020495943,0.00011540936,0.00009240395,0.000072379575,0.0014689513,0.0072767655],"genre_scores_gemma":[0.9110659,0.00032230202,0.0861509,0.00008678167,0.000032867436,0.000024243389,0.000044440683,0.00005018597,0.0022223003],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99935657,0.000072679286,0.000024980907,0.00008782593,0.00042866488,0.00002932926],"domain_scores_gemma":[0.9992567,0.00034095804,0.00010442757,0.00010529841,0.00017736407,0.000015203885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044051453,0.00034286696,0.00023417335,0.0003037853,0.0002620706,0.00065628934,0.0005758286,0.0003690636,0.0011536523],"category_scores_gemma":[0.001541101,0.00014222367,0.00020380807,0.00036468168,0.0002172963,0.0006271812,0.0002450805,0.00048140163,0.00021253042],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006601885,0.00018415567,0.0051702685,0.00039267028,0.0001297532,0.0006816793,0.00030711511,0.21739323,0.40698162,0.026238654,0.001067868,0.34079286],"study_design_scores_gemma":[0.000027515229,0.00052408426,0.0012573729,0.00003183466,0.00006546941,0.00083585014,0.00003480066,0.73586506,0.25087047,0.0026055123,0.00785206,0.00002991308],"about_ca_topic_score_codex":0.0006178404,"about_ca_topic_score_gemma":0.0009496707,"teacher_disagreement_score":0.0011536523,"about_ca_system_score_codex":0.0005521325,"about_ca_system_score_gemma":0.0004916506,"threshold_uncertainty_score":0.004006028},"labels":[],"label_agreement":null},{"id":"W2982398536","doi":"10.1109/mwscas.2019.8885012","title":"A Pre-Skewed Bi-Directional Gated Delay Line Bang-Bang Frequency Detector with Applications in 10 Gbps Serial Link Frequency-Locking","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Frequency divider; Electronic engineering; Automatic frequency control; Detector; Lock (firearm); Frequency synthesizer; Phase frequency detector; Phase detector; CMOS; Phase-locked loop; Physics; Electrical engineering; Jitter; Voltage; Engineering; Telecommunications; Charge pump","score_opus":0.008126421467228638,"score_gpt":0.2253125815566004,"score_spread":0.21718616008937175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982398536","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39738062,0.004213055,0.58287567,0.0008067441,0.00040720095,0.0002227671,0.00028655026,0.00265304,0.011154296],"genre_scores_gemma":[0.87296903,0.00051541894,0.12089832,0.0004007588,0.00005393928,0.000048879065,0.00011571687,0.000035646757,0.004962423],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997346,0.000032860324,0.00001668243,0.000051139115,0.00013346576,0.000031299434],"domain_scores_gemma":[0.9997056,0.00007887766,0.00007235136,0.000032258657,0.000082222854,0.00002865693],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025376512,0.00020955317,0.00018747555,0.00039732823,0.00020225997,0.00037774196,0.0007644515,0.00039430018,0.0011131545],"category_scores_gemma":[0.00036633416,0.00016561092,0.00013867646,0.00021958395,0.00023428186,0.00043552386,0.0002169278,0.00025886437,0.00029137894],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003289414,0.000072957846,0.0035481958,0.00022448118,0.00002132643,0.00028881268,0.00010864127,0.0018513119,0.8693716,0.0037332943,0.0009659627,0.11948447],"study_design_scores_gemma":[0.00008273158,0.0015578598,0.0036684184,0.000049971408,0.000058848655,0.002583123,0.00005849648,0.05397622,0.90349364,0.000581382,0.033805825,0.00008343144],"about_ca_topic_score_codex":0.00057181146,"about_ca_topic_score_gemma":0.0017505635,"teacher_disagreement_score":0.0011131545,"about_ca_system_score_codex":0.00047128217,"about_ca_system_score_gemma":0.0005214414,"threshold_uncertainty_score":0.0037238598},"labels":[],"label_agreement":null},{"id":"W2982420270","doi":"10.1109/mwscas.2019.8885308","title":"Digitally Interpolated Pre-Skewed Delay-Line Digital-to-Time Converter with Minimum Nonlinearity and Latency","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Differential nonlinearity; Linearity; Least significant bit; CMOS; Interpolation (computer graphics); Latency (audio); Computer science; Linear interpolation; Integral nonlinearity; Electronic engineering; Voltage; Electrical engineering; Engineering; Telecommunications; Converters","score_opus":0.0036291838323535912,"score_gpt":0.19123080323992603,"score_spread":0.18760161940757245,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982420270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18814063,0.0010096263,0.7886903,0.000298148,0.00021253814,0.00026983983,0.00038248295,0.0039363103,0.017060129],"genre_scores_gemma":[0.7937863,0.00035293703,0.19989192,0.00016913879,0.000063000465,0.00009416578,0.00022263451,0.00010035793,0.005319535],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997024,0.00002833797,0.000024111163,0.00006255326,0.00014895434,0.00003370073],"domain_scores_gemma":[0.9996431,0.00007337142,0.00006203101,0.0000476514,0.0001571794,0.000016583326],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019206225,0.00029472043,0.00027469,0.0004318984,0.00042063577,0.0007711146,0.0006982763,0.00041284988,0.0026005532],"category_scores_gemma":[0.0006615096,0.00017941726,0.0001963683,0.00046280315,0.00018182593,0.00055459037,0.00023175027,0.0005100267,0.00095413515],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006541244,0.00016072839,0.0018002127,0.00037882917,0.000055432894,0.0005357113,0.00019430506,0.042330213,0.729048,0.012356189,0.002084762,0.21040143],"study_design_scores_gemma":[0.00010912663,0.0012879203,0.002053046,0.00009247142,0.00007525678,0.002219733,0.000064935564,0.32117414,0.63003296,0.0029001238,0.039909117,0.000081203754],"about_ca_topic_score_codex":0.00088013517,"about_ca_topic_score_gemma":0.0017933924,"teacher_disagreement_score":0.0026005532,"about_ca_system_score_codex":0.00047747843,"about_ca_system_score_gemma":0.0008682924,"threshold_uncertainty_score":0.008699715},"labels":[],"label_agreement":null},{"id":"W2982513423","doi":"10.1109/mwscas.2019.8885185","title":"All-Digital ∆Σ TDC with Current-Starved Bi-Directional Gated Delay Line Time Integrator","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; NMOS logic; CMOS; Electronic engineering; Time-to-digital converter; PMOS logic; Linearity; Comparator; Computer science; Quantization (signal processing); Propagation delay; Transistor; Electrical engineering; Engineering; Bandwidth (computing); Voltage; Jitter; Telecommunications; Algorithm","score_opus":0.00907504705372469,"score_gpt":0.22170262283803585,"score_spread":0.21262757578431116,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982513423","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11513051,0.0028090698,0.85864025,0.0003720932,0.00059649884,0.00029464118,0.00030337737,0.004902117,0.016951444],"genre_scores_gemma":[0.7901334,0.00059353403,0.20207736,0.00035746547,0.00008493643,0.000087691544,0.00020188038,0.00007543467,0.006388198],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99953187,0.000044256678,0.00003670947,0.00009329782,0.0002525252,0.000041467556],"domain_scores_gemma":[0.99962616,0.00008478134,0.000048821923,0.000069242,0.00014194277,0.000029004344],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031079655,0.00036358472,0.0003284778,0.0005450127,0.00043212163,0.0010971042,0.0010024022,0.0005856943,0.002711155],"category_scores_gemma":[0.0006461642,0.0001687364,0.00025417603,0.00051804684,0.00026435402,0.0005929922,0.0003110559,0.0005087907,0.0005728097],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009661713,0.0002498132,0.0024340118,0.0006387087,0.00013816362,0.000626119,0.00032538743,0.038575124,0.40857998,0.022975171,0.0048732306,0.51961803],"study_design_scores_gemma":[0.00021942382,0.0014224638,0.001945268,0.00011895285,0.00018412851,0.0030818835,0.000073023315,0.576613,0.35360485,0.0029543324,0.059653535,0.00012914228],"about_ca_topic_score_codex":0.0020238333,"about_ca_topic_score_gemma":0.0035630544,"teacher_disagreement_score":0.002711155,"about_ca_system_score_codex":0.0007148434,"about_ca_system_score_gemma":0.00096318807,"threshold_uncertainty_score":0.009069681},"labels":[],"label_agreement":null},{"id":"W2990194957","doi":"10.1007/s10470-019-01562-3","title":"All-digital 1-1 MASH delta-sigma time-to-digital converter via time-mode signal processing","year":2019,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Cascode; Time-to-digital converter; Electronic engineering; Delta-sigma modulation; CMOS; Inverter; Adder; Noise margin; Cadence; Electrical engineering; Voltage; Computer science; SIGNAL (programming language); Engineering; Transistor; Amplifier; Jitter","score_opus":0.00848600668512774,"score_gpt":0.21951250779239628,"score_spread":0.21102650110726853,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2990194957","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1339688,0.0014564005,0.7014177,0.00095354894,0.0010281074,0.0003365411,0.00077256403,0.009884067,0.15018243],"genre_scores_gemma":[0.7018775,0.00067670236,0.23236325,0.0006558511,0.00028455068,0.00009374375,0.00046491134,0.00026083254,0.06332262],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982136,0.000016330678,0.000008501097,0.000047019636,0.00008608334,0.000020845962],"domain_scores_gemma":[0.9998772,0.000021374643,0.000014430719,0.000027365164,0.000049695827,0.000009929368],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015984348,0.00037291364,0.0001960809,0.0006245319,0.0003475411,0.0007063631,0.00054573733,0.0003148468,0.010844928],"category_scores_gemma":[0.00030419655,0.0001333905,0.00011117882,0.0004132259,0.00019227919,0.0005733575,0.00030184237,0.00040764693,0.003214699],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021852064,0.00014173481,0.0010571727,0.00027232798,0.000025903508,0.00021731602,0.00020450668,0.0012397642,0.5612587,0.036375497,0.0074109524,0.3915777],"study_design_scores_gemma":[0.00005783999,0.0006359484,0.0032893058,0.000111291054,0.0000758769,0.0018545884,0.00010706288,0.05306924,0.75035346,0.013757869,0.17661723,0.000070221315],"about_ca_topic_score_codex":0.0002973197,"about_ca_topic_score_gemma":0.0010843168,"teacher_disagreement_score":0.010844928,"about_ca_system_score_codex":0.00028369747,"about_ca_system_score_gemma":0.00042162734,"threshold_uncertainty_score":0.036279857},"labels":[],"label_agreement":null},{"id":"W2995974171","doi":"10.1109/lssc.2019.2959779","title":"Secondary Side-Channel Wireline Communication Using Transmitter Clock Frequency Modulation","year":2019,"lang":"en","type":"article","venue":"IEEE Solid-State Circuits Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Wireline; Transmitter; Side channel attack; Channel (broadcasting); Transceiver; Computer science; Electronic engineering; Telecommunications; Physics; Electrical engineering; Engineering; Wireless; Algorithm; Cryptography","score_opus":0.01664441433749548,"score_gpt":0.2401628364171724,"score_spread":0.22351842207967693,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2995974171","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6191262,0.0011720757,0.34996793,0.00053283793,0.0005534216,0.00021443552,0.0003563929,0.002243965,0.025832841],"genre_scores_gemma":[0.93628865,0.000297863,0.05401723,0.0001590889,0.0001303524,0.00007201792,0.0002608176,0.000051408795,0.008722543],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99966097,0.000045407218,0.000014854876,0.00007032392,0.00014306758,0.000065236905],"domain_scores_gemma":[0.99917537,0.00016803622,0.00014765556,0.00015690355,0.00030836812,0.000043546534],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028926454,0.00026804802,0.00035115812,0.00025646423,0.00034822826,0.00056138885,0.0007321834,0.00052454387,0.0028517398],"category_scores_gemma":[0.0005847831,0.00012265387,0.00020233248,0.000358195,0.0003413204,0.00062979764,0.0005425978,0.00047510417,0.0010620939],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006366006,0.00011641442,0.0050318567,0.00024573237,0.000047758207,0.00054658327,0.00019719858,0.0022248318,0.8971454,0.01064745,0.003242311,0.079917945],"study_design_scores_gemma":[0.00008154989,0.0017135188,0.0030087477,0.00004138293,0.00006912257,0.0016367375,0.00007369401,0.034169763,0.93254864,0.0011059063,0.02551383,0.000036996316],"about_ca_topic_score_codex":0.0002642789,"about_ca_topic_score_gemma":0.00067504717,"teacher_disagreement_score":0.0028517398,"about_ca_system_score_codex":0.0003177441,"about_ca_system_score_gemma":0.00040474357,"threshold_uncertainty_score":0.009540081},"labels":[],"label_agreement":null},{"id":"W3001275625","doi":"10.1109/newcas44328.2019.8961271","title":"Data-Transition Decision Feedback Equalizer with Edge-Emphasis Taps and Raised References","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Backplane; Jitter; Equalizer; Sharpening; Emphasis (telecommunications); Computer science; Enhanced Data Rates for GSM Evolution; Voltage; Electronic engineering; State (computer science); Engineering; Telecommunications; Algorithm; Electrical engineering; Computer hardware; Channel (broadcasting); Artificial intelligence","score_opus":0.026681059321837612,"score_gpt":0.26231864184881,"score_spread":0.23563758252697237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3001275625","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.081708126,0.00095735746,0.91101193,0.00034340948,0.000308383,0.00008229301,0.00011695547,0.0009219988,0.004549483],"genre_scores_gemma":[0.7727363,0.00048658883,0.2186422,0.0005018385,0.00015243347,0.000067104855,0.00017555512,0.00003923299,0.0071988204],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99972874,0.000034365934,0.00002270189,0.00007889836,0.00009962014,0.0000356522],"domain_scores_gemma":[0.99973744,0.00009453531,0.000026752223,0.000028556598,0.00010087965,0.000011925046],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003480419,0.00038554336,0.00027111327,0.00039547056,0.0002737141,0.0004406657,0.0006292648,0.00058558374,0.0015174826],"category_scores_gemma":[0.0008366729,0.00017878642,0.00021324349,0.00030936336,0.00022554897,0.0007057135,0.0002962696,0.00059029786,0.00034348317],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011351814,0.00014730419,0.0025198278,0.00024723238,0.00008769167,0.0005524838,0.00015317417,0.015774708,0.55147237,0.013423577,0.00243884,0.41204765],"study_design_scores_gemma":[0.00023980312,0.0009079714,0.0030562219,0.000076588505,0.00015609905,0.001681496,0.000055594854,0.368875,0.59589094,0.002920183,0.026042774,0.00009741758],"about_ca_topic_score_codex":0.000744013,"about_ca_topic_score_gemma":0.0016339887,"teacher_disagreement_score":0.0015174826,"about_ca_system_score_codex":0.00035056673,"about_ca_system_score_gemma":0.0002571633,"threshold_uncertainty_score":0.005076468},"labels":[],"label_agreement":null},{"id":"W3003010347","doi":"10.1007/s10470-005-1605-2","title":"Improvements in Biasing and Compensation of CMOS Opamps","year":2005,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Biasing; Transconductance; Compensation (psychology); Operational amplifier; Phase margin; Capacitance; Frequency compensation; Parasitic capacitance; Constant (computer programming); Operational transconductance amplifier; Electronic engineering; Control theory (sociology); CMOS; Computer science; Amplifier; Electrical engineering; Topology (electrical circuits); Voltage; Engineering; Physics; Transistor","score_opus":0.01435905315482849,"score_gpt":0.2321433380917753,"score_spread":0.2177842849369468,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3003010347","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04644878,0.008154779,0.9262545,0.0012230588,0.00085953885,0.00021224061,0.00031355314,0.004786836,0.011746717],"genre_scores_gemma":[0.3641678,0.008362495,0.597419,0.0017332657,0.0009237126,0.00015164257,0.00088350405,0.00076966546,0.02558882],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99897695,0.00015288607,0.00011985686,0.00024124605,0.00043316747,0.00007607181],"domain_scores_gemma":[0.99737513,0.00092640624,0.00018208475,0.00031833435,0.0011443944,0.000053686865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00092310185,0.0011438428,0.0005714118,0.00091325,0.0003670134,0.0013200388,0.0019039044,0.0014895848,0.009765949],"category_scores_gemma":[0.004906658,0.0005654341,0.00038606636,0.0010683322,0.00024366063,0.0019894473,0.00054233155,0.001191263,0.0036603229],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039100004,0.00017289612,0.0020418582,0.00082487194,0.000070804745,0.00013337182,0.00020046721,0.007812632,0.6073476,0.011088017,0.003692269,0.3662242],"study_design_scores_gemma":[0.00013504109,0.0005236022,0.0068982574,0.00035885398,0.00033878273,0.0013719772,0.00009455336,0.09948905,0.76562464,0.0053230827,0.11972994,0.00011216246],"about_ca_topic_score_codex":0.0017529733,"about_ca_topic_score_gemma":0.002873785,"teacher_disagreement_score":0.009765949,"about_ca_system_score_codex":0.00089088693,"about_ca_system_score_gemma":0.00073404494,"threshold_uncertainty_score":0.03267038},"labels":[],"label_agreement":null},{"id":"W3006062226","doi":"10.1109/tim.2020.2972653","title":"Low-Power Built-in Jitter Injection Using Linearized Phase Interpolator","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada); University of Ottawa","funders":"","keywords":"Jitter; SerDes; Electronic engineering; Transceiver; Lookup table; Phase-locked loop; Computer science; Transmitter; Multiplexer; Differential nonlinearity; Digital-to-analog converter; Clock recovery; Wireline; Electrical engineering; Engineering; Clock signal; Multiplexing; Voltage; Telecommunications; CMOS","score_opus":0.05281791927252181,"score_gpt":0.28620323208713544,"score_spread":0.23338531281461364,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3006062226","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27921227,0.0012188057,0.6827037,0.0004460498,0.00020374164,0.00039226338,0.00041556434,0.018233206,0.017174503],"genre_scores_gemma":[0.9269439,0.00019647648,0.06500389,0.00016785455,0.000066129534,0.00007436477,0.00013951295,0.00026040748,0.007147533],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995384,0.00006006957,0.000017174543,0.000086428365,0.00023588045,0.00006206439],"domain_scores_gemma":[0.999448,0.00018914003,0.00014776333,0.00009136572,0.00009635439,0.000027362601],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003263835,0.0004660702,0.00040985004,0.0005275018,0.00027595603,0.0007933631,0.0011774903,0.00045454098,0.0047295205],"category_scores_gemma":[0.00092188583,0.00023584577,0.00018014562,0.00045575318,0.00032251858,0.0008261273,0.00044742503,0.0006436574,0.0014049038],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007394038,0.00022817668,0.0038806887,0.00046513428,0.000051376952,0.0005511509,0.00035176033,0.0041309674,0.85331744,0.010164555,0.0022880177,0.12383134],"study_design_scores_gemma":[0.000058832833,0.000817208,0.0014247285,0.000038460297,0.000054140502,0.00075896404,0.00003807978,0.03668555,0.9482322,0.00073260034,0.011121105,0.000038199047],"about_ca_topic_score_codex":0.00031097585,"about_ca_topic_score_gemma":0.00037788693,"teacher_disagreement_score":0.0047295205,"about_ca_system_score_codex":0.0005562458,"about_ca_system_score_gemma":0.00042548872,"threshold_uncertainty_score":0.015821815},"labels":[],"label_agreement":null},{"id":"W3006679257","doi":"10.1109/access.2020.2976749","title":"An Intermittent Frequency Synthesizer With Accurate Frequency Detection for Fast Duty-Cycled Receivers","year":2020,"lang":"en","type":"article","venue":"IEEE Access","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Science Foundation of Fujian Province; Ministry of Science and Technology of the People's Republic of China; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Frequency synthesizer; Duty cycle; Computer science; Frequency standard; Electronic engineering; Electrical engineering; Phase-locked loop; Jitter; Telecommunications; Voltage; Engineering","score_opus":0.03086492126172455,"score_gpt":0.2791249624061829,"score_spread":0.24826004114445835,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3006679257","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06619658,0.0012687655,0.923357,0.00027259372,0.00030300746,0.00014042795,0.00012602822,0.0027345978,0.005600966],"genre_scores_gemma":[0.5061392,0.0004912506,0.48739985,0.0002551976,0.00034294152,0.00012760574,0.0001857266,0.00018347436,0.0048747812],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992237,0.00009898848,0.000057336598,0.00016697355,0.00040413634,0.000048892314],"domain_scores_gemma":[0.9992493,0.00016477471,0.00019465858,0.00015415114,0.00019500937,0.000042094176],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006052286,0.00047355788,0.0005065321,0.00069251534,0.00033081186,0.00065095205,0.001149502,0.000692882,0.0019380538],"category_scores_gemma":[0.0011100797,0.0002471339,0.00026329808,0.00038455994,0.00023962106,0.00080290297,0.0005174305,0.00065322354,0.0008103746],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003262461,0.0000838508,0.0011182346,0.0003448124,0.00004302214,0.00031462288,0.00018792985,0.00474693,0.6932093,0.010349039,0.0024170065,0.28685898],"study_design_scores_gemma":[0.00026308035,0.0015444633,0.0026416192,0.000110776906,0.00018332292,0.0024636104,0.00004924742,0.2067793,0.7119352,0.003280558,0.07061872,0.000130061],"about_ca_topic_score_codex":0.00021155066,"about_ca_topic_score_gemma":0.00030734108,"teacher_disagreement_score":0.0019380538,"about_ca_system_score_codex":0.0003869944,"about_ca_system_score_gemma":0.0003310914,"threshold_uncertainty_score":0.0064834356},"labels":[],"label_agreement":null},{"id":"W3007549235","doi":"10.1016/j.nima.2020.163688","title":"A digital phase-locked loop based LLRF system","year":2020,"lang":"en","type":"article","venue":"Nuclear Instruments and Methods in Physics Research Section A Accelerators Spectrometers Detectors and Associated Equipment","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"TRIUMF","funders":"","keywords":"Loop (graph theory); Phase-locked loop; Phase (matter); Physics; Computer science; Mathematics","score_opus":0.0590287522288212,"score_gpt":0.3604142424705942,"score_spread":0.301385490241773,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3007549235","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04855861,0.0008647947,0.90687567,0.0005793023,0.000568755,0.00026664825,0.00035309794,0.01566947,0.026263751],"genre_scores_gemma":[0.7622636,0.00028917953,0.20649014,0.0015826484,0.00047597912,0.00022246127,0.00053002476,0.00023880636,0.027907245],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99938285,0.0000865685,0.000038244307,0.00019587575,0.0002335725,0.000062764186],"domain_scores_gemma":[0.99964714,0.00007864695,0.00003987843,0.00006808866,0.00013573677,0.000030461266],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030431984,0.00036912906,0.0004981518,0.0005329926,0.0006067453,0.00089184835,0.0011307768,0.00080778333,0.011281578],"category_scores_gemma":[0.00053876714,0.0001388915,0.0002107723,0.0003028417,0.00025202424,0.0006743441,0.0005018062,0.0004313664,0.0051966817],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009302558,0.00032543115,0.0018083105,0.0003744677,0.000058735775,0.00029429738,0.00019679115,0.0051862327,0.41921684,0.007509358,0.012671016,0.55142814],"study_design_scores_gemma":[0.0006948542,0.002852677,0.004560665,0.00020474852,0.00030256118,0.0022244211,0.00011365224,0.3514357,0.4690249,0.0049944813,0.16338092,0.00021048558],"about_ca_topic_score_codex":0.0008302262,"about_ca_topic_score_gemma":0.0011255768,"teacher_disagreement_score":0.011281578,"about_ca_system_score_codex":0.00044379345,"about_ca_system_score_gemma":0.00048156182,"threshold_uncertainty_score":0.037740648},"labels":[],"label_agreement":null},{"id":"W3010881143","doi":"10.22215/etd/2011-08815","title":"Jitter transfer and jitter tolerance analysis of bang-bang clock and data recovery circuits","year":2011,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Humanities; Art; Auteur theory; Art history","score_opus":0.027184175269733574,"score_gpt":0.2576305963774431,"score_spread":0.23044642110770955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3010881143","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9244491,0.0011489904,0.06404615,0.00011050043,0.000053387193,0.000053003267,0.00020465716,0.00081232,0.009121952],"genre_scores_gemma":[0.99411064,0.0001227483,0.0026197743,0.000015076521,0.0000065442873,0.000008675909,0.00006372338,0.000030233017,0.0030226014],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997323,0.000025833711,0.000013577534,0.00003190558,0.00015965012,0.00003664281],"domain_scores_gemma":[0.9991897,0.0004004896,0.00012507355,0.000084353094,0.00016456231,0.000035762],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003416167,0.00020557514,0.00016015502,0.00081095856,0.00021939981,0.0003642661,0.0004620789,0.00029440448,0.0019955377],"category_scores_gemma":[0.0015726988,0.000107120715,0.00017716106,0.0005413742,0.00017863186,0.00026812984,0.00012264312,0.00023253202,0.00024421533],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0044741584,0.0002681514,0.009338732,0.000491871,0.00014198938,0.00065351377,0.00060140673,0.18856099,0.6091928,0.015352656,0.0016482568,0.16927555],"study_design_scores_gemma":[0.000051378505,0.0010393646,0.014807923,0.00004028859,0.00009814961,0.00039197668,0.00010923786,0.6713502,0.3080176,0.0013025642,0.0027421152,0.000049125538],"about_ca_topic_score_codex":0.0023339852,"about_ca_topic_score_gemma":0.0016450142,"teacher_disagreement_score":0.0023339852,"about_ca_system_score_codex":0.00059505535,"about_ca_system_score_gemma":0.00028517513,"threshold_uncertainty_score":0.00667572},"labels":[],"label_agreement":null},{"id":"W3011502941","doi":"10.22215/etd/2006-08323","title":"A 0.18 um CMOS half-rate clock and data recovery circuit with reference-less dual loop","year":2006,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Heritage","funders":"","keywords":"Dual (grammatical number); CMOS; Dual loop; Loop (graph theory); Computer science; Electrical engineering; Mathematics; Engineering; Art; Combinatorics; Literature","score_opus":0.05262093951523643,"score_gpt":0.27354727305529203,"score_spread":0.22092633354005559,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3011502941","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26358274,0.0038020457,0.6560635,0.0018967093,0.0017943637,0.0008949728,0.0014758393,0.022255924,0.04823384],"genre_scores_gemma":[0.65097684,0.0009307615,0.2843097,0.0013257001,0.0003350441,0.00017581033,0.00069784216,0.00036522528,0.06088313],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995473,0.00003413681,0.00002999342,0.00014240557,0.00018599794,0.00006004376],"domain_scores_gemma":[0.9995832,0.000099433,0.00004806574,0.00008022734,0.00014991057,0.00003922824],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035502648,0.00029136505,0.0003621567,0.000550257,0.0004632291,0.00078110176,0.0017428634,0.000822972,0.008957837],"category_scores_gemma":[0.00069913425,0.0003119305,0.0002267751,0.0004180765,0.00017813282,0.00089920516,0.00031303245,0.000513275,0.0026762646],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046751826,0.00015491375,0.0004300198,0.00028229988,0.0000351375,0.000346509,0.00014118287,0.00066986337,0.858396,0.0049736337,0.0051348503,0.12896806],"study_design_scores_gemma":[0.00023093926,0.0018244243,0.0023669726,0.00008290527,0.00019310112,0.0030726986,0.00007661323,0.026140425,0.8624487,0.0009136822,0.102569245,0.000080438585],"about_ca_topic_score_codex":0.0009998474,"about_ca_topic_score_gemma":0.0023020064,"teacher_disagreement_score":0.008957837,"about_ca_system_score_codex":0.0004499101,"about_ca_system_score_gemma":0.0007629094,"threshold_uncertainty_score":0.02996695},"labels":[],"label_agreement":null},{"id":"W3011681886","doi":"10.22215/etd/2012-09754","title":"DLL-based fractional-N frequency synthesizers","year":2012,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Computer science; Physics; Mathematics","score_opus":0.01032504128007977,"score_gpt":0.24664336094910563,"score_spread":0.23631831966902586,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3011681886","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20572853,0.002717661,0.68717015,0.0011217914,0.0005606745,0.00016832654,0.0006306124,0.008631949,0.09327037],"genre_scores_gemma":[0.8177425,0.0006471596,0.1445046,0.00037981235,0.000101002646,0.000049013634,0.00045066944,0.00017743396,0.035947725],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965227,0.000038662234,0.000021504602,0.00009019871,0.00016322272,0.000034208708],"domain_scores_gemma":[0.9997389,0.00005318025,0.00003676101,0.0000577145,0.000097611046,0.000015893405],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020475761,0.00023802213,0.00021221087,0.00039688058,0.0003399283,0.0009071041,0.00059394585,0.00031832108,0.005501747],"category_scores_gemma":[0.0005655236,0.00017009786,0.00014113358,0.00025699346,0.0002090106,0.00061684835,0.00030977387,0.00032751373,0.0018922789],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004354729,0.0001336563,0.0007060516,0.00019869884,0.000018964016,0.00014387033,0.00014404565,0.010939422,0.610267,0.021308316,0.005874048,0.34983033],"study_design_scores_gemma":[0.00015292261,0.00036242395,0.0013534717,0.00006617929,0.000049297807,0.00062940724,0.00007727225,0.18026794,0.68983996,0.0049231774,0.122223146,0.00005477145],"about_ca_topic_score_codex":0.0016684914,"about_ca_topic_score_gemma":0.003736091,"teacher_disagreement_score":0.005501747,"about_ca_system_score_codex":0.000990021,"about_ca_system_score_gemma":0.00038676977,"threshold_uncertainty_score":0.018405199},"labels":[],"label_agreement":null},{"id":"W3015749170","doi":"10.1109/isscc19947.2020.9063130","title":"6.3 A 10-to-112Gb/s DSP-DAC-Based Transmitter with 1.2V<sub>ppd</sub> Output Swing in 7nm FinFET","year":2020,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Muscular Dystrophy Canada; University of Alberta","funders":"","keywords":"Transmitter; Computer science; Electronic engineering; Scalability; Bandwidth (computing); Lookup table; Swing; Digital signal processing; Computer hardware; Electrical engineering; Embedded system; Channel (broadcasting); Engineering; Telecommunications","score_opus":0.014756142159308552,"score_gpt":0.1947607834865383,"score_spread":0.18000464132722976,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3015749170","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9382576,0.0007852787,0.025129145,0.0010167129,0.00050705456,0.000101631085,0.00067323225,0.0024179777,0.031111434],"genre_scores_gemma":[0.9625748,0.00018462802,0.019923057,0.00017978047,0.00004411933,0.000030389761,0.00017931833,0.00008070248,0.016803345],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983466,0.000015138809,0.0000073663537,0.000036711554,0.000077124074,0.000028941393],"domain_scores_gemma":[0.9998956,0.000019695266,0.000017366829,0.0000089511595,0.00004112091,0.000017218405],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017980291,0.00023602889,0.00025904807,0.00017539202,0.0003243242,0.00043967378,0.0005944777,0.00076893746,0.004597633],"category_scores_gemma":[0.0002451588,0.00013235107,0.00018565773,0.00019263667,0.00015732192,0.00046790147,0.00014348749,0.00038347763,0.0015043318],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024026565,0.00013363949,0.0019761878,0.00019925808,0.000021925089,0.00050380285,0.00019155866,0.0016000855,0.968782,0.0030414178,0.0035398297,0.019770054],"study_design_scores_gemma":[0.000076245145,0.0010930267,0.004953703,0.00005764338,0.00003650075,0.0011209566,0.00012050033,0.029382681,0.9377501,0.0004222558,0.02494683,0.000039521183],"about_ca_topic_score_codex":0.00081819354,"about_ca_topic_score_gemma":0.0016568122,"teacher_disagreement_score":0.004597633,"about_ca_system_score_codex":0.0006613825,"about_ca_system_score_gemma":0.00038331296,"threshold_uncertainty_score":0.015380621},"labels":[],"label_agreement":null},{"id":"W3030588834","doi":"10.1049/iet-cds.2020.0039","title":"All‐digital power‐efficient integrating frequency difference‐to‐digital converter for GHz frequency‐locking","year":2020,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Digitally controlled oscillator; Electronic engineering; Electrical engineering; Frequency band; Phase-locked loop; Engineering; Frequency synthesizer; Phase noise; Power (physics); Digital down converter; Time-to-digital converter; Computer science; Jitter; Physics; Variable-frequency oscillator; Digital signal processing; Digital signal; Clock signal","score_opus":0.026388426458443602,"score_gpt":0.2417972956687739,"score_spread":0.21540886921033028,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3030588834","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1877243,0.0035268476,0.767676,0.0005454701,0.0005449062,0.00016922719,0.000221991,0.0019502884,0.03764097],"genre_scores_gemma":[0.8563584,0.0006099981,0.13473724,0.00022789488,0.000084581654,0.00004913236,0.00009845865,0.000054933822,0.007779208],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99977475,0.000020331363,0.000012086242,0.000046633715,0.000119983815,0.000026216785],"domain_scores_gemma":[0.9998492,0.00005184453,0.000022361364,0.000027889426,0.0000392744,0.0000092429955],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017995008,0.00022689383,0.00021608907,0.00039220456,0.00024302631,0.0006276688,0.0006142108,0.00032541348,0.0037446255],"category_scores_gemma":[0.00038759876,0.00013420063,0.00015310038,0.00034240427,0.0002527454,0.0005599708,0.00026407265,0.0004025205,0.00064565387],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029416598,0.0001654141,0.0015112518,0.00031700576,0.000034698114,0.00021762087,0.00015684514,0.0051756976,0.6245775,0.023776814,0.0028281992,0.34094474],"study_design_scores_gemma":[0.00009812955,0.0006715301,0.0013930751,0.00006965299,0.00006613406,0.0015501059,0.000063965526,0.10414652,0.80072314,0.0030220973,0.088128604,0.000067066634],"about_ca_topic_score_codex":0.0002590288,"about_ca_topic_score_gemma":0.0006476454,"teacher_disagreement_score":0.0037446255,"about_ca_system_score_codex":0.00035799097,"about_ca_system_score_gemma":0.0002867917,"threshold_uncertainty_score":0.012527049},"labels":[],"label_agreement":null},{"id":"W3036312028","doi":"10.22215/etd/2019-13675","title":"5.75-7.14 GHz All Digital Phase Locked Loop MATLAB model with Novel Filter-to-DCO Frequency Decoder.","year":2019,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"MATLAB; Phase-locked loop; Debugging; Electronic engineering; Filter (signal processing); Computer science; Electronic circuit; Engineering; Electrical engineering; Phase noise","score_opus":0.018296107604842075,"score_gpt":0.27189671007302946,"score_spread":0.2536006024681874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3036312028","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023945607,0.00052686856,0.8669679,0.0004127836,0.00028724145,0.00036648771,0.0045831786,0.023404136,0.07950571],"genre_scores_gemma":[0.3926872,0.0013283348,0.43999824,0.00040783078,0.00009619667,0.0014151793,0.009563381,0.0033290482,0.15117453],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997764,0.00004440442,0.000016076696,0.000040663625,0.00010201748,0.000020426764],"domain_scores_gemma":[0.99973637,0.00007401362,0.000024034707,0.000049690483,0.000106769636,0.000009113607],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024285118,0.00064350653,0.0003138767,0.00039841357,0.00024969134,0.00067671516,0.00097167195,0.00055268727,0.031007862],"category_scores_gemma":[0.00072376,0.00021323127,0.00032047756,0.00031936186,0.0001542195,0.00065556384,0.00028831686,0.0007457866,0.013204313],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000926406,0.00035345135,0.0026108152,0.0015915431,0.0001293005,0.0007095513,0.00061895896,0.50191206,0.12021046,0.103398286,0.06235453,0.20518465],"study_design_scores_gemma":[0.00013272857,0.00032131755,0.0006809017,0.00008589327,0.00006546166,0.00050414633,0.000044860895,0.71092683,0.081129156,0.0084581785,0.19761327,0.000037229882],"about_ca_topic_score_codex":0.0016780172,"about_ca_topic_score_gemma":0.0022226232,"teacher_disagreement_score":0.031007862,"about_ca_system_score_codex":0.0004959745,"about_ca_system_score_gemma":0.0007004294,"threshold_uncertainty_score":0.10373163},"labels":[],"label_agreement":null},{"id":"W3041983244","doi":"10.1109/tns.2020.3008142","title":"Single-Event Effects Characterization of <i>LC</i>-VCO PLLs in a 28-nm CMOS Technology","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Nuclear Science","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage-controlled oscillator; Phase-locked loop; CMOS; PLL multibit; Jitter; LC circuit; Varicap; Electronic engineering; Materials science; Inductor; Phase noise; Voltage; Engineering; Electrical engineering; Physics; Capacitor; Capacitance","score_opus":0.009856866489898978,"score_gpt":0.21084028690969236,"score_spread":0.2009834204197934,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3041983244","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9897016,0.00030733278,0.0076772007,0.000075195996,0.00002583554,0.000032019343,0.00015367086,0.00019814473,0.0018289645],"genre_scores_gemma":[0.9960665,0.00010295605,0.0029543955,0.000030049594,0.000009556871,0.000017505688,0.000052213963,0.000026052525,0.0007408595],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99964666,0.000019609502,0.000014984183,0.000099993726,0.00014406501,0.000074619005],"domain_scores_gemma":[0.9992993,0.00026859643,0.00018837677,0.00005283371,0.00014246271,0.000048419497],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002652862,0.00026647406,0.00027419862,0.00032379624,0.00018503616,0.000410941,0.00051145215,0.00036657366,0.0015205164],"category_scores_gemma":[0.0008489018,0.00012972989,0.00015771874,0.00023815787,0.00029410628,0.0004974342,0.00022722484,0.00027599893,0.00026707558],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014865167,0.000032399952,0.0010605583,0.00005512437,0.000013348025,0.00018201966,0.00010444279,0.0013298936,0.9924291,0.00024785643,0.00008392454,0.004312672],"study_design_scores_gemma":[0.000025260706,0.0004805825,0.004590845,0.000008779158,0.00002142908,0.0001755055,0.000059299997,0.0098051485,0.9833867,0.00012501157,0.0013093358,0.00001216689],"about_ca_topic_score_codex":0.000743958,"about_ca_topic_score_gemma":0.0010757574,"teacher_disagreement_score":0.0015205164,"about_ca_system_score_codex":0.0005589677,"about_ca_system_score_gemma":0.00026556305,"threshold_uncertainty_score":0.005086601},"labels":[],"label_agreement":null},{"id":"W3046126219","doi":"10.1109/lssc.2020.3012916","title":"56/28-Gb/s PAM4/PAM2 Impedance-Modulated Transmitter Enabling 44-dB/58-dB Loss Compensation at 14 GHz in a 7-nm FinFET Transceiver","year":2020,"lang":"en","type":"article","venue":"IEEE Solid-State Circuits Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"Transmitter; Transceiver; Compensation (psychology); Multi-mode optical fiber; Electrical engineering; Electrical impedance; Channel (broadcasting); Electronic engineering; Modulation (music); Computer science; Output impedance; Telecommunications; Physics; Wireless; Acoustics; Engineering; Optical fiber","score_opus":0.020703846369938893,"score_gpt":0.23571304825095168,"score_spread":0.2150092018810128,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3046126219","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98115206,0.00018958896,0.012631492,0.00018092638,0.000060802115,0.000026245205,0.00007443453,0.00030287678,0.0053814705],"genre_scores_gemma":[0.9811029,0.00011237761,0.013712707,0.000049594793,0.000021580141,0.000012464343,0.00005364849,0.000024407467,0.004910292],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99990463,0.000008134667,0.0000051773113,0.00002348409,0.00003858513,0.000020052077],"domain_scores_gemma":[0.9999312,0.000014476242,0.000020432808,0.000007848469,0.000015852289,0.000010169517],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015707295,0.00017417209,0.00019168026,0.00011587757,0.0001928276,0.00030594834,0.00040722475,0.000347017,0.0011403766],"category_scores_gemma":[0.00018436325,0.000113122034,0.00011483478,0.00012810685,0.00017831483,0.00033067845,0.00017175684,0.00026883915,0.00041841538],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007049428,0.000028130415,0.0006191832,0.00002769387,0.000006577532,0.0001652432,0.000053813863,0.00071417843,0.9907481,0.0009374481,0.00027874036,0.0063503785],"study_design_scores_gemma":[0.000027258866,0.00052493607,0.0017133708,0.000012566606,0.000020346148,0.0005442708,0.00003586772,0.012925316,0.9786628,0.0001623832,0.005357371,0.000013602469],"about_ca_topic_score_codex":0.00037639274,"about_ca_topic_score_gemma":0.0009990133,"teacher_disagreement_score":0.0011403766,"about_ca_system_score_codex":0.0003421709,"about_ca_system_score_gemma":0.0002357102,"threshold_uncertainty_score":0.0038149953},"labels":[],"label_agreement":null},{"id":"W3048325215","doi":"10.1109/newcas49341.2020.9159782","title":"A Pulse injection background calibration technique for charge pump PLLs","year":2020,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Phase-locked loop; Integrator; Charge pump; Calibration; Control theory (sociology); Voltage; Pulse (music); Electronic engineering; Computer science; Phase frequency detector; Physics; Engineering; Capacitor; Electrical engineering; Jitter; Control (management)","score_opus":0.03267976580582994,"score_gpt":0.25962251348139675,"score_spread":0.22694274767556682,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3048325215","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07289329,0.0016819991,0.9173046,0.00026651696,0.00021145165,0.00006893697,0.000044946868,0.001851483,0.0056767934],"genre_scores_gemma":[0.7736358,0.001105863,0.218761,0.00027410925,0.00018005297,0.000062422325,0.000083122715,0.00015091164,0.0057467576],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996346,0.000040274954,0.000012835847,0.00006848537,0.00021798321,0.000025731904],"domain_scores_gemma":[0.9996921,0.000082760314,0.000061577244,0.00004795641,0.00009708724,0.000018464174],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025728447,0.00036055344,0.0002220303,0.00049689057,0.00029364816,0.0005230575,0.00063462305,0.00040544718,0.0011825766],"category_scores_gemma":[0.0006700966,0.00019368481,0.00015399717,0.000516105,0.0003098034,0.00089965644,0.000447482,0.0007398553,0.00031193465],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002513342,0.000053405176,0.00094706647,0.00018426027,0.000020372412,0.0002510458,0.00017253976,0.0025752014,0.7184631,0.008559649,0.0007985385,0.2677234],"study_design_scores_gemma":[0.000044291497,0.0007678154,0.0017586409,0.000041304065,0.0000432287,0.0016245779,0.000044396165,0.068157226,0.9040622,0.0018156224,0.021602103,0.000038557533],"about_ca_topic_score_codex":0.00023954477,"about_ca_topic_score_gemma":0.0003178256,"teacher_disagreement_score":0.0011825766,"about_ca_system_score_codex":0.00032120987,"about_ca_system_score_gemma":0.00037155524,"threshold_uncertainty_score":0.003956139},"labels":[],"label_agreement":null},{"id":"W3082079604","doi":"10.15760/etd.7422","title":"Design of a 7-MHz Portable Direct Conversion Transceiver with Digitally Controlled Keying","year":2000,"lang":"en","type":"report","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Transceiver; Transmitter; Amplifier; Electrical engineering; Keying; Microcontroller; Digitally controlled oscillator; Engineering; Frequency-shift keying; Electronic engineering; Universal asynchronous receiver/transmitter; Power (physics); Computer science; Radio frequency; Local oscillator; CMOS; Variable-frequency oscillator; Physics","score_opus":0.02054798630002226,"score_gpt":0.22389701950191776,"score_spread":0.2033490332018955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3082079604","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20755892,0.00075034733,0.71266085,0.0007610193,0.0003640694,0.0011261884,0.00035183423,0.0061672237,0.07025961],"genre_scores_gemma":[0.62869465,0.0009746502,0.29702166,0.0004934428,0.00022556841,0.0007992543,0.00069269043,0.00033488814,0.07076316],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997694,0.000018058054,0.00001327331,0.000044796354,0.00011571022,0.00003880319],"domain_scores_gemma":[0.9998448,0.000021427706,0.00002409198,0.000013292528,0.00007705817,0.000019265533],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016526844,0.0003567337,0.00034477806,0.0003950864,0.0003417719,0.00048309925,0.001001209,0.00044509707,0.004751766],"category_scores_gemma":[0.00025969523,0.0003295766,0.00024185804,0.0002325575,0.0001314281,0.000321208,0.00029242673,0.0003126075,0.0030877201],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021683097,0.00017968944,0.0029215429,0.0004520512,0.000092088245,0.0010206472,0.0004232473,0.007839116,0.7489464,0.011519486,0.0093966145,0.21699223],"study_design_scores_gemma":[0.00028069376,0.0032333701,0.0058382447,0.00019207776,0.00027671122,0.005661136,0.00018415581,0.12016202,0.6278495,0.0020438372,0.23414142,0.000136758],"about_ca_topic_score_codex":0.00054575084,"about_ca_topic_score_gemma":0.00056279544,"teacher_disagreement_score":0.004751766,"about_ca_system_score_codex":0.00038556688,"about_ca_system_score_gemma":0.0006576693,"threshold_uncertainty_score":0.01589626},"labels":[],"label_agreement":null},{"id":"W3083045950","doi":"10.1109/mwscas48704.2020.9184572","title":"A Survey of Optical and Electronic Delay Lines with a Case Study on Using Optical Delay Lines in 65 nm CMOS Optical Receivers","year":2020,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Silicon photonics; Photonics; Synchronization (alternating current); Electronic engineering; Optical performance monitoring; 3D optical data storage; Optical power; Optical transistor; Propagation delay; Optical switch; Computer science; Optoelectronics; Electrical engineering; Telecommunications; Materials science; Optics; Physics; Engineering; Voltage; Wavelength-division multiplexing; Transistor; Laser","score_opus":0.045346530948745016,"score_gpt":0.2919488824889917,"score_spread":0.24660235154024668,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3083045950","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09036012,0.6093472,0.19273081,0.0019236137,0.0004984602,0.00019444512,0.0002306949,0.000489835,0.104224846],"genre_scores_gemma":[0.28796807,0.5495157,0.12803951,0.0011631649,0.00075659464,0.0001355646,0.00025777725,0.00012242603,0.032041203],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99951625,0.000064252345,0.0000518115,0.00007898125,0.00023413516,0.0000545952],"domain_scores_gemma":[0.999311,0.00033539967,0.00010664546,0.0000334053,0.00018841113,0.000025184356],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005829,0.00050593907,0.00026196867,0.0020149855,0.00036253443,0.0012488472,0.00054403953,0.00084062776,0.0016989697],"category_scores_gemma":[0.00086351606,0.00040547503,0.00029567565,0.0025511624,0.00038772405,0.0016396154,0.00041621824,0.00047839736,0.0008074647],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018790958,0.00014545475,0.0035013063,0.0029840723,0.000040944175,0.0008544619,0.00029066586,0.013137985,0.041433997,0.049524333,0.0039648334,0.883934],"study_design_scores_gemma":[0.000023020546,0.000943248,0.0038442935,0.001505399,0.000092344155,0.0045880033,0.00039343775,0.01302121,0.055223092,0.0072730067,0.9130089,0.00008402372],"about_ca_topic_score_codex":0.0007111951,"about_ca_topic_score_gemma":0.00094809046,"teacher_disagreement_score":0.0020149855,"about_ca_system_score_codex":0.00062121963,"about_ca_system_score_gemma":0.000522668,"threshold_uncertainty_score":0.005683601},"labels":[],"label_agreement":null},{"id":"W3106433277","doi":"10.1049/iet-cds.2020.0026","title":"Fine resolution delay tuning method to improve the linearity of an unbalanced time‐to‐digital converter on a Xilinx FPGA","year":2020,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Linearity; Least significant bit; Routing (electronic design automation); Differential nonlinearity; Computer hardware; Embedded system; Electronic engineering; Engineering","score_opus":0.01969641637413162,"score_gpt":0.258017094736356,"score_spread":0.23832067836222437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3106433277","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12843844,0.0002845787,0.8625552,0.00015507567,0.00017462317,0.00009723508,0.00007600046,0.00306683,0.005152065],"genre_scores_gemma":[0.61925757,0.00012848468,0.3756592,0.00013345877,0.000038436818,0.000070379625,0.0000868504,0.00018639863,0.004439192],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997731,0.000026296595,0.000018084023,0.00006623124,0.00009052771,0.000025671148],"domain_scores_gemma":[0.9996339,0.00010769046,0.00006430301,0.000073712516,0.000105172236,0.000015101152],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023693733,0.00041688018,0.00011891309,0.00036943285,0.00018184465,0.00037970947,0.00033803258,0.00018225118,0.0019318609],"category_scores_gemma":[0.00073352776,0.00014351102,0.00007427415,0.00023094715,0.00012087546,0.00040655799,0.00020236432,0.0003348243,0.00034007788],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018339235,0.000047902617,0.0016460621,0.00011722422,0.000016141059,0.00011299563,0.00013892817,0.010168676,0.75876164,0.0047063446,0.0013244373,0.22277619],"study_design_scores_gemma":[0.000053441247,0.0004937516,0.003154616,0.00002369246,0.00003741265,0.0005301498,0.00004044273,0.15881145,0.80836236,0.00087515445,0.027584895,0.00003266178],"about_ca_topic_score_codex":0.00056763727,"about_ca_topic_score_gemma":0.0012398042,"teacher_disagreement_score":0.0019318609,"about_ca_system_score_codex":0.00040358465,"about_ca_system_score_gemma":0.000372893,"threshold_uncertainty_score":0.006462693},"labels":[],"label_agreement":null},{"id":"W3109138145","doi":"10.1109/jssc.2020.3036981","title":"10-to-112-Gb/s DSP-DAC-Based Transmitter in 7-nm FinFET With Flex Clocking Architecture","year":2020,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"SerDes; Phase-locked loop; Jitter; Swing; Transmitter; Digital signal processing; Computer science; Lookup table; Computer hardware; Electronic engineering; Bandwidth (computing); PLL multibit; Embedded system; Engineering; Telecommunications; Channel (broadcasting)","score_opus":0.018983702417754416,"score_gpt":0.23840790336730927,"score_spread":0.21942420094955487,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3109138145","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8816113,0.0011229527,0.08838142,0.00039873854,0.0002725207,0.00012437334,0.00055522367,0.0020773695,0.025456099],"genre_scores_gemma":[0.9611168,0.0002560161,0.02978788,0.000096744894,0.00003153062,0.000025172874,0.0001540469,0.000036891834,0.008494818],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99991286,0.000008081073,0.000005426617,0.000022786831,0.000033681994,0.000017069495],"domain_scores_gemma":[0.9999298,0.000015874959,0.000012458211,0.000009215346,0.000026325586,0.0000063124908],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012012559,0.00018500882,0.0001877815,0.00017625457,0.00023411908,0.0002517118,0.0005411077,0.0002835712,0.0022178981],"category_scores_gemma":[0.00015130197,0.00011125931,0.00011939484,0.00017785109,0.00013214866,0.00039837882,0.00013160065,0.0002500456,0.0005452005],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024871159,0.00007812218,0.0012427537,0.0001620462,0.000019830917,0.00027912506,0.00006870904,0.0021384768,0.9615721,0.004240745,0.0011723273,0.028776996],"study_design_scores_gemma":[0.000056889192,0.00072427513,0.0019745291,0.00003753296,0.00003643708,0.0008378946,0.000037231537,0.031070957,0.95117337,0.00053884904,0.013487322,0.000024714638],"about_ca_topic_score_codex":0.0005683524,"about_ca_topic_score_gemma":0.002244748,"teacher_disagreement_score":0.0022178981,"about_ca_system_score_codex":0.00045633526,"about_ca_system_score_gemma":0.00038391235,"threshold_uncertainty_score":0.007419586},"labels":[],"label_agreement":null},{"id":"W3129408886","doi":"10.36227/techrxiv.14067713.v1","title":"A Very Low-phase-noise CMOS Ring VCO Intended for Sensor Interfaces","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Mitacs; CMC Microsystems","keywords":"Voltage-controlled oscillator; Phase noise; dBc; CMOS; Electrical engineering; Electronic engineering; Voltage; Linearity; Noise (video); Offset (computer science); Materials science; Engineering; Computer science","score_opus":0.02631996283072424,"score_gpt":0.2940780407618278,"score_spread":0.26775807793110357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3129408886","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09823955,0.005430513,0.8841729,0.0004785925,0.00088497973,0.0002189102,0.0002432265,0.0012403593,0.009090859],"genre_scores_gemma":[0.6996882,0.0009730813,0.292848,0.00030607026,0.00022233897,0.0000856118,0.00013115311,0.00009485946,0.0056505464],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995951,0.00006270021,0.00002526403,0.00010280672,0.00017658064,0.00003750433],"domain_scores_gemma":[0.99977463,0.000069160415,0.000038247843,0.000031020634,0.00006950981,0.000017422553],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003729515,0.0003511002,0.00039973497,0.00033495904,0.00024368014,0.00072801707,0.00078310585,0.0007015303,0.0009842485],"category_scores_gemma":[0.00064806157,0.00014720911,0.00021129465,0.0003035175,0.00031070708,0.0005625429,0.0002744594,0.00043793785,0.00041849798],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012295593,0.000035961268,0.00053817016,0.00028427516,0.000018559283,0.00017114801,0.000046780337,0.0025680624,0.94348425,0.009031442,0.0005766058,0.043121733],"study_design_scores_gemma":[0.00005736511,0.0008201604,0.0020431445,0.000073580246,0.00009586712,0.002182603,0.000036591184,0.07295752,0.8761445,0.0022658207,0.043250855,0.00007197488],"about_ca_topic_score_codex":0.00017337082,"about_ca_topic_score_gemma":0.0003350523,"teacher_disagreement_score":0.0009842485,"about_ca_system_score_codex":0.00032714268,"about_ca_system_score_gemma":0.00027955853,"threshold_uncertainty_score":0.0032926202},"labels":[],"label_agreement":null},{"id":"W3133570290","doi":"10.1109/isscc42613.2021.9365853","title":"8.8 A 112Gb/s PAM-4 Low-Power 9-Tap Sliding-Block DFE in a 7nm FinFET Wireline Receiver","year":2021,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"Wireline; Equalization (audio); Computer science; Block (permutation group theory); Electronic engineering; Noise (video); EMI; Power (physics); Engineering; Electromagnetic interference; Channel (broadcasting); Telecommunications; Wireless; Mathematics","score_opus":0.006528284631154532,"score_gpt":0.21214134907833934,"score_spread":0.2056130644471848,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3133570290","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7184476,0.0019495365,0.18585756,0.0045120628,0.0012442111,0.00042007142,0.0016557775,0.012013925,0.073899254],"genre_scores_gemma":[0.8517434,0.00037275028,0.11567251,0.00048184642,0.000117685246,0.00010644639,0.00036138948,0.00018241952,0.030961512],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99981886,0.000027296452,0.00000847047,0.000045513763,0.00007393985,0.000025973875],"domain_scores_gemma":[0.9998988,0.000025955771,0.000017004184,0.000010518881,0.000031308697,0.000016353077],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002106423,0.0004419317,0.00040041006,0.0003038209,0.00038758435,0.00049864064,0.0009523414,0.0012687824,0.0077947625],"category_scores_gemma":[0.0002402568,0.0002039389,0.00022886883,0.0003064665,0.00021511098,0.00072630757,0.0002368892,0.0005768388,0.0031582369],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00066911295,0.00031982444,0.001779974,0.00026629225,0.000056434175,0.001422145,0.00018753517,0.0042884224,0.91441655,0.009351518,0.0118330205,0.05540921],"study_design_scores_gemma":[0.00035193062,0.0024795714,0.004395487,0.00015107836,0.00011540313,0.0021763046,0.00011594312,0.13038804,0.7574577,0.00297081,0.099286,0.00011176223],"about_ca_topic_score_codex":0.0009596477,"about_ca_topic_score_gemma":0.002066466,"teacher_disagreement_score":0.0077947625,"about_ca_system_score_codex":0.00078149675,"about_ca_system_score_gemma":0.00042591058,"threshold_uncertainty_score":0.026076078},"labels":[],"label_agreement":null},{"id":"W3134442222","doi":"","title":"Custom FPGA Data Acquisition for Experimental Astrophysics","year":2018,"lang":"en","type":"article","venue":"URSCA Proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Lethbridge","funders":"","keywords":"Universal asynchronous receiver/transmitter; Field-programmable gate array; Computer science; Embedded system; Baud; USB; Computer hardware; Data acquisition; Interface (matter); Serial communication; Asynchronous communication; Transmission (telecommunications); Software; Operating system","score_opus":0.03182327391122959,"score_gpt":0.285754211181699,"score_spread":0.25393093727046945,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3134442222","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25246838,0.00080528005,0.60438997,0.00044426005,0.0007662828,0.002011752,0.006919921,0.062954,0.06924014],"genre_scores_gemma":[0.7437234,0.00043867537,0.20957935,0.00058324286,0.00012450198,0.0015103979,0.005395398,0.0021473574,0.036497675],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995871,0.00004739503,0.000031373173,0.00009785514,0.00018080272,0.00005551529],"domain_scores_gemma":[0.99938047,0.000123894,0.000069398164,0.00021574656,0.00017959395,0.000030829426],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047579946,0.0007696625,0.00036557624,0.0007330047,0.00025054364,0.0006012144,0.0009797427,0.0002496504,0.034853783],"category_scores_gemma":[0.0009982536,0.00023908043,0.00018393324,0.00047443353,0.00019106806,0.0005839493,0.00045769144,0.00055520126,0.005721182],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001710531,0.00046978006,0.007372034,0.0012650177,0.00012556346,0.00086589897,0.00042875897,0.0062443623,0.447831,0.015399093,0.050352484,0.46793547],"study_design_scores_gemma":[0.00028372236,0.0014214112,0.013742243,0.00016650918,0.00009112029,0.0016081005,0.00012061512,0.057292145,0.6766458,0.0019390606,0.24656717,0.00012209568],"about_ca_topic_score_codex":0.00042478155,"about_ca_topic_score_gemma":0.0006842939,"teacher_disagreement_score":0.034853783,"about_ca_system_score_codex":0.0004634561,"about_ca_system_score_gemma":0.00048371922,"threshold_uncertainty_score":0.11659753},"labels":[],"label_agreement":null},{"id":"W3134443243","doi":"10.1049/cds2.12031","title":"Adaptive data‐transition decision feedback equaliser with edge emphasis","year":2021,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Equaliser; Baud; Jitter; Backplane; Channel (broadcasting); Computer science; Enhanced Data Rates for GSM Evolution; Electronic engineering; Engineering; Telecommunications; Computer hardware; Transmission (telecommunications)","score_opus":0.041821253327590485,"score_gpt":0.26181855749159316,"score_spread":0.21999730416400268,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3134443243","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33675945,0.00083595706,0.6488246,0.00035657216,0.0003600971,0.00012848145,0.00018389856,0.0016398643,0.0109111015],"genre_scores_gemma":[0.9528717,0.0001056442,0.04200443,0.00013488768,0.000027275579,0.000024700983,0.000065016015,0.000017721886,0.0047486695],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997682,0.00003350477,0.000015415406,0.000058298378,0.00008222119,0.000042350002],"domain_scores_gemma":[0.9997514,0.00010311258,0.000032247674,0.000023472476,0.00007829085,0.000011394722],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021501111,0.00033417088,0.00020315463,0.00029797776,0.00023059882,0.00048649576,0.00045422,0.00047632193,0.0023818621],"category_scores_gemma":[0.00057208835,0.00012619774,0.00017824887,0.00019953308,0.00021955925,0.00041730423,0.000342077,0.00044664455,0.00028110523],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0024085208,0.00017663909,0.002068317,0.00021666705,0.00008246474,0.0005251107,0.00020542264,0.05076452,0.6853129,0.0076410547,0.0016826745,0.24891564],"study_design_scores_gemma":[0.00023637654,0.0009621994,0.0035003137,0.00007403277,0.00011016385,0.0007102314,0.00005769952,0.51138407,0.46805274,0.002201877,0.012644588,0.00006574089],"about_ca_topic_score_codex":0.0011441038,"about_ca_topic_score_gemma":0.0019572014,"teacher_disagreement_score":0.0023818621,"about_ca_system_score_codex":0.00035696008,"about_ca_system_score_gemma":0.00020004055,"threshold_uncertainty_score":0.007968128},"labels":[],"label_agreement":null},{"id":"W3139020270","doi":"10.5555/2133429.3256376","title":"Session details: Advances in timing analysis","year":2010,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Session (web analytics); Computer science; World Wide Web","score_opus":0.049824435776773646,"score_gpt":0.3109637071232823,"score_spread":0.26113927134650866,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3139020270","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016558291,0.027908977,0.33904156,0.01580708,0.070262134,0.00087979937,0.0059202593,0.011463896,0.512158],"genre_scores_gemma":[0.05612473,0.008543567,0.037735395,0.0012175872,0.013237749,0.0002518823,0.0035208825,0.002545705,0.8768226],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99939096,0.00010090327,0.000035876168,0.00012697198,0.00026182877,0.00008341372],"domain_scores_gemma":[0.9984333,0.00032614643,0.000051746774,0.00021529535,0.0007222221,0.00025126472],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0014417424,0.0012262891,0.0010549924,0.0015148888,0.0011261313,0.0025987998,0.00088740065,0.0013944714,0.3116525],"category_scores_gemma":[0.002186758,0.00036088392,0.0007007104,0.0014872915,0.00028122775,0.0017636789,0.0013813477,0.0015520325,0.119566776],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005653081,0.00018189059,0.000901191,0.00041202706,0.00004051656,0.00013250718,0.0001103359,0.0019895742,0.022638364,0.007894302,0.48062545,0.4845084],"study_design_scores_gemma":[0.0000652645,0.00027381067,0.0026804355,0.00013850044,0.00007513675,0.00040245373,0.00006904385,0.013275187,0.023804294,0.0056342655,0.95351887,0.000062813124],"about_ca_topic_score_codex":0.0006754674,"about_ca_topic_score_gemma":0.0014163433,"teacher_disagreement_score":0.3116525,"about_ca_system_score_codex":0.0006788517,"about_ca_system_score_gemma":0.0009891617,"threshold_uncertainty_score":0.9818441},"labels":[],"label_agreement":null},{"id":"W3141117849","doi":"10.1109/date.2007.364677","title":"Method for Reducing Jitter in Multi-Gigahertz ATE","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"IBM (Canada)","funders":"","keywords":"Jitter; Computer science; Reduction (mathematics); Electronic engineering; SIGNAL (programming language); Engineering; Mathematics; Telecommunications","score_opus":0.040335974275324135,"score_gpt":0.34990175544353547,"score_spread":0.3095657811682113,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3141117849","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16042617,0.0013668686,0.8291289,0.00031002273,0.00032909474,0.000194987,0.000089716224,0.00230909,0.005845208],"genre_scores_gemma":[0.46436796,0.00048371078,0.5301105,0.00021320126,0.00013185471,0.00018907302,0.00008856867,0.00021484279,0.0042002085],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99939954,0.000054744443,0.000033458255,0.0001153528,0.000354168,0.000042679316],"domain_scores_gemma":[0.9992342,0.00021459036,0.00017497494,0.0001632385,0.00016978945,0.000043241525],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004442283,0.00057254225,0.00050813495,0.00082901394,0.00051158504,0.0005855475,0.00091044285,0.0004832697,0.0014410088],"category_scores_gemma":[0.0010910534,0.00029788745,0.0002528869,0.000518933,0.00041532685,0.00063783466,0.00062853866,0.0009517664,0.00047494844],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013976327,0.00008387008,0.00041446247,0.0000966918,0.00002097388,0.000077799996,0.00007690878,0.0016744514,0.91255885,0.003176455,0.0003066445,0.08137301],"study_design_scores_gemma":[0.00003858492,0.0004385794,0.0009739547,0.000011686909,0.00003595334,0.00041057577,0.000019800822,0.016669504,0.9736442,0.0009395681,0.0067865956,0.000030958734],"about_ca_topic_score_codex":0.00022823145,"about_ca_topic_score_gemma":0.0005233006,"teacher_disagreement_score":0.0014410088,"about_ca_system_score_codex":0.0004314392,"about_ca_system_score_gemma":0.0003929506,"threshold_uncertainty_score":0.004820645},"labels":[],"label_agreement":null},{"id":"W3142463739","doi":"","title":"20 Gb/s referenceless quarter-rate PLL-based clock data recovery circuit in 130 nm CMOS technology","year":2008,"lang":"en","type":"article","venue":"International Conference Mixed Design of Integrated Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"CMOS; Phase-locked loop; Computer science; PLL multibit; Clock recovery; Electronic engineering; Quarter (Canadian coin); Engineering; Jitter; Clock signal","score_opus":0.1163543281358365,"score_gpt":0.2678925449342936,"score_spread":0.15153821679845708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3142463739","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7969377,0.0024658937,0.16383459,0.0013260011,0.0004831594,0.00023325435,0.0010123212,0.008717185,0.024989873],"genre_scores_gemma":[0.96116227,0.00028767058,0.031119004,0.00029587498,0.000046832487,0.000029797173,0.00025779006,0.000112428046,0.006688319],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997398,0.00003465019,0.000017366143,0.000073163166,0.000098322686,0.00003664204],"domain_scores_gemma":[0.9996346,0.00011202146,0.00006480164,0.00005047777,0.00011523995,0.000022747885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032444854,0.00026112408,0.00030310254,0.00045288814,0.00033661726,0.00051645486,0.0011275923,0.0005312686,0.0038338127],"category_scores_gemma":[0.0005638376,0.00015948054,0.0001501774,0.00038118198,0.00019965754,0.00072435103,0.00020754225,0.00028870662,0.00055747025],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010556416,0.0002241738,0.0016992366,0.00038495313,0.00006026885,0.00031683504,0.00043283467,0.0027417345,0.88364285,0.008124831,0.004929508,0.09638723],"study_design_scores_gemma":[0.00034230665,0.0015932492,0.005544062,0.00009741199,0.00017573313,0.0012397242,0.000104835824,0.09805421,0.86681193,0.0014547181,0.024512067,0.0000697166],"about_ca_topic_score_codex":0.0017886756,"about_ca_topic_score_gemma":0.005166601,"teacher_disagreement_score":0.0038338127,"about_ca_system_score_codex":0.00071013585,"about_ca_system_score_gemma":0.0007987474,"threshold_uncertainty_score":0.01282537},"labels":[],"label_agreement":null},{"id":"W3149986957","doi":"10.1109/date.2012.6176584","title":"Verifying jitter in an analog and mixed signal design using dynamic time warping","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Jitter; Computer science; Image warping; SIGNAL (programming language); Dynamic time warping; Electronic engineering; Speech recognition; Artificial intelligence; Engineering; Telecommunications; Programming language","score_opus":0.0359389558435354,"score_gpt":0.26762386116040515,"score_spread":0.23168490531686975,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3149986957","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042409178,0.00002749161,0.956646,0.00002129003,0.0000090754675,0.000043933225,0.0000143755,0.0003392681,0.0004893619],"genre_scores_gemma":[0.72193116,0.00003492162,0.2774184,0.000034376575,0.000009492523,0.000109549,0.00004000097,0.00005823477,0.00036390175],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963594,0.0014257311,0.0002688467,0.00044658533,0.001331033,0.0001684527],"domain_scores_gemma":[0.9837948,0.011846164,0.001739125,0.0014860786,0.0010072961,0.00012648857],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0048398026,0.00079136,0.0005101624,0.0008529592,0.00039909626,0.00084972684,0.00070672913,0.00072562293,0.001779228],"category_scores_gemma":[0.021293642,0.00033970378,0.00062835956,0.0004029901,0.0010787786,0.0011742382,0.0005473426,0.00060175674,0.00022127647],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00055019074,0.00014157577,0.0057062795,0.00019161194,0.00015732177,0.0004040371,0.00019077829,0.81054884,0.05326648,0.032850184,0.00020504407,0.09578773],"study_design_scores_gemma":[0.000026737589,0.00025773697,0.00024435043,0.000008716642,0.0000133054455,0.00011017949,0.000009467196,0.9678402,0.027511934,0.0037073195,0.00025976932,0.000010282741],"about_ca_topic_score_codex":0.0008101329,"about_ca_topic_score_gemma":0.00052827393,"teacher_disagreement_score":0.0048398026,"about_ca_system_score_codex":0.000618831,"about_ca_system_score_gemma":0.0011478914,"threshold_uncertainty_score":0.025595665},"labels":[],"label_agreement":null},{"id":"W3153945453","doi":"10.1049/cds2.12063","title":"An 8‐bit digital‐to‐time converter with pre‐skewing and time interpolation","year":2021,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"CMC Microsystems","keywords":"Linearity; Computer science; CMOS; Electronic engineering; Interpolation (computer graphics); Latency (audio); Inverter; Cascode; Amplifier; Voltage; Electrical engineering; Engineering; Telecommunications","score_opus":0.006704678681846393,"score_gpt":0.20974703409581874,"score_spread":0.20304235541397234,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3153945453","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37981406,0.00094954297,0.5724089,0.0005048299,0.00068173395,0.00030645778,0.00067285215,0.006479976,0.0381816],"genre_scores_gemma":[0.8686397,0.00028235596,0.120414466,0.00017755025,0.0000703539,0.00005680662,0.00021900998,0.00010721745,0.010032646],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998122,0.000019367199,0.000013482962,0.000037749047,0.000093573704,0.000023743358],"domain_scores_gemma":[0.9997745,0.00005209326,0.00002629114,0.000043309617,0.000090174566,0.000013520438],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016669123,0.00020992834,0.00018288186,0.0003414135,0.00028578128,0.0005670008,0.0004669206,0.00034724895,0.0039224657],"category_scores_gemma":[0.00044279572,0.00014476378,0.0001839115,0.00037880705,0.00013107079,0.0003922324,0.00015891797,0.00038570806,0.00082515297],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044617098,0.00013089285,0.0019163669,0.00031211774,0.00005138799,0.00071708014,0.00018153168,0.016074616,0.79348916,0.010366571,0.0032925764,0.17302153],"study_design_scores_gemma":[0.000110037225,0.0011711386,0.0023858794,0.00006735704,0.00010674252,0.0028106777,0.00005784029,0.15660203,0.7645544,0.0016699248,0.07038398,0.00008003616],"about_ca_topic_score_codex":0.0007708597,"about_ca_topic_score_gemma":0.0012299037,"teacher_disagreement_score":0.0039224657,"about_ca_system_score_codex":0.0003123757,"about_ca_system_score_gemma":0.00049229333,"threshold_uncertainty_score":0.013121963},"labels":[],"label_agreement":null},{"id":"W3157531255","doi":"10.1109/iscas51556.2021.9401125","title":"Pre-FEC and Post-FEC BER as Criteria for Optimizing Wireline Transceivers","year":2021,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"","keywords":"Forward error correction; Wireline; Computer science; Transceiver; Equalizer; Bit error rate; Error detection and correction; Electronic engineering; Telecommunications; Decoding methods; Algorithm; Engineering; Channel (broadcasting); Wireless","score_opus":0.011876200146458063,"score_gpt":0.2700953443930756,"score_spread":0.2582191442466175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3157531255","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27537313,0.0015586319,0.70275843,0.00026427468,0.000050595532,0.00010753304,0.00013646639,0.00094447535,0.018806504],"genre_scores_gemma":[0.8648214,0.0004201925,0.13055666,0.00006110934,0.000032474156,0.000058325517,0.000119326774,0.00020331277,0.0037272768],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99942064,0.0001535226,0.000037254267,0.000057656638,0.000277198,0.000053681655],"domain_scores_gemma":[0.9975157,0.0010972718,0.00046655757,0.00011362255,0.0007634385,0.00004335988],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008250924,0.0007653127,0.00039593322,0.00057511224,0.0001806894,0.00072425435,0.00038427208,0.00066238106,0.0008601451],"category_scores_gemma":[0.0040586144,0.00020020998,0.00009681498,0.00033574857,0.0003135967,0.0007451849,0.00027127226,0.00030774015,0.00040984046],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001686187,0.00007932508,0.003255925,0.0001262821,0.000030019066,0.00008920638,0.000058346912,0.7714533,0.13827904,0.0069531505,0.00090378895,0.07860293],"study_design_scores_gemma":[0.000015917207,0.0006022134,0.0035905626,0.000037586397,0.000033864864,0.00015502934,0.000044922606,0.862198,0.12793353,0.0023835625,0.0029769393,0.000027925444],"about_ca_topic_score_codex":0.00055013003,"about_ca_topic_score_gemma":0.0008834873,"teacher_disagreement_score":0.0008601451,"about_ca_system_score_codex":0.0005026787,"about_ca_system_score_gemma":0.00030412432,"threshold_uncertainty_score":0.004363537},"labels":[],"label_agreement":null},{"id":"W3159140662","doi":"10.1023/a:1015035222259","title":"CMOS Differential and Absolute Thermal Sensors","year":2002,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Programming language","score_opus":0.01713318464238801,"score_gpt":0.20238975200813944,"score_spread":0.18525656736575144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3159140662","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3188172,0.014481391,0.5797351,0.0019233571,0.0019302279,0.00019765795,0.0012005842,0.0035974514,0.07811713],"genre_scores_gemma":[0.86679006,0.001358489,0.09053023,0.0008028098,0.00041476902,0.000065859436,0.00034542798,0.00016713486,0.039525222],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998939,0.00007953396,0.00003878653,0.00028921297,0.00056308834,0.00009034838],"domain_scores_gemma":[0.99928147,0.00018419515,0.00009306494,0.00011748433,0.00027310432,0.000050697792],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004828642,0.00047247525,0.00035090127,0.0006190682,0.00040832776,0.0010984909,0.000953094,0.00068253314,0.0055572856],"category_scores_gemma":[0.0014394952,0.00047717884,0.00017751293,0.0004185969,0.00043871166,0.0016195062,0.0008750399,0.0006538775,0.0014676488],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052532216,0.000074431104,0.0029884195,0.00035818922,0.00003598982,0.00013509594,0.00028776057,0.0017449001,0.7606813,0.029513134,0.0051811235,0.1984744],"study_design_scores_gemma":[0.000037481474,0.00048255295,0.005737004,0.00008407466,0.000072933406,0.0018363324,0.00013700625,0.029705726,0.90169895,0.0045222137,0.055612575,0.00007302304],"about_ca_topic_score_codex":0.00023834096,"about_ca_topic_score_gemma":0.0010635396,"teacher_disagreement_score":0.0055572856,"about_ca_system_score_codex":0.0005442695,"about_ca_system_score_gemma":0.00033351558,"threshold_uncertainty_score":0.018590987},"labels":[],"label_agreement":null},{"id":"W3159903642","doi":"10.1109/iscas51556.2021.9401207","title":"All-Digital Successive Approximation TDC in Time-Mode Signal Processing","year":2021,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"Science and Engineering Research Council","keywords":"Time-to-digital converter; Interpolation (computer graphics); Effective number of bits; Electronic engineering; Computer science; Successive approximation ADC; CMOS; Cascode; Linearity; Shaping; Jitter; Capacitor; Electrical engineering; Engineering; Voltage; Clock signal; Artificial intelligence","score_opus":0.010578886654976088,"score_gpt":0.25192486798213215,"score_spread":0.24134598132715607,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3159903642","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.062078834,0.0016701872,0.92047197,0.00018224803,0.0002521928,0.00015765816,0.00016208393,0.00415148,0.010873294],"genre_scores_gemma":[0.5077509,0.0007738766,0.48312053,0.00017777123,0.00009618001,0.00010971937,0.00024199077,0.00011324888,0.0076157404],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996729,0.00004983786,0.000022196598,0.000059468628,0.00016649655,0.000029129586],"domain_scores_gemma":[0.9996878,0.00009158989,0.000036547583,0.00007092796,0.00010033963,0.0000128110805],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033634924,0.00041646967,0.00025936365,0.00050308614,0.00029615298,0.00070116704,0.00071716873,0.00033378307,0.0027111925],"category_scores_gemma":[0.0006519228,0.00017321286,0.00026143846,0.00060709205,0.00023724727,0.00045411196,0.00024241951,0.00047658174,0.00073466427],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006456157,0.00013748153,0.001676696,0.0004313189,0.000094326795,0.00038262986,0.00021525909,0.027061466,0.40038753,0.02158813,0.0038175273,0.5435621],"study_design_scores_gemma":[0.0001112825,0.0011293194,0.0013776124,0.00006659884,0.00012360341,0.002007134,0.00005529205,0.5587334,0.38082817,0.0029929879,0.052510954,0.00006369516],"about_ca_topic_score_codex":0.0012022498,"about_ca_topic_score_gemma":0.002287109,"teacher_disagreement_score":0.0027111925,"about_ca_system_score_codex":0.00036146838,"about_ca_system_score_gemma":0.00051999337,"threshold_uncertainty_score":0.00906992},"labels":[],"label_agreement":null},{"id":"W3195700791","doi":"10.1109/tim.2021.3106100","title":"Ring-Oscillator-Based High Accuracy Low Complexity Multichannel Time-to-Digital Converter Architecture for Field-Programmable Gate Arrays","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Ring oscillator; Time-to-digital converter; Gate array; Computer science; Computer hardware; Electronic engineering; Channel (broadcasting); Embedded system; Engineering; CMOS; Telecommunications","score_opus":0.03155840996598491,"score_gpt":0.2456511493583052,"score_spread":0.2140927393923203,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3195700791","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18171728,0.0026087854,0.7933802,0.00032029615,0.00038541618,0.00026731237,0.00031961937,0.0051138513,0.015887275],"genre_scores_gemma":[0.76053905,0.0003916508,0.23248333,0.00016295884,0.00008884107,0.00006990821,0.00020247836,0.00007730816,0.0059845042],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968314,0.000044344928,0.000021631582,0.00007307764,0.00014558373,0.000032097378],"domain_scores_gemma":[0.99968946,0.00007533941,0.000047834877,0.000061253435,0.0001057878,0.000020401156],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029320564,0.00027907253,0.00021536587,0.00038403444,0.00021386266,0.0005510592,0.00093041756,0.00028272462,0.0029346629],"category_scores_gemma":[0.0004684401,0.00012003365,0.00015746149,0.00024695936,0.00014966363,0.0005348631,0.00020336045,0.00041138844,0.0005642134],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007143444,0.00020042596,0.0022516057,0.0004351038,0.00010356752,0.0002959441,0.0001498548,0.020203087,0.5370457,0.014577574,0.0043081734,0.41971454],"study_design_scores_gemma":[0.0002213807,0.0018899062,0.0035561342,0.000061223145,0.00011983653,0.0017054741,0.00005746125,0.38476512,0.5591902,0.0023013838,0.046034712,0.00009713993],"about_ca_topic_score_codex":0.00090255024,"about_ca_topic_score_gemma":0.0021419483,"teacher_disagreement_score":0.0029346629,"about_ca_system_score_codex":0.0004807777,"about_ca_system_score_gemma":0.0005855617,"threshold_uncertainty_score":0.009817421},"labels":[],"label_agreement":null},{"id":"W3199475090","doi":"10.1109/jssc.2021.3109167","title":"A 112-Gb/s PAM-4 Low-Power Nine-Tap Sliding-Block DFE in a 7-nm FinFET Wireline Receiver","year":2021,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"Wireline; Computer science; Digital signal processing; Digital subscriber line; Electronic engineering; Computer hardware; Engineering; Telecommunications; Wireless","score_opus":0.013322433410874714,"score_gpt":0.2522967356030443,"score_spread":0.23897430219216956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3199475090","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86715055,0.00022355115,0.12275887,0.00028763013,0.0000776858,0.00005783296,0.00019636999,0.0013559858,0.0078914445],"genre_scores_gemma":[0.9436043,0.000078296485,0.0514399,0.000056248104,0.000013855214,0.000021783037,0.00009650262,0.000027479673,0.004661667],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999161,0.000011131377,0.0000044614026,0.000021305928,0.000032305197,0.000014715307],"domain_scores_gemma":[0.9999291,0.00001846693,0.00001646774,0.000009222865,0.000020681508,0.000006002532],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011211964,0.00019821084,0.00015372707,0.000111098285,0.00018660187,0.00023422982,0.0004531948,0.000392316,0.001350949],"category_scores_gemma":[0.00016536587,0.00011054643,0.00010367512,0.00010557776,0.00013016605,0.00033336488,0.00015444861,0.0002661214,0.00037465236],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014776051,0.00004103106,0.00094855437,0.00004814437,0.000012140076,0.00018993842,0.000052829375,0.002352474,0.97334313,0.0017601599,0.000459221,0.020644626],"study_design_scores_gemma":[0.000054008357,0.0008106992,0.0026364934,0.000021419786,0.000025804293,0.0004950051,0.00003400072,0.067423195,0.9194057,0.0003405009,0.008733028,0.000020222678],"about_ca_topic_score_codex":0.00084858557,"about_ca_topic_score_gemma":0.0022060764,"teacher_disagreement_score":0.001350949,"about_ca_system_score_codex":0.0003348661,"about_ca_system_score_gemma":0.00030090194,"threshold_uncertainty_score":0.0045193434},"labels":[],"label_agreement":null},{"id":"W3209762372","doi":"10.1109/ojsscs.2021.3117930","title":"Design Methodologies for Low-Jitter CMOS Clock Distribution","year":2021,"lang":"en","type":"article","venue":"IEEE Open Journal of the Solid-State Circuits Society","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Huawei Technologies","keywords":"Jitter; CMOS; CPU multiplier; Clock gating; Electronic engineering; Clock skew; Clock domain crossing; Computer science; Digital clock manager; Wireline; Electronic circuit; Converters; Clock signal; Electrical engineering; Synchronous circuit; Engineering; Voltage; Telecommunications; Wireless","score_opus":0.08884812902785005,"score_gpt":0.3406330010222034,"score_spread":0.25178487199435334,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3209762372","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027611975,0.0004958053,0.99069244,0.00009452854,0.00004913992,0.00008128473,0.000028833481,0.00030519426,0.0054915906],"genre_scores_gemma":[0.18359968,0.0017343882,0.803953,0.00023512484,0.000097199845,0.0002942273,0.00012430058,0.00031692474,0.009645171],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99937624,0.00008362213,0.000042324154,0.00008837278,0.00035711433,0.000052310526],"domain_scores_gemma":[0.9994368,0.0001482314,0.000088689856,0.00009585747,0.00021169981,0.00001872126],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00077408017,0.0005618586,0.00026747593,0.0006236126,0.00047720002,0.0012584794,0.00125144,0.0004476989,0.0037110785],"category_scores_gemma":[0.0014882336,0.00040037496,0.00035573082,0.00062142656,0.00041803165,0.0009654165,0.0006357078,0.0008217812,0.0012510213],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008311114,0.000085472675,0.0006922964,0.000825621,0.00007093257,0.00023751809,0.0003609426,0.08556314,0.16995129,0.3292237,0.0045571956,0.40834862],"study_design_scores_gemma":[0.000119611446,0.0003463446,0.0005245421,0.0002771967,0.00014491729,0.001075196,0.00013310526,0.51201826,0.20247798,0.10390242,0.17892021,0.000060274582],"about_ca_topic_score_codex":0.0008075967,"about_ca_topic_score_gemma":0.0017115657,"teacher_disagreement_score":0.0037110785,"about_ca_system_score_codex":0.0010767494,"about_ca_system_score_gemma":0.0010910352,"threshold_uncertainty_score":0.012414753},"labels":[],"label_agreement":null},{"id":"W3211374344","doi":"10.1109/jssc.2021.3123693","title":"A 24 GHz Self-Calibrated All-Digital FMCW Synthesizer With 0.01% RMS Frequency Error Under 3.2 GHz Chirp Bandwidth and 320 MHz/µs Chirp Slope","year":2021,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"National Key Research and Development Program of China; National Natural Science Foundation of China","keywords":"Chirp; Frequency synthesizer; Bandwidth (computing); Lookup table; Physics; Direct digital synthesizer; Mean squared error; Root mean square; Electronic engineering; Computer science; Control theory (sociology); Mathematics; Phase-locked loop; Optics; Engineering; Telecommunications; Phase noise; Statistics","score_opus":0.019154479481660606,"score_gpt":0.24031532533285618,"score_spread":0.22116084585119558,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3211374344","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41568416,0.0022902233,0.5372648,0.0013074827,0.0010620118,0.00050472334,0.001123504,0.01620338,0.024559606],"genre_scores_gemma":[0.7085672,0.0005182764,0.27160212,0.00034932612,0.00015502895,0.00021556692,0.0006596473,0.0005895371,0.017343376],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99929297,0.00006243451,0.00003836045,0.00020834281,0.00034578415,0.000052000978],"domain_scores_gemma":[0.9994301,0.000103208695,0.00010915938,0.00013129255,0.00017783426,0.000048312868],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005571396,0.00062510656,0.0007875602,0.0006290052,0.00039532824,0.00044440938,0.00083717174,0.0008841294,0.0037131151],"category_scores_gemma":[0.0008575541,0.00021948495,0.00026741013,0.00044809552,0.0002683298,0.00066216965,0.0003738988,0.00056545134,0.0015736859],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025578562,0.000092557384,0.0007937658,0.00019798202,0.000040028895,0.00055924535,0.000178119,0.0015993329,0.89476967,0.0012443585,0.0040166294,0.09625258],"study_design_scores_gemma":[0.00009967217,0.0009252374,0.00345568,0.00002837478,0.00007668998,0.0028382374,0.00009482339,0.032446366,0.90608495,0.00035446347,0.05348725,0.00010826476],"about_ca_topic_score_codex":0.00034344385,"about_ca_topic_score_gemma":0.0005794482,"teacher_disagreement_score":0.0037131151,"about_ca_system_score_codex":0.000432251,"about_ca_system_score_gemma":0.00036124018,"threshold_uncertainty_score":0.012421548},"labels":[],"label_agreement":null},{"id":"W3212996010","doi":"10.1109/tcsii.2021.3125568","title":"A Memory-Based Direct-Digital Frequency Synthesizer for Fractional Synchronization","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada)","funders":"","keywords":"Jitter; Computer science; Direct digital synthesizer; Computer hardware; Electronic engineering; Phase-locked loop; Engineering; Frequency synthesizer; Telecommunications","score_opus":0.014956883663567346,"score_gpt":0.22370278502473778,"score_spread":0.20874590136117044,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3212996010","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14695056,0.00444392,0.8264817,0.00029801027,0.0004704134,0.0001888983,0.00041998742,0.0050035696,0.01574296],"genre_scores_gemma":[0.6739333,0.0008008698,0.31175947,0.0002118453,0.0001525041,0.000105811836,0.0003221045,0.00012907946,0.012584931],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979836,0.000021717753,0.000015941532,0.000059147682,0.00008377736,0.000021078173],"domain_scores_gemma":[0.99988353,0.000022352644,0.000023765351,0.000029728144,0.00003147698,0.000009206785],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020616029,0.00031782498,0.00035054047,0.0003771098,0.00025386916,0.00054596417,0.0010715924,0.00035838384,0.0034696057],"category_scores_gemma":[0.0003630148,0.00018250525,0.00021060635,0.0003494904,0.0001557419,0.00071848254,0.00035115512,0.00033268926,0.00080302806],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042282953,0.000094285846,0.00057080324,0.00029214632,0.00004195144,0.00022886315,0.00012217039,0.0035658812,0.7027362,0.010185072,0.0020783222,0.27966145],"study_design_scores_gemma":[0.00016688582,0.0010872479,0.0013478413,0.000050560488,0.00012671606,0.001762043,0.000042289044,0.08398933,0.82544243,0.0018894696,0.08402504,0.00007016416],"about_ca_topic_score_codex":0.0004056606,"about_ca_topic_score_gemma":0.00091229635,"teacher_disagreement_score":0.0034696057,"about_ca_system_score_codex":0.00034830163,"about_ca_system_score_gemma":0.00033450653,"threshold_uncertainty_score":0.011607051},"labels":[],"label_agreement":null},{"id":"W3213070129","doi":"10.32920/ryerson.14655978.v1","title":"Utilization of differential pulse position modulation in designing time-mode serial data links","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"SerDes; Demodulation; Transceiver; Computer science; Phase-locked loop; Electronic engineering; CMOS; Transmitter; Clock recovery; SIGNAL (programming language); Serial communication; Clock signal; Computer hardware; Engineering; Channel (broadcasting); Telecommunications; Jitter","score_opus":0.05184137452881556,"score_gpt":0.30381251871090476,"score_spread":0.2519711441820892,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3213070129","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15288576,0.0018036657,0.83448964,0.00011646825,0.00012456668,0.00013414313,0.00003918532,0.00039795073,0.010008508],"genre_scores_gemma":[0.71645397,0.0014837951,0.27779186,0.000084251114,0.00007750378,0.000091226546,0.000060340037,0.00004474048,0.0039123916],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998286,0.000038515805,0.000013415819,0.000030724404,0.00007024146,0.00001850841],"domain_scores_gemma":[0.99978966,0.00006533666,0.00004583765,0.000029072176,0.00006291496,0.0000071278414],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021328537,0.00032777642,0.0001294679,0.00041767533,0.00015186249,0.0005041735,0.0003949862,0.00024509264,0.0008716646],"category_scores_gemma":[0.00052559987,0.000118644086,0.0001093088,0.00036583788,0.00019664111,0.00048254718,0.00020526547,0.00025041896,0.0002745612],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018641232,0.000059970185,0.0015780879,0.00044453895,0.00002991998,0.00031086456,0.00021051467,0.017444095,0.6849452,0.024519127,0.0003972721,0.26987392],"study_design_scores_gemma":[0.000047318754,0.0012524361,0.0011843857,0.000064385735,0.00006945994,0.0012063113,0.000065706925,0.10594127,0.8496301,0.0035568865,0.036957067,0.000024586767],"about_ca_topic_score_codex":0.000099872006,"about_ca_topic_score_gemma":0.00022287064,"teacher_disagreement_score":0.0008716646,"about_ca_system_score_codex":0.00019276123,"about_ca_system_score_gemma":0.00022441914,"threshold_uncertainty_score":0.0029159784},"labels":[],"label_agreement":null},{"id":"W3216499326","doi":"10.32920/ryerson.14653854.v1","title":"Current-mode techniques for UWB frequency synthesizers","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Inductor; Voltage-controlled oscillator; Electronic engineering; Phase noise; Electrical engineering; Frequency divider; Phase-locked loop; Engineering; Varicap; Transformer; Capacitor; Frequency synthesizer; Orthogonal frequency-division multiplexing; Computer science; CMOS; Voltage; Channel (broadcasting); Physics; Capacitance","score_opus":0.024056109904372618,"score_gpt":0.3062021396458344,"score_spread":0.2821460297414618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3216499326","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017406939,0.03797525,0.86169004,0.0009822487,0.0015519762,0.00019879243,0.0001029861,0.0013992738,0.07869244],"genre_scores_gemma":[0.38489282,0.030305099,0.5183991,0.0015390998,0.0014642895,0.0004012972,0.00021079746,0.00033017993,0.06245723],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968684,0.00003548348,0.0000206321,0.000057248293,0.0001786848,0.000021242276],"domain_scores_gemma":[0.9998186,0.000057469082,0.000029756506,0.00002197814,0.000065713866,0.000006475497],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028732626,0.00047963383,0.0002719051,0.00052563794,0.00029578138,0.00076882687,0.0006529706,0.0006013322,0.0057135816],"category_scores_gemma":[0.00062530703,0.0002394452,0.00028554135,0.0003722411,0.00031320352,0.0011042194,0.0004140401,0.00083136064,0.0020142482],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001343534,0.00005733083,0.00024549506,0.0008842775,0.00003062641,0.00020819482,0.00032359365,0.0032613333,0.47750744,0.12110292,0.005202563,0.391042],"study_design_scores_gemma":[0.00006546971,0.0005143841,0.00040352126,0.00038350717,0.0000666541,0.0015873653,0.00011820926,0.02702911,0.3658277,0.03216939,0.57176507,0.000069678244],"about_ca_topic_score_codex":0.000112830836,"about_ca_topic_score_gemma":0.00017484766,"teacher_disagreement_score":0.0057135816,"about_ca_system_score_codex":0.0004567694,"about_ca_system_score_gemma":0.00020228465,"threshold_uncertainty_score":0.019113839},"labels":[],"label_agreement":null},{"id":"W3217399706","doi":"10.32920/ryerson.14648511.v1","title":"Adaptive decision feedback equalization for multi-Gbps data links","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; Computer science; Channel (broadcasting); Equalization (audio); Adaptive equalizer; Electronic engineering; CMOS; Control theory (sociology); Engineering; Telecommunications; Artificial intelligence","score_opus":0.19136412565521857,"score_gpt":0.36651815525896053,"score_spread":0.17515402960374196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3217399706","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3115454,0.0022625807,0.6693601,0.00065119803,0.00023605507,0.00007298725,0.0002100166,0.001493574,0.014168109],"genre_scores_gemma":[0.9356049,0.00042583043,0.058508348,0.00008414585,0.000028753686,0.000022278493,0.00005799669,0.000018588302,0.0052491506],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999157,0.000011339233,0.0000037425507,0.000017367509,0.00003708388,0.000014750104],"domain_scores_gemma":[0.9999105,0.000032118547,0.000012009587,0.000012669684,0.000029247281,0.0000034917207],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012497281,0.00013652963,0.000112935246,0.00020060687,0.00020504852,0.00030251764,0.00026399762,0.0002810353,0.0017459182],"category_scores_gemma":[0.00040193155,0.0000874557,0.000091361566,0.00019600129,0.00011989981,0.0003604806,0.00018921266,0.00024318905,0.00023577675],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004491562,0.00008129512,0.0016743374,0.00017982387,0.000032645585,0.00017495974,0.00013102706,0.0984866,0.49926296,0.020271556,0.0030360362,0.37621957],"study_design_scores_gemma":[0.0000318762,0.00021347844,0.0017008083,0.000039298688,0.000018985816,0.00020870093,0.00004440826,0.7400154,0.23824322,0.006653992,0.012798309,0.000031552878],"about_ca_topic_score_codex":0.0006826635,"about_ca_topic_score_gemma":0.0018360933,"teacher_disagreement_score":0.0017459182,"about_ca_system_score_codex":0.00041069093,"about_ca_system_score_gemma":0.0002577028,"threshold_uncertainty_score":0.005840659},"labels":[],"label_agreement":null},{"id":"W4200153472","doi":"10.1002/cta.3203","title":"An ultra‐low power and low jitter frequency synthesizer for 5G wireless communication and IoE applications","year":2021,"lang":"en","type":"article","venue":"International Journal of Circuit Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Frequency synthesizer; Phase-locked loop; Phase noise; Voltage-controlled oscillator; Jitter; Frequency divider; Electrical engineering; Computer science; Electronic engineering; CMOS; Direct digital synthesizer; Engineering; Voltage","score_opus":0.007658478052580912,"score_gpt":0.26024294588159447,"score_spread":0.25258446782901356,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4200153472","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23064382,0.0019358459,0.73877543,0.0005266505,0.0004782933,0.00022583187,0.00026145365,0.00599333,0.021159295],"genre_scores_gemma":[0.8469069,0.0004024142,0.14297293,0.000350288,0.00016720862,0.00006274822,0.0002233972,0.00014455858,0.008769527],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968255,0.000047173173,0.000021440233,0.00006667938,0.00014847245,0.000033651664],"domain_scores_gemma":[0.99983644,0.000035864276,0.000035990568,0.000026064583,0.000053408978,0.000012244941],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022779383,0.00026860624,0.00025975244,0.00039418953,0.00021550062,0.00041859772,0.00040765686,0.00036870682,0.0021244083],"category_scores_gemma":[0.0004027449,0.00013324316,0.00028761156,0.00017327841,0.00012420036,0.00036585497,0.00022219741,0.00027614104,0.00056428544],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019814854,0.00007128199,0.00088625157,0.00015595484,0.00004655803,0.00033526687,0.00010389981,0.0046281083,0.8135973,0.004410271,0.002325036,0.17324199],"study_design_scores_gemma":[0.0002046924,0.0023998844,0.00460027,0.000068262845,0.0001770337,0.0030704944,0.000057780762,0.12517451,0.7704584,0.0012449148,0.09243139,0.00011228548],"about_ca_topic_score_codex":0.0003472685,"about_ca_topic_score_gemma":0.0005344926,"teacher_disagreement_score":0.0021244083,"about_ca_system_score_codex":0.00022277163,"about_ca_system_score_gemma":0.00022380525,"threshold_uncertainty_score":0.0071068406},"labels":[],"label_agreement":null},{"id":"W4225105840","doi":"10.1088/1748-0221/17/07/p07010","title":"The level-1 trigger for the SuperCDMS experiment at SNOLAB","year":2022,"lang":"en","type":"article","venue":"Journal of Instrumentation","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"TRIUMF; Laurentian University; University of British Columbia; Snolab","funders":"","keywords":"Field-programmable gate array; Modular design; Finite impulse response; Noise (video); Computer science; Filter (signal processing); Impulse (physics); Electronic engineering; Computer hardware; Physics; Engineering; Algorithm; Artificial intelligence","score_opus":0.033894511553361796,"score_gpt":0.278177160082914,"score_spread":0.2442826485295522,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4225105840","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8882038,0.00039919544,0.055659972,0.00069781055,0.0001889758,0.00024127604,0.0033209804,0.009815035,0.041472983],"genre_scores_gemma":[0.9668997,0.000039353938,0.027133226,0.00013960167,0.00003256333,0.00006428181,0.001031414,0.00034509235,0.004314753],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996001,0.00006281508,0.000009558734,0.0000918369,0.00015780721,0.000077930854],"domain_scores_gemma":[0.9997664,0.000049007587,0.000031493077,0.000043124,0.00005251568,0.00005746553],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046587404,0.0003100336,0.00036514105,0.00064522173,0.0005839343,0.00079684117,0.00057279546,0.00043242655,0.006743291],"category_scores_gemma":[0.00054941187,0.00024796894,0.00012985613,0.00045573537,0.00030299622,0.0003712249,0.0006530993,0.00041504367,0.0013717212],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00633544,0.00036089556,0.041258957,0.00034085815,0.0001357357,0.0016934479,0.00073963235,0.01714677,0.70374995,0.029856352,0.03444663,0.16393535],"study_design_scores_gemma":[0.0006512661,0.0014741238,0.037977766,0.00011034359,0.000060067545,0.0008837812,0.00023618266,0.16160135,0.70561147,0.00643258,0.084770866,0.00019018195],"about_ca_topic_score_codex":0.001833846,"about_ca_topic_score_gemma":0.0033905485,"teacher_disagreement_score":0.006743291,"about_ca_system_score_codex":0.0012829376,"about_ca_system_score_gemma":0.0006450029,"threshold_uncertainty_score":0.02255851},"labels":[],"label_agreement":null},{"id":"W4229006563","doi":"10.3390/electronics11071018","title":"Accumulatively Increasing Sensitivity of Ultrawide Instantaneous Bandwidth Digital Receiver with Fine Time and Frequency Resolution for Weak Signal Detection","year":2022,"lang":"en","type":"article","venue":"Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Defence Research and Development Canada","funders":"Ministère de la Défense Nationale","keywords":"Fast Fourier transform; Sensitivity (control systems); Bandwidth (computing); Computer science; SIGNAL (programming language); Signal-to-noise ratio (imaging); Electronic engineering; Acoustics; Telecommunications; Physics; Engineering; Algorithm","score_opus":0.006745883329190861,"score_gpt":0.2014576896129259,"score_spread":0.19471180628373505,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229006563","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04209822,0.0009463897,0.95291555,0.00014293144,0.00006601885,0.00005099032,0.00001955877,0.00084704394,0.0029132762],"genre_scores_gemma":[0.7097161,0.0007775198,0.28503126,0.0003049827,0.00013534495,0.00007938184,0.000053865,0.000092678,0.0038088444],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981772,0.00036600625,0.00010794122,0.00037049814,0.0008403068,0.00013805418],"domain_scores_gemma":[0.99730396,0.00093823794,0.00044880743,0.0003465751,0.00085963326,0.000102749655],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013232033,0.0007457994,0.0005092771,0.0009953054,0.0003176302,0.000728897,0.0012567401,0.0007348911,0.000998498],"category_scores_gemma":[0.0027970592,0.0004082645,0.00044669333,0.00049130816,0.0006520809,0.0014317422,0.0009616096,0.00074138754,0.0006276159],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047237243,0.00013840383,0.0056752143,0.00040318875,0.00012442199,0.00048066056,0.00046999287,0.048492063,0.6523834,0.022646593,0.0012012812,0.26751247],"study_design_scores_gemma":[0.00003900725,0.00081278355,0.0034416425,0.000069755864,0.00014338864,0.0020650139,0.00009392659,0.5013515,0.47360414,0.0054431017,0.0128130065,0.00012279836],"about_ca_topic_score_codex":0.00036020728,"about_ca_topic_score_gemma":0.00036089597,"teacher_disagreement_score":0.0013232033,"about_ca_system_score_codex":0.0005350408,"about_ca_system_score_gemma":0.00037289053,"threshold_uncertainty_score":0.0069978833},"labels":[],"label_agreement":null},{"id":"W4230030822","doi":"10.32920/ryerson.14663841","title":"All-digital ΔΣ time-to-digital converter with bi-directional gated delay line time integrator","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Integrating ADC; Time-to-digital converter; Electronic engineering; Oversampling; CMOS; Digital delay line; Electrical engineering; Computer science; Capacitor; Engineering; Digital signal; Jitter; Voltage; Digital signal processing; Ćuk converter; Clock signal","score_opus":0.008803337884464132,"score_gpt":0.21322234375520907,"score_spread":0.20441900587074494,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230030822","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0682419,0.0010517938,0.90528697,0.00023519967,0.00036753388,0.00023578292,0.00022246988,0.004834536,0.019523887],"genre_scores_gemma":[0.6286713,0.00062285236,0.35588485,0.00030388046,0.00008880899,0.00012027792,0.00022068697,0.0001971402,0.013890268],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99950385,0.000043722,0.000025306717,0.00007833203,0.0003145979,0.00003430287],"domain_scores_gemma":[0.99971265,0.000068462956,0.000026640251,0.000061087776,0.00011289314,0.00001827795],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031352317,0.00032366475,0.00026110816,0.00042085536,0.0002697128,0.0010608011,0.0007670091,0.00046520244,0.00331649],"category_scores_gemma":[0.0007251639,0.00017748162,0.00020280531,0.00049954886,0.00018658835,0.0004994986,0.00023544698,0.000532243,0.0010238156],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043034673,0.0001964773,0.0014762271,0.00044652852,0.00005270594,0.0005015023,0.0002946502,0.012228047,0.6678382,0.023472883,0.0031740826,0.28988838],"study_design_scores_gemma":[0.00010733416,0.00090908946,0.0019011904,0.00006991284,0.00009129517,0.002938887,0.000070990725,0.25954264,0.6437432,0.0033174937,0.08723724,0.00007063247],"about_ca_topic_score_codex":0.00080839626,"about_ca_topic_score_gemma":0.0011543405,"teacher_disagreement_score":0.00331649,"about_ca_system_score_codex":0.0004972419,"about_ca_system_score_gemma":0.0007429591,"threshold_uncertainty_score":0.011094749},"labels":[],"label_agreement":null},{"id":"W4230868780","doi":"10.22215/etd/2010-06279","title":"10+Gbps serial data transmission over a Tyco 34\" FR4 backplane channel using amplitude-optimized bit-edge equalization with an adjustment of LMS error derivation points","year":2010,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Backplane; Channel (broadcasting); Equalization (audio); Transmission (telecommunications); Computer science; Data transmission; Bit error rate; Enhanced Data Rates for GSM Evolution; Bit (key); Electronic engineering; Telecommunications; Computer hardware; Engineering; Computer network","score_opus":0.047986074408191144,"score_gpt":0.31010886452306835,"score_spread":0.2621227901148772,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230868780","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9447765,0.000095826785,0.0319536,0.0001517125,0.00006794606,0.000081833234,0.00059578085,0.0027135573,0.01956326],"genre_scores_gemma":[0.9346676,0.0001417474,0.034059893,0.00004072479,0.000029593773,0.000035132016,0.0009738677,0.00015880316,0.029892633],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999262,0.000010640152,0.0000038457365,0.000014485753,0.000025673979,0.000019161538],"domain_scores_gemma":[0.9999076,0.000026576496,0.000010433921,0.000014992926,0.000032037016,0.000008304164],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015540412,0.00029577233,0.00015255465,0.0002958279,0.0002784615,0.0003436748,0.00025790138,0.00020398479,0.008005569],"category_scores_gemma":[0.00026552708,0.00011736906,0.00007792511,0.00030712583,0.00016766346,0.00030457438,0.00016163423,0.00022974098,0.0011988471],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013220897,0.00013487475,0.0016845224,0.00015016104,0.00003265569,0.00023690947,0.00015036481,0.0031214443,0.9084611,0.0018791821,0.0037707163,0.07905598],"study_design_scores_gemma":[0.00013071252,0.0007277097,0.0056937565,0.000020620848,0.00004163738,0.00027630467,0.00006201834,0.03482223,0.9419568,0.00019896012,0.016045028,0.000024220948],"about_ca_topic_score_codex":0.0021790005,"about_ca_topic_score_gemma":0.003995216,"teacher_disagreement_score":0.008005569,"about_ca_system_score_codex":0.00032098516,"about_ca_system_score_gemma":0.00029721143,"threshold_uncertainty_score":0.026781261},"labels":[],"label_agreement":null},{"id":"W4230988544","doi":"10.22215/etd/2007-07763","title":"A delta-sigma frequency discriminator with fractional-N divider and 3-bit quantizer","year":2007,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage","funders":"","keywords":"Discriminator; Physics; Sigma; Mathematics; Electrical engineering; Arithmetic; Engineering; Quantum mechanics; Optics","score_opus":0.011969866303743002,"score_gpt":0.27518444426602073,"score_spread":0.2632145779622777,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230988544","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15695415,0.002060435,0.7915015,0.0007362194,0.0008636466,0.00054150616,0.00079802005,0.009487375,0.037057076],"genre_scores_gemma":[0.66447765,0.0004896663,0.2969289,0.00055316254,0.00012114516,0.000111378846,0.00040065247,0.00014910946,0.03676831],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997352,0.00002058683,0.00001749983,0.000067958026,0.00012651895,0.000032173793],"domain_scores_gemma":[0.99973303,0.00006258418,0.000022948047,0.00004579494,0.000095908195,0.000039654147],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030913838,0.00021685811,0.0003402389,0.00050742296,0.00045515643,0.00066980196,0.00095024507,0.0005801006,0.006711326],"category_scores_gemma":[0.00043126752,0.00022608295,0.00023630384,0.0004655438,0.00020022716,0.0006413489,0.00038495462,0.00047329362,0.002217244],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008213282,0.0002210046,0.0018324503,0.00023604406,0.000054053926,0.00045959948,0.00021207862,0.0037222821,0.603973,0.01248026,0.0071576033,0.36883032],"study_design_scores_gemma":[0.00027241552,0.0017349414,0.00547389,0.00015058451,0.00017143026,0.0035914124,0.000123758,0.11969151,0.74387246,0.0060094753,0.11877276,0.00013540032],"about_ca_topic_score_codex":0.0009702501,"about_ca_topic_score_gemma":0.0023296978,"teacher_disagreement_score":0.006711326,"about_ca_system_score_codex":0.00045460922,"about_ca_system_score_gemma":0.0007782195,"threshold_uncertainty_score":0.02245164},"labels":[],"label_agreement":null},{"id":"W4231071421","doi":"10.32920/ryerson.14648511","title":"Adaptive decision feedback equalization for multi-Gbps data links","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; Channel (broadcasting); Equalization (audio); Computer science; Adaptive equalizer; Electronic engineering; CMOS; Control theory (sociology); Telecommunications; Engineering; Artificial intelligence","score_opus":0.19136412565521857,"score_gpt":0.36651815525896053,"score_spread":0.17515402960374196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231071421","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3115454,0.0022625807,0.6693601,0.00065119803,0.00023605507,0.00007298725,0.0002100166,0.001493574,0.014168109],"genre_scores_gemma":[0.9356049,0.00042583043,0.058508348,0.00008414585,0.000028753686,0.000022278493,0.00005799669,0.000018588302,0.0052491506],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999157,0.000011339233,0.0000037425507,0.000017367509,0.00003708388,0.000014750104],"domain_scores_gemma":[0.9999105,0.000032118547,0.000012009587,0.000012669684,0.000029247281,0.0000034917207],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012497281,0.00013652963,0.000112935246,0.00020060687,0.00020504852,0.00030251764,0.00026399762,0.0002810353,0.0017459182],"category_scores_gemma":[0.00040193155,0.0000874557,0.000091361566,0.00019600129,0.00011989981,0.0003604806,0.00018921266,0.00024318905,0.00023577675],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004491562,0.00008129512,0.0016743374,0.00017982387,0.000032645585,0.00017495974,0.00013102706,0.0984866,0.49926296,0.020271556,0.0030360362,0.37621957],"study_design_scores_gemma":[0.0000318762,0.00021347844,0.0017008083,0.000039298688,0.000018985816,0.00020870093,0.00004440826,0.7400154,0.23824322,0.006653992,0.012798309,0.000031552878],"about_ca_topic_score_codex":0.0006826635,"about_ca_topic_score_gemma":0.0018360933,"teacher_disagreement_score":0.0017459182,"about_ca_system_score_codex":0.00041069093,"about_ca_system_score_gemma":0.0002577028,"threshold_uncertainty_score":0.005840659},"labels":[],"label_agreement":null},{"id":"W4232684246","doi":"10.32920/ryerson.14655978","title":"Utilization of differential pulse position modulation in designing time-mode serial data links","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"SerDes; Transceiver; Demodulation; Computer science; Electronic engineering; Phase-locked loop; CMOS; Transmitter; Clock recovery; SIGNAL (programming language); Clock signal; Computer hardware; Engineering; Channel (broadcasting); Telecommunications; Jitter","score_opus":0.05184137452881556,"score_gpt":0.30381251871090476,"score_spread":0.2519711441820892,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4232684246","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15288576,0.0018036657,0.83448964,0.00011646825,0.00012456668,0.00013414313,0.00003918532,0.00039795073,0.010008508],"genre_scores_gemma":[0.71645397,0.0014837951,0.27779186,0.000084251114,0.00007750378,0.000091226546,0.000060340037,0.00004474048,0.0039123916],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9998286,0.000038515805,0.000013415819,0.000030724404,0.00007024146,0.00001850841],"domain_scores_gemma":[0.99978966,0.00006533666,0.00004583765,0.000029072176,0.00006291496,0.0000071278414],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021328537,0.00032777642,0.0001294679,0.00041767533,0.00015186249,0.0005041735,0.0003949862,0.00024509264,0.0008716646],"category_scores_gemma":[0.00052559987,0.000118644086,0.0001093088,0.00036583788,0.00019664111,0.00048254718,0.00020526547,0.00025041896,0.0002745612],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018641232,0.000059970185,0.0015780879,0.00044453895,0.00002991998,0.00031086456,0.00021051467,0.017444095,0.6849452,0.024519127,0.0003972721,0.26987392],"study_design_scores_gemma":[0.000047318754,0.0012524361,0.0011843857,0.000064385735,0.00006945994,0.0012063113,0.000065706925,0.10594127,0.8496301,0.0035568865,0.036957067,0.000024586767],"about_ca_topic_score_codex":0.000099872006,"about_ca_topic_score_gemma":0.00022287064,"teacher_disagreement_score":0.0008716646,"about_ca_system_score_codex":0.00019276123,"about_ca_system_score_gemma":0.00022441914,"threshold_uncertainty_score":0.0029159784},"labels":[],"label_agreement":null},{"id":"W4232897607","doi":"10.22215/etd/2017-12094","title":"A High Resolution of MCML-Based Time-to-Digital Converter Implementation","year":2017,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Time-to-digital converter; Computer science; CMOS; Electronic engineering; Cadence; Dynamic range; Power consumption; Converters; Power (physics); Computer hardware; Embedded system; Engineering; Electrical engineering; Voltage","score_opus":0.008658131091697704,"score_gpt":0.2715493261822685,"score_spread":0.2628911950905708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4232897607","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11562128,0.0022465736,0.83776385,0.00047703984,0.0004235399,0.00036163168,0.00040211526,0.0061224424,0.03658168],"genre_scores_gemma":[0.7677853,0.0005224326,0.21897998,0.00022788654,0.00011156164,0.00011211648,0.00028043092,0.00012003453,0.011860244],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99961156,0.000030547133,0.000022951299,0.00007445489,0.00022519371,0.000035194556],"domain_scores_gemma":[0.9997074,0.000047102283,0.000029301387,0.00004915307,0.00014750921,0.000019499228],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026477955,0.0003259261,0.00025407525,0.00058175775,0.0001987957,0.00079754274,0.00089848926,0.00036672954,0.0044089993],"category_scores_gemma":[0.0005487697,0.00016682656,0.0002035397,0.00045828515,0.00016128107,0.00069768395,0.00025575855,0.00048706072,0.0010324386],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000250913,0.0001016346,0.0010372029,0.00035446062,0.00003662567,0.00035880445,0.00016285459,0.004151685,0.698055,0.010517747,0.0030794824,0.2818936],"study_design_scores_gemma":[0.000110244844,0.0008431816,0.0025860542,0.000058145826,0.00008371019,0.0018902553,0.000058433165,0.1256902,0.8022083,0.0019261463,0.06447332,0.000072050876],"about_ca_topic_score_codex":0.0007337145,"about_ca_topic_score_gemma":0.0012829828,"teacher_disagreement_score":0.0044089993,"about_ca_system_score_codex":0.0006677598,"about_ca_system_score_gemma":0.0004818311,"threshold_uncertainty_score":0.014749527},"labels":[],"label_agreement":null},{"id":"W4234217464","doi":"10.1109/iwsoc.2004.1319861","title":"10 GHz PLL using active shunt-peaked MCML gates and improved frequency acquisition XOR phase detector in 0.18 μm CMOS","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; CMOS; Electronic engineering; Electronic circuit; Detector; Phase frequency detector; Phase detector; XOR gate; PLL multibit; Computer science; Current-mode logic; Logic gate; Engineering; Electrical engineering; Voltage; Charge pump; Phase noise","score_opus":0.017141517311553712,"score_gpt":0.2676388792950318,"score_spread":0.25049736198347805,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234217464","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4292531,0.0016810561,0.5437338,0.0005195376,0.0002191184,0.00016063396,0.00024106496,0.0046635633,0.019528102],"genre_scores_gemma":[0.8448199,0.00026257584,0.15045275,0.000093542185,0.00003075139,0.0000365983,0.000076036566,0.000052826043,0.004175008],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983525,0.00002842912,0.0000115344055,0.000035150068,0.00005738734,0.000032195094],"domain_scores_gemma":[0.9998938,0.00003686522,0.000028406772,0.0000132725945,0.00001831052,0.000009288847],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021500824,0.00022433166,0.00016623363,0.00018030991,0.00012860377,0.00039344636,0.00057501247,0.0003143768,0.0016327391],"category_scores_gemma":[0.00035354967,0.00016391047,0.00017474599,0.00024558458,0.00022606763,0.0006179323,0.00023181368,0.00024300869,0.0002928243],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00069597096,0.00011188701,0.0033129265,0.0003070935,0.000049668455,0.0005020818,0.00024569963,0.013602074,0.7967326,0.039543673,0.0021487428,0.14274752],"study_design_scores_gemma":[0.00023363088,0.0009990192,0.002434097,0.000048482736,0.00013772461,0.0013400482,0.000047457474,0.11051747,0.83273166,0.0057163853,0.04574128,0.0000527471],"about_ca_topic_score_codex":0.0010186101,"about_ca_topic_score_gemma":0.0021523724,"teacher_disagreement_score":0.0016327391,"about_ca_system_score_codex":0.0005495792,"about_ca_system_score_gemma":0.00034338853,"threshold_uncertainty_score":0.00546211},"labels":[],"label_agreement":null},{"id":"W4234635167","doi":"10.22215/etd/2012-07060","title":"A new behavioral model for spurious tone prediction in fractional-N PLLs","year":2012,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Library and Archives Canada","funders":"","keywords":"Tone (literature); Spurious relationship; Computer science; Humanities; Speech recognition; Mathematics; Physics; Statistics; Art; Philosophy; Linguistics","score_opus":0.027194681892605238,"score_gpt":0.3285264244998962,"score_spread":0.301331742607291,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234635167","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02288751,0.0002478335,0.9664146,0.0004134316,0.00014117411,0.00003943497,0.00013761321,0.00061858067,0.009099742],"genre_scores_gemma":[0.92935735,0.0005245165,0.046830617,0.0003021542,0.00013874123,0.00013636338,0.00017115417,0.0001768958,0.022362197],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996295,0.00007081399,0.00001841575,0.00009462576,0.00012868636,0.000057875186],"domain_scores_gemma":[0.99951243,0.00023035647,0.00006406151,0.000056150388,0.00011485635,0.0000221465],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00053034624,0.0007813676,0.0005831462,0.0005057173,0.00044495348,0.0010582589,0.0017523675,0.0014450441,0.0040621473],"category_scores_gemma":[0.0017781926,0.00043110107,0.0006612915,0.00037738724,0.0005543256,0.0014404326,0.00052720023,0.0011192199,0.0011623207],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018215111,0.00012514168,0.0016841774,0.000097842356,0.00007434955,0.00045122378,0.0002075776,0.86678416,0.025965376,0.058861278,0.0017032201,0.04386351],"study_design_scores_gemma":[0.000004341699,0.000012028286,0.00006920592,0.0000035964918,0.000006902278,0.000031871557,0.0000035029752,0.9962947,0.00045964206,0.0027989098,0.00031092676,0.0000043641235],"about_ca_topic_score_codex":0.0050247028,"about_ca_topic_score_gemma":0.005335889,"teacher_disagreement_score":0.0050247028,"about_ca_system_score_codex":0.0008085495,"about_ca_system_score_gemma":0.0006883276,"threshold_uncertainty_score":0.013589203},"labels":[],"label_agreement":null},{"id":"W4234955442","doi":"10.22215/etd/2017-12225","title":"A Fully Synthesized Injection Locked Ring Oscillator Based on a Pulse Injection Locking Technique","year":2017,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Injection locking; dBc; Ring oscillator; Phase noise; Jitter; CMOS; Materials science; Frequency offset; Delay line oscillator; Electrical engineering; Digitally controlled oscillator; Voltage-controlled oscillator; Optoelectronics; Local oscillator; Physics; Engineering; Optics; Voltage; Laser","score_opus":0.010872882645284193,"score_gpt":0.2581291645005299,"score_spread":0.24725628185524573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234955442","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31608185,0.0031754957,0.6358783,0.0004865222,0.00069662114,0.0002826264,0.0006187935,0.0036608547,0.039118942],"genre_scores_gemma":[0.66807944,0.0013192034,0.2995074,0.00014926959,0.00011403397,0.00013177693,0.00040209942,0.00023719623,0.030059444],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998611,0.000012669541,0.000007471987,0.000038545204,0.000068062844,0.000012111033],"domain_scores_gemma":[0.9999292,0.000015454852,0.000014641909,0.00000975998,0.000023923345,0.000007025506],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012507521,0.00024394541,0.0002501815,0.0001665581,0.000157761,0.00040142707,0.00040062025,0.00024156629,0.002437056],"category_scores_gemma":[0.0001885357,0.00017067624,0.00018538423,0.000100718324,0.00015484795,0.00037944154,0.00017536792,0.00029077177,0.0006280497],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000058974234,0.000023720117,0.000088754736,0.000121362886,0.000008171369,0.00007921551,0.000041335883,0.001248669,0.96006507,0.003284897,0.00031094594,0.034668848],"study_design_scores_gemma":[0.00004972676,0.00048215932,0.00058023835,0.00002798558,0.000038583174,0.0005538807,0.000019510495,0.01909002,0.935093,0.00057197915,0.043465197,0.000027741642],"about_ca_topic_score_codex":0.00013573469,"about_ca_topic_score_gemma":0.000244487,"teacher_disagreement_score":0.002437056,"about_ca_system_score_codex":0.00018560002,"about_ca_system_score_gemma":0.00029476173,"threshold_uncertainty_score":0.008152783},"labels":[],"label_agreement":null},{"id":"W4235772628","doi":"10.1109/icassp.2003.1201696","title":"A necessary and sufficient condition for the BIBO stability of general-order Bode-type variable-amplitude wave-digital equalizers","year":2004,"lang":"en","type":"article","venue":"2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03).","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); Concordia University; University of Alberta","funders":"","keywords":"BIBO stability; Transfer function; Control theory (sociology); Multiplier (economics); Amplitude; Amplitude distortion; Digital filter; Bode plot; Mathematics; Computer science; Bandwidth (computing); Engineering; Nonlinear system; Telecommunications; Physics; Optics; Nonlinear distortion","score_opus":0.04870290419442092,"score_gpt":0.29478211601795085,"score_spread":0.24607921182352993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4235772628","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09949743,0.0006015287,0.8859824,0.00029930074,0.00009897183,0.00007828764,0.000096948934,0.0003365973,0.0130085545],"genre_scores_gemma":[0.9470319,0.00029330162,0.04984616,0.00008374264,0.00005054512,0.00010524085,0.000104158586,0.000044906697,0.002439972],"study_design_codex":"bench_or_experimental","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99896336,0.00018157363,0.00008466827,0.00018771921,0.00043945076,0.00014329574],"domain_scores_gemma":[0.99658245,0.0020208303,0.00040800526,0.00015973313,0.00074994785,0.000079001264],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012881457,0.000483155,0.00061012927,0.0006175696,0.0005543982,0.0012271975,0.00045212897,0.0008677164,0.003827246],"category_scores_gemma":[0.008246894,0.00032588944,0.00029756187,0.00028121565,0.0013955103,0.0011528872,0.0008203678,0.0007932739,0.0010628995],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074389565,0.00008450775,0.002640757,0.00074586767,0.0000740185,0.0015492796,0.0012733128,0.09145455,0.4452215,0.3721739,0.0019464182,0.08209195],"study_design_scores_gemma":[0.00020454757,0.00045248296,0.0020247777,0.00013533895,0.000041956686,0.0010964833,0.00030301232,0.6699062,0.21910132,0.096412696,0.010198266,0.0001229866],"about_ca_topic_score_codex":0.00043107453,"about_ca_topic_score_gemma":0.00043011675,"teacher_disagreement_score":0.003827246,"about_ca_system_score_codex":0.000463647,"about_ca_system_score_gemma":0.0004996303,"threshold_uncertainty_score":0.012803435},"labels":[],"label_agreement":null},{"id":"W4236290934","doi":"10.1109/isscc.1998.672378","title":"An Eight-order Bandpass δ σl Modulator For A/D Conversion In Digital Radio","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Band-pass filter; Digital radio; Computer science; Radio frequency; Electronic engineering; Electrical engineering; Telecommunications; Engineering","score_opus":0.007102408868205284,"score_gpt":0.2259546264406382,"score_spread":0.21885221757243292,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4236290934","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49357277,0.020465044,0.39361235,0.0052618585,0.005893682,0.0005310864,0.0003992517,0.001591292,0.07867265],"genre_scores_gemma":[0.7803781,0.00521914,0.104640126,0.0013312665,0.00089001044,0.00012197837,0.00021401868,0.00007354024,0.10713175],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99993825,0.000014208712,0.000005220522,0.0000074426353,0.000027344477,0.0000075246667],"domain_scores_gemma":[0.999821,0.000048229867,0.000010715167,0.000021342643,0.00007337273,0.000025340738],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002450029,0.00009959858,0.000109905384,0.00019850419,0.00030949138,0.00036021348,0.00025661394,0.00041862647,0.0039485786],"category_scores_gemma":[0.00044519827,0.00007878377,0.00009049441,0.00015584647,0.00013197464,0.00031013114,0.00014123792,0.00037850835,0.0012523463],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044057,0.0000801541,0.00080630975,0.00030828084,0.000007786191,0.0005335482,0.00015455368,0.00041580127,0.7631718,0.013726791,0.0039553535,0.21639901],"study_design_scores_gemma":[0.00028876893,0.001718795,0.0075977813,0.00019042607,0.00010446406,0.0037373772,0.00013615175,0.026181836,0.553448,0.005242449,0.40131173,0.000042300584],"about_ca_topic_score_codex":0.00029238797,"about_ca_topic_score_gemma":0.00095024594,"teacher_disagreement_score":0.0039485786,"about_ca_system_score_codex":0.00021188859,"about_ca_system_score_gemma":0.00045422433,"threshold_uncertainty_score":0.013209283},"labels":[],"label_agreement":null},{"id":"W4237032454","doi":"10.32920/ryerson.14660904.v1","title":"Inter-Signal Timing Skew Compensation Of Source-Synchronized Parallel Links With Incremental Signaling","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Skew; SIGNAL (programming language); Clock skew; Computer science; Channel (broadcasting); Sampling (signal processing); Compensation (psychology); Clock domain crossing; Block (permutation group theory); Control theory (sociology); Electronic engineering; Clock signal; Jitter; Mathematics; Telecommunications; Engineering; Synchronous circuit","score_opus":0.02580222530448107,"score_gpt":0.24513992277940005,"score_spread":0.219337697474919,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237032454","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6077661,0.0005497931,0.38340938,0.0001054318,0.00013419823,0.00007809222,0.00009014404,0.0010295907,0.006837338],"genre_scores_gemma":[0.94095856,0.00019300308,0.056379758,0.000039741095,0.000041497216,0.000025610252,0.00009606707,0.000062881256,0.0022027974],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996809,0.000033986285,0.000015793126,0.000060873914,0.00016328967,0.000045129324],"domain_scores_gemma":[0.9995401,0.00007552388,0.00013300123,0.0000972414,0.00013499137,0.000019167697],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002463371,0.0004311894,0.00017088109,0.0004973706,0.00023922637,0.0005477922,0.0005723987,0.00027614762,0.001608356],"category_scores_gemma":[0.0008110374,0.00013201957,0.00015471262,0.00052179047,0.00017348127,0.0005741592,0.0003894865,0.0003469442,0.00030264718],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006299046,0.00013324866,0.0037908019,0.00016700206,0.000048084847,0.00017989641,0.00016784541,0.0444773,0.66750044,0.0071477913,0.00064683735,0.27511093],"study_design_scores_gemma":[0.00005070453,0.0005498335,0.0029549445,0.000033793673,0.00007302274,0.00031976507,0.00006852613,0.24388102,0.74167603,0.002227671,0.008130277,0.00003445017],"about_ca_topic_score_codex":0.00038775493,"about_ca_topic_score_gemma":0.0008274134,"teacher_disagreement_score":0.001608356,"about_ca_system_score_codex":0.00041573864,"about_ca_system_score_gemma":0.0004106712,"threshold_uncertainty_score":0.0053804517},"labels":[],"label_agreement":null},{"id":"W4237224917","doi":"10.22215/etd/2011-06805","title":"Cell based synthesized low noise all digital frequency synthesizer, 0.13μm CMOS and FPGA implementations","year":2011,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Library and Archives Canada","funders":"","keywords":"Field-programmable gate array; CMOS; Computer science; Implementation; Noise (video); Electrical engineering; Computer hardware; Engineering; Artificial intelligence; Programming language","score_opus":0.012061896831771083,"score_gpt":0.23548394722877258,"score_spread":0.2234220503970015,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237224917","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3947808,0.0027869071,0.50082403,0.00046181228,0.0005412859,0.00057754066,0.0024546813,0.013346596,0.08422628],"genre_scores_gemma":[0.76998913,0.00082268525,0.17122233,0.00015557201,0.000043396805,0.0001514641,0.0013514403,0.00030434664,0.055959694],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998846,0.000015066138,0.00000895791,0.000024154364,0.00005180801,0.000015399157],"domain_scores_gemma":[0.999889,0.000028076278,0.000011711326,0.000018712146,0.00004394904,0.000008509694],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009190437,0.00024419973,0.0002355031,0.00025903745,0.00018272203,0.00067377527,0.00041406008,0.00022763187,0.012243155],"category_scores_gemma":[0.00025222954,0.00012105852,0.0001179029,0.00022849883,0.00007959032,0.00027258933,0.00011447738,0.00018842824,0.0022948298],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000519204,0.0001233611,0.00093446515,0.0004084958,0.000050681498,0.00040178542,0.00020453258,0.0206701,0.7307964,0.010789094,0.006182537,0.22891931],"study_design_scores_gemma":[0.00024449365,0.0014494826,0.0029114038,0.00006694795,0.00010863969,0.0011653497,0.00013408482,0.12089686,0.77907723,0.002081114,0.09181171,0.00005259818],"about_ca_topic_score_codex":0.0020793017,"about_ca_topic_score_gemma":0.005500122,"teacher_disagreement_score":0.012243155,"about_ca_system_score_codex":0.0004259461,"about_ca_system_score_gemma":0.000495792,"threshold_uncertainty_score":0.04095745},"labels":[],"label_agreement":null},{"id":"W4237740252","doi":"10.32920/ryerson.14660904","title":"Inter-Signal Timing Skew Compensation Of Source-Synchronized Parallel Links With Incremental Signaling","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Skew; SIGNAL (programming language); Clock skew; Computer science; Channel (broadcasting); Sampling (signal processing); Compensation (psychology); Clock domain crossing; Block (permutation group theory); Synchronization (alternating current); Control theory (sociology); Electronic engineering; Clock signal; Jitter; Mathematics; Telecommunications; Engineering; Synchronous circuit","score_opus":0.02580222530448107,"score_gpt":0.24513992277940005,"score_spread":0.219337697474919,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237740252","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6077661,0.0005497931,0.38340938,0.0001054318,0.00013419823,0.00007809222,0.00009014404,0.0010295907,0.006837338],"genre_scores_gemma":[0.94095856,0.00019300308,0.056379758,0.000039741095,0.000041497216,0.000025610252,0.00009606707,0.000062881256,0.0022027974],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996809,0.000033986285,0.000015793126,0.000060873914,0.00016328967,0.000045129324],"domain_scores_gemma":[0.9995401,0.00007552388,0.00013300123,0.0000972414,0.00013499137,0.000019167697],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002463371,0.0004311894,0.00017088109,0.0004973706,0.00023922637,0.0005477922,0.0005723987,0.00027614762,0.001608356],"category_scores_gemma":[0.0008110374,0.00013201957,0.00015471262,0.00052179047,0.00017348127,0.0005741592,0.0003894865,0.0003469442,0.00030264718],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006299046,0.00013324866,0.0037908019,0.00016700206,0.000048084847,0.00017989641,0.00016784541,0.0444773,0.66750044,0.0071477913,0.00064683735,0.27511093],"study_design_scores_gemma":[0.00005070453,0.0005498335,0.0029549445,0.000033793673,0.00007302274,0.00031976507,0.00006852613,0.24388102,0.74167603,0.002227671,0.008130277,0.00003445017],"about_ca_topic_score_codex":0.00038775493,"about_ca_topic_score_gemma":0.0008274134,"teacher_disagreement_score":0.001608356,"about_ca_system_score_codex":0.00041573864,"about_ca_system_score_gemma":0.0004106712,"threshold_uncertainty_score":0.0053804517},"labels":[],"label_agreement":null},{"id":"W4237744755","doi":"10.32920/ryerson.14644863","title":"A 100 MHz - 1 GHz on-chip-programmable phase-locked-loop","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Electronic engineering; Chip; Phase noise; Digitally controlled oscillator; SIGNAL (programming language); Power (physics); PLL multibit; Noise (video); Computer science; Electrical engineering; Transfer function; Delay-locked loop; Voltage; Delay line oscillator; Engineering; Physics","score_opus":0.03386861078182584,"score_gpt":0.2970735919159647,"score_spread":0.26320498113413887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237744755","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2934386,0.0012761387,0.6455684,0.00047474977,0.0005185488,0.0004520147,0.0010101855,0.011870259,0.045391146],"genre_scores_gemma":[0.87305176,0.00044034637,0.10535142,0.0003772171,0.00012069283,0.00015517409,0.00093495735,0.0004193454,0.019149058],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99964297,0.0000516519,0.000011335989,0.000073621784,0.0001699681,0.000050509785],"domain_scores_gemma":[0.99984837,0.00004078738,0.000022070037,0.000026705253,0.0000430914,0.00001897182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002511243,0.00037992114,0.00038059772,0.00037595254,0.00023536707,0.00078255124,0.00069709343,0.00044537507,0.004296782],"category_scores_gemma":[0.0004600984,0.00017936439,0.00015538766,0.0003421266,0.00019511857,0.0003729058,0.0003256435,0.0003035644,0.0013836595],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035688837,0.00014079298,0.0019018187,0.00033589077,0.000050102568,0.0003335279,0.0001355202,0.008585885,0.7883174,0.0072179865,0.004744738,0.18787946],"study_design_scores_gemma":[0.00026205758,0.0013606542,0.0048188437,0.000059578193,0.00012280645,0.0016296116,0.000045438002,0.09218287,0.7747598,0.002436932,0.12221969,0.000101657235],"about_ca_topic_score_codex":0.00047466715,"about_ca_topic_score_gemma":0.0007514191,"teacher_disagreement_score":0.004296782,"about_ca_system_score_codex":0.00035555978,"about_ca_system_score_gemma":0.00047351906,"threshold_uncertainty_score":0.014374137},"labels":[],"label_agreement":null},{"id":"W4237955984","doi":"10.22215/etd/2008-08368","title":"Architecture of an advanced synthesized receiver for remote control applications","year":2008,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Architecture; Computer science; Art; Visual arts","score_opus":0.006263144083203897,"score_gpt":0.2516556821963229,"score_spread":0.245392538113119,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237955984","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.061712913,0.00045773602,0.89731467,0.00046944674,0.00046167665,0.0002933403,0.0003752143,0.015940152,0.022974804],"genre_scores_gemma":[0.5593044,0.00033878855,0.37233078,0.0008055683,0.00032764504,0.00020786819,0.0008085362,0.0005883381,0.065288074],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99976104,0.000029936613,0.00001346621,0.00006736882,0.000097236916,0.00003088007],"domain_scores_gemma":[0.9997899,0.00002854824,0.000019454881,0.000028792625,0.00011046039,0.00002282666],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021344975,0.00041190482,0.0003010322,0.00032374376,0.0003152971,0.0008558285,0.0011200155,0.00068554917,0.010565703],"category_scores_gemma":[0.00029888627,0.00025499257,0.00024867116,0.00013688629,0.000121507575,0.00051736395,0.00028046407,0.00048453998,0.006070118],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006897651,0.00016875523,0.0009003854,0.00020161677,0.000078390425,0.00035556298,0.0002181195,0.009839623,0.82216203,0.00836104,0.009549422,0.14747523],"study_design_scores_gemma":[0.0003517003,0.0025983392,0.0027461527,0.000082157,0.00020817651,0.0016403093,0.00008034726,0.33280343,0.51687264,0.002439079,0.14008087,0.00009676363],"about_ca_topic_score_codex":0.0011654034,"about_ca_topic_score_gemma":0.0015803507,"teacher_disagreement_score":0.010565703,"about_ca_system_score_codex":0.00046519996,"about_ca_system_score_gemma":0.00072884146,"threshold_uncertainty_score":0.035345793},"labels":[],"label_agreement":null},{"id":"W4238083471","doi":"10.22215/etd/2005-10704","title":"Adaptable MOS current mode logic for multi-band frequency synthesizers","year":2005,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Heritage; Library and Archives Canada","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Electrical engineering; Computer science; Telecommunications; Engineering","score_opus":0.04863954322074761,"score_gpt":0.33082070614610304,"score_spread":0.28218116292535544,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238083471","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3384111,0.0022382766,0.6150433,0.0005399445,0.00037471266,0.00021450888,0.0004014402,0.0062203202,0.036556423],"genre_scores_gemma":[0.90257967,0.0005043622,0.07674842,0.00016623728,0.000083173145,0.000050180857,0.000150531,0.00011153088,0.019605817],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99989986,0.00001325149,0.0000073096858,0.000021209087,0.000040396015,0.000018035005],"domain_scores_gemma":[0.99986374,0.000035830624,0.000024479727,0.00003340227,0.000034188677,0.00000834657],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000099702534,0.00020139496,0.00009971205,0.00027289565,0.00012559282,0.0004486546,0.0005103022,0.00020024416,0.005037282],"category_scores_gemma":[0.000285932,0.00009629166,0.0001275081,0.00015044212,0.0001078548,0.00051750895,0.00022679564,0.00028920994,0.00055560836],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032439857,0.0001134939,0.0006148813,0.00010673343,0.000023039793,0.00021601845,0.00009636273,0.0136414515,0.6563465,0.017637443,0.003731137,0.30714858],"study_design_scores_gemma":[0.00009293409,0.0007045401,0.002338436,0.00006709097,0.000077909324,0.000808365,0.00008295746,0.2997959,0.61909175,0.015894366,0.060992103,0.000053672524],"about_ca_topic_score_codex":0.00036055516,"about_ca_topic_score_gemma":0.0016324866,"teacher_disagreement_score":0.005037282,"about_ca_system_score_codex":0.00029919075,"about_ca_system_score_gemma":0.000116238574,"threshold_uncertainty_score":0.016851366},"labels":[],"label_agreement":null},{"id":"W4238300927","doi":"10.1364/acp.2013.af2e.7","title":"Demonstration of Energy-Efficient and Format-Transparent Digital Signal Processing for Tb/s Flexible Transceiver","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Digital signal processing; Quadrature amplitude modulation; Transceiver; Computer science; Energy (signal processing); Signal processing; Phase-shift keying; Efficient energy use; Electronic engineering; Computer hardware; Telecommunications; Bit error rate; Engineering; Electrical engineering; Wireless; Physics","score_opus":0.01578213456768356,"score_gpt":0.22201578592937904,"score_spread":0.20623365136169547,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238300927","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88013804,0.00023902369,0.10682803,0.00027233135,0.00009481311,0.000095277195,0.00020245477,0.00055989216,0.011570127],"genre_scores_gemma":[0.95717084,0.00015822216,0.03718166,0.000048516853,0.00001777843,0.000037083584,0.00012313918,0.000033877266,0.005228841],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99989927,0.000009615261,0.0000058845617,0.000011878223,0.000055058394,0.00001828117],"domain_scores_gemma":[0.99987936,0.000028301445,0.000023748917,0.0000143610605,0.00003714001,0.000017063114],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022168065,0.0002624254,0.00016325426,0.00017459244,0.00017334684,0.00038019268,0.0004551881,0.00030036768,0.0017630694],"category_scores_gemma":[0.00029946727,0.00010950952,0.00011599586,0.0001590174,0.00020123352,0.00037962044,0.00032526988,0.00029762913,0.00041828616],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008126286,0.000032325825,0.00030504292,0.000048779504,0.0000075241596,0.00023996929,0.00006688097,0.0014673688,0.985644,0.0028919044,0.00032499843,0.008890011],"study_design_scores_gemma":[0.00004087227,0.0003683152,0.0011425477,0.000012841776,0.000010067847,0.00030009795,0.00003673868,0.024978882,0.9678284,0.0004948073,0.004766869,0.000019602483],"about_ca_topic_score_codex":0.00028777556,"about_ca_topic_score_gemma":0.00041091963,"teacher_disagreement_score":0.0017630694,"about_ca_system_score_codex":0.00013522364,"about_ca_system_score_gemma":0.0002776024,"threshold_uncertainty_score":0.0058980584},"labels":[],"label_agreement":null},{"id":"W4238608545","doi":"10.22215/etd/2007-08346","title":"4Gbps CMOS backplane receiver with adaptive blind DFE","year":2007,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage","funders":"","keywords":"Backplane; CMOS; Computer science; Telecommunications; Electrical engineering; Engineering; Computer hardware","score_opus":0.014700753204581113,"score_gpt":0.2647291469577982,"score_spread":0.25002839375321706,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238608545","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35154182,0.0020089492,0.5816218,0.0020775616,0.00080700865,0.0004415115,0.0013596263,0.013207656,0.046933956],"genre_scores_gemma":[0.5457044,0.001127571,0.34493807,0.00078573514,0.0003956328,0.00013932548,0.0011617724,0.0002848461,0.10546264],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968016,0.000030023566,0.000015426593,0.00006492336,0.00014976748,0.00005972414],"domain_scores_gemma":[0.9997893,0.000056538476,0.000018213937,0.00003221367,0.000088098226,0.000015613476],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032193985,0.00042909535,0.00041087283,0.0004004975,0.00041399137,0.0008237746,0.00053778186,0.0009489924,0.008435068],"category_scores_gemma":[0.00052452186,0.00027310126,0.0002118272,0.00033831227,0.00019906333,0.00079309475,0.00037115024,0.0006065866,0.0034903104],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008429044,0.0001554394,0.0009643397,0.00015766332,0.00005732487,0.00015945914,0.00010680534,0.0038760235,0.85293597,0.0037825252,0.005188758,0.13177277],"study_design_scores_gemma":[0.00027104668,0.0006502574,0.0027173941,0.00008583173,0.00011630633,0.00057732785,0.000056637837,0.10570911,0.8466302,0.0018748958,0.041249484,0.00006147886],"about_ca_topic_score_codex":0.0020025994,"about_ca_topic_score_gemma":0.005160874,"teacher_disagreement_score":0.008435068,"about_ca_system_score_codex":0.00058627204,"about_ca_system_score_gemma":0.0007574619,"threshold_uncertainty_score":0.02821815},"labels":[],"label_agreement":null},{"id":"W4239999388","doi":"10.32920/ryerson.14663841.v1","title":"All-digital ΔΣ time-to-digital converter with bi-directional gated delay line time integrator","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Integrating ADC; Time-to-digital converter; Oversampling; Electronic engineering; CMOS; Digital delay line; Time delay and integration; Computer science; Electrical engineering; Capacitor; Digital signal; Engineering; Voltage; Jitter; Digital signal processing; Ćuk converter","score_opus":0.008803337884464132,"score_gpt":0.21322234375520907,"score_spread":0.20441900587074494,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4239999388","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0682419,0.0010517938,0.90528697,0.00023519967,0.00036753388,0.00023578292,0.00022246988,0.004834536,0.019523887],"genre_scores_gemma":[0.6286713,0.00062285236,0.35588485,0.00030388046,0.00008880899,0.00012027792,0.00022068697,0.0001971402,0.013890268],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99950385,0.000043722,0.000025306717,0.00007833203,0.0003145979,0.00003430287],"domain_scores_gemma":[0.99971265,0.000068462956,0.000026640251,0.000061087776,0.00011289314,0.00001827795],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031352317,0.00032366475,0.00026110816,0.00042085536,0.0002697128,0.0010608011,0.0007670091,0.00046520244,0.00331649],"category_scores_gemma":[0.0007251639,0.00017748162,0.00020280531,0.00049954886,0.00018658835,0.0004994986,0.00023544698,0.000532243,0.0010238156],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043034673,0.0001964773,0.0014762271,0.00044652852,0.00005270594,0.0005015023,0.0002946502,0.012228047,0.6678382,0.023472883,0.0031740826,0.28988838],"study_design_scores_gemma":[0.00010733416,0.00090908946,0.0019011904,0.00006991284,0.00009129517,0.002938887,0.000070990725,0.25954264,0.6437432,0.0033174937,0.08723724,0.00007063247],"about_ca_topic_score_codex":0.00080839626,"about_ca_topic_score_gemma":0.0011543405,"teacher_disagreement_score":0.00331649,"about_ca_system_score_codex":0.0004972419,"about_ca_system_score_gemma":0.0007429591,"threshold_uncertainty_score":0.011094749},"labels":[],"label_agreement":null},{"id":"W4241041084","doi":"10.32920/ryerson.14644569.v1","title":"Frequency calibration of the system clock of passive wireless microsystems","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; University of Waterloo","funders":"CMC Microsystems","keywords":"Relaxation oscillator; Electronic engineering; Clock rate; Microsystem; Local oscillator; Calibration; Frequency drift; Capacitor; Computer science; CMOS; Voltage-controlled oscillator; Electrical engineering; Engineering; Physics; Voltage; Phase noise; Materials science","score_opus":0.009260391764332297,"score_gpt":0.20732916500314882,"score_spread":0.19806877323881653,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241041084","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28544015,0.0008205574,0.704766,0.00020458427,0.000057963665,0.000046548736,0.000034008044,0.00029259032,0.008337583],"genre_scores_gemma":[0.97913545,0.00029824697,0.019540964,0.000017695718,0.00001761268,0.000015481106,0.0000129920045,0.000025959747,0.00093551],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968314,0.00007283384,0.000008400461,0.00006836145,0.00014589897,0.000021498272],"domain_scores_gemma":[0.9994764,0.00033728604,0.000057527377,0.000046541703,0.000075701355,0.000006652777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045312653,0.00018400374,0.0002155709,0.00021245504,0.00017196249,0.00034223683,0.00041672584,0.00033854521,0.00087256],"category_scores_gemma":[0.0023766875,0.00014479485,0.00017134071,0.00019301356,0.0005052677,0.00085634936,0.0001985998,0.00037279993,0.00013180787],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040258907,0.00007053691,0.003876006,0.00037998846,0.000052120038,0.00017710733,0.00039258823,0.5519594,0.23490855,0.123687066,0.00060312677,0.08349096],"study_design_scores_gemma":[0.00001662428,0.00011555231,0.000481654,0.000023419905,0.0000113977,0.00010958202,0.00001962323,0.9495481,0.043482773,0.0038836328,0.0022993332,0.000008240894],"about_ca_topic_score_codex":0.0003056623,"about_ca_topic_score_gemma":0.0001767915,"teacher_disagreement_score":0.00087256,"about_ca_system_score_codex":0.00043095704,"about_ca_system_score_gemma":0.00025032036,"threshold_uncertainty_score":0.0031268},"labels":[],"label_agreement":null},{"id":"W4241533654","doi":"10.1002/cta.546","title":"T1/E1/J1 receiver in CMOS","year":2008,"lang":"en","type":"article","venue":"International Journal of Circuit Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"CMOS; Chip; SIGNAL (programming language); Power (physics); Electrical engineering; Electronic engineering; Engineering; Radio receiver design; Computer science; Physics","score_opus":0.01372077198707791,"score_gpt":0.24741416888307582,"score_spread":0.2336933968959979,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241533654","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8423948,0.0003868581,0.14428921,0.00019909164,0.000045305354,0.00011474806,0.00028986923,0.0016182255,0.010661976],"genre_scores_gemma":[0.99011505,0.000074498545,0.0076264795,0.000021183865,0.0000046923956,0.000025713152,0.000037613685,0.000018485074,0.002076314],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997278,0.000031080745,0.000010923351,0.000048937414,0.00013283249,0.000048298505],"domain_scores_gemma":[0.99981827,0.00005318158,0.000044875855,0.00001930127,0.000054045708,0.000010312424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017937672,0.00028586932,0.00028793473,0.00013910649,0.00023894642,0.00036593087,0.0005183124,0.00045267472,0.0017799754],"category_scores_gemma":[0.00039317808,0.00013764505,0.00026893837,0.00010395944,0.00021713327,0.00032638412,0.0001710609,0.00022454115,0.00056351605],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007034352,0.00014014362,0.0056724134,0.0003762654,0.00012517642,0.00097091036,0.00044993902,0.43388626,0.51692885,0.0076064556,0.0011953597,0.031944763],"study_design_scores_gemma":[0.00008441703,0.0009796647,0.0029761223,0.000029622175,0.000092712384,0.00040247253,0.000045826502,0.82960993,0.16124658,0.00081045326,0.0036923254,0.000029931902],"about_ca_topic_score_codex":0.002682988,"about_ca_topic_score_gemma":0.0017128069,"teacher_disagreement_score":0.002682988,"about_ca_system_score_codex":0.0004415944,"about_ca_system_score_gemma":0.0003471156,"threshold_uncertainty_score":0.005954623},"labels":[],"label_agreement":null},{"id":"W4242626487","doi":"10.32920/ryerson.14644863.v1","title":"A 100 MHz - 1 GHz on-chip-programmable phase-locked-loop","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Chip; Phase noise; Electronic engineering; SIGNAL (programming language); Noise (video); Digitally controlled oscillator; Power (physics); Electrical engineering; Voltage; Computer science; Transfer function; Delay-locked loop; Engineering; Delay line oscillator; Physics","score_opus":0.03386861078182584,"score_gpt":0.2970735919159647,"score_spread":0.26320498113413887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242626487","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2934386,0.0012761387,0.6455684,0.00047474977,0.0005185488,0.0004520147,0.0010101855,0.011870259,0.045391146],"genre_scores_gemma":[0.87305176,0.00044034637,0.10535142,0.0003772171,0.00012069283,0.00015517409,0.00093495735,0.0004193454,0.019149058],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99964297,0.0000516519,0.000011335989,0.000073621784,0.0001699681,0.000050509785],"domain_scores_gemma":[0.99984837,0.00004078738,0.000022070037,0.000026705253,0.0000430914,0.00001897182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002511243,0.00037992114,0.00038059772,0.00037595254,0.00023536707,0.00078255124,0.00069709343,0.00044537507,0.004296782],"category_scores_gemma":[0.0004600984,0.00017936439,0.00015538766,0.0003421266,0.00019511857,0.0003729058,0.0003256435,0.0003035644,0.0013836595],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035688837,0.00014079298,0.0019018187,0.00033589077,0.000050102568,0.0003335279,0.0001355202,0.008585885,0.7883174,0.0072179865,0.004744738,0.18787946],"study_design_scores_gemma":[0.00026205758,0.0013606542,0.0048188437,0.000059578193,0.00012280645,0.0016296116,0.000045438002,0.09218287,0.7747598,0.002436932,0.12221969,0.000101657235],"about_ca_topic_score_codex":0.00047466715,"about_ca_topic_score_gemma":0.0007514191,"teacher_disagreement_score":0.004296782,"about_ca_system_score_codex":0.00035555978,"about_ca_system_score_gemma":0.00047351906,"threshold_uncertainty_score":0.014374137},"labels":[],"label_agreement":null},{"id":"W4243046438","doi":"10.32920/ryerson.14653854","title":"Current-mode techniques for UWB frequency synthesizers","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Inductor; Voltage-controlled oscillator; Electronic engineering; Phase noise; Frequency divider; Electrical engineering; Phase-locked loop; Transformer; Capacitor; Varicap; Engineering; Frequency synthesizer; Computer science; CMOS; Voltage; Physics; Capacitance","score_opus":0.024056109904372618,"score_gpt":0.3062021396458344,"score_spread":0.2821460297414618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243046438","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017406939,0.03797525,0.86169004,0.0009822487,0.0015519762,0.00019879243,0.0001029861,0.0013992738,0.07869244],"genre_scores_gemma":[0.38489282,0.030305099,0.5183991,0.0015390998,0.0014642895,0.0004012972,0.00021079746,0.00033017993,0.06245723],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968684,0.00003548348,0.0000206321,0.000057248293,0.0001786848,0.000021242276],"domain_scores_gemma":[0.9998186,0.000057469082,0.000029756506,0.00002197814,0.000065713866,0.000006475497],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028732626,0.00047963383,0.0002719051,0.00052563794,0.00029578138,0.00076882687,0.0006529706,0.0006013322,0.0057135816],"category_scores_gemma":[0.00062530703,0.0002394452,0.00028554135,0.0003722411,0.00031320352,0.0011042194,0.0004140401,0.00083136064,0.0020142482],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001343534,0.00005733083,0.00024549506,0.0008842775,0.00003062641,0.00020819482,0.00032359365,0.0032613333,0.47750744,0.12110292,0.005202563,0.391042],"study_design_scores_gemma":[0.00006546971,0.0005143841,0.00040352126,0.00038350717,0.0000666541,0.0015873653,0.00011820926,0.02702911,0.3658277,0.03216939,0.57176507,0.000069678244],"about_ca_topic_score_codex":0.000112830836,"about_ca_topic_score_gemma":0.00017484766,"teacher_disagreement_score":0.0057135816,"about_ca_system_score_codex":0.0004567694,"about_ca_system_score_gemma":0.00020228465,"threshold_uncertainty_score":0.019113839},"labels":[],"label_agreement":null},{"id":"W4243939069","doi":"10.1145/505340.505342","title":"A low power direct digital frequency synthesizer with 60 dBc spectral purity","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"dBc; Direct digital synthesizer; Frequency synthesizer; CMOS; Electronic engineering; Computer science; Transceiver; Power (physics); Application-specific integrated circuit; Low-power electronics; Electrical engineering; Nyquist frequency; Engineering; Phase noise; Power consumption; Physics; Phase-locked loop; Filter (signal processing)","score_opus":0.006790243608338106,"score_gpt":0.1762050961609316,"score_spread":0.1694148525525935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243939069","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22078004,0.0018820412,0.7345628,0.00084699655,0.0004125625,0.00031632173,0.00046800086,0.0083223805,0.032408804],"genre_scores_gemma":[0.6066614,0.00073780096,0.37457046,0.00035816611,0.00024578077,0.000116044044,0.00031566792,0.00025355635,0.0167411],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996904,0.000030447452,0.000016037611,0.00006942015,0.00016227379,0.000031400148],"domain_scores_gemma":[0.9998455,0.000032130487,0.00002999676,0.000024261879,0.000042651438,0.000025384705],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023868821,0.00040381248,0.00046635768,0.00039619184,0.00026257956,0.00055299705,0.0005747328,0.000454721,0.0029396834],"category_scores_gemma":[0.00038975893,0.00019991527,0.00019433654,0.00027654125,0.00025498332,0.0004775654,0.0002596888,0.0004378629,0.0014238396],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013928421,0.00007133147,0.00044202674,0.00019721377,0.0000146878,0.00023530667,0.00008167842,0.00088110793,0.85581946,0.0043314476,0.0017085293,0.13607793],"study_design_scores_gemma":[0.00015085196,0.0009974345,0.001373847,0.000029351222,0.000069619295,0.0021490941,0.00003668074,0.017285915,0.9039332,0.0011814542,0.072738744,0.000053740958],"about_ca_topic_score_codex":0.00024552393,"about_ca_topic_score_gemma":0.0003756081,"teacher_disagreement_score":0.0029396834,"about_ca_system_score_codex":0.00022690573,"about_ca_system_score_gemma":0.00026541497,"threshold_uncertainty_score":0.00983417},"labels":[],"label_agreement":null},{"id":"W4245056628","doi":"10.1109/mwsym.2003.1211035","title":"Piecewise continuous linear interpolation of the sine function for direct digital frequency synthesis","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Sine; Piecewise linear function; Interpolation (computer graphics); Spurious-free dynamic range; Computer science; Algorithm; Spurious relationship; Piecewise; Function (biology); Range (aeronautics); Dynamic range; Mathematics; Engineering; Telecommunications","score_opus":0.008898341033728415,"score_gpt":0.2033687215812249,"score_spread":0.1944703805474965,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245056628","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014170569,0.001541258,0.97600776,0.00008310535,0.00007305038,0.000022631983,0.000037811868,0.000522893,0.0075408807],"genre_scores_gemma":[0.42722744,0.0028677268,0.5614676,0.0000791873,0.00014442723,0.00007114855,0.00018566183,0.000120896475,0.007835856],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99981934,0.00004152694,0.000009621637,0.000022403985,0.000096232485,0.0000108647755],"domain_scores_gemma":[0.9997367,0.00014130595,0.00002421791,0.00004127588,0.00004704176,0.00000942902],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021727827,0.00026041252,0.0002127524,0.00025605867,0.00019369848,0.00052308495,0.00030681936,0.0002637008,0.0034624003],"category_scores_gemma":[0.0012174335,0.00015044543,0.00017840683,0.0004131286,0.00023120712,0.00033715798,0.00025763354,0.00042013422,0.0009919027],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026704263,0.00003331712,0.00061181455,0.0005061536,0.00002538956,0.00028474836,0.00018956918,0.0746772,0.18641841,0.09685771,0.0022099356,0.6379187],"study_design_scores_gemma":[0.00006857552,0.0008139725,0.0010401969,0.00018839029,0.00007802035,0.0015099598,0.00008831585,0.67240894,0.14212969,0.03529747,0.14631706,0.000059491325],"about_ca_topic_score_codex":0.00028531736,"about_ca_topic_score_gemma":0.0005457305,"teacher_disagreement_score":0.0034624003,"about_ca_system_score_codex":0.00022830653,"about_ca_system_score_gemma":0.00023702906,"threshold_uncertainty_score":0.011582911},"labels":[],"label_agreement":null},{"id":"W4245313649","doi":"10.22215/etd/2007-08537","title":"Blind adaptation of a decision feedback equalizer for use in a 10Gbps serial link","year":2007,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage","funders":"","keywords":"Equalizer; Adaptation (eye); Computer science; Psychology; Telecommunications","score_opus":0.05634340194869654,"score_gpt":0.3419550032663002,"score_spread":0.28561160131760366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245313649","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16138126,0.00047736644,0.82201475,0.00074296974,0.0004993613,0.00017482159,0.00022014725,0.0036761859,0.010813059],"genre_scores_gemma":[0.75015134,0.00037631136,0.22137742,0.00042919337,0.00012658373,0.00010179537,0.00027318942,0.00012763191,0.027036477],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99981874,0.00003328429,0.000010738866,0.00004344934,0.00006263266,0.000031207583],"domain_scores_gemma":[0.9997652,0.00008585617,0.000017119402,0.000039655046,0.000076705095,0.000015336353],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000304514,0.00034052413,0.00029676236,0.00022539613,0.0003200019,0.0004448665,0.0004256585,0.0007310312,0.0057449415],"category_scores_gemma":[0.0010681481,0.00022786116,0.00021625478,0.0002476502,0.00020014223,0.00046543265,0.00033277873,0.00053196785,0.0016997748],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013001068,0.00026794532,0.0013163643,0.00013785897,0.00006372677,0.0002463325,0.00010198962,0.026864257,0.6349705,0.0053285793,0.0039210096,0.3254813],"study_design_scores_gemma":[0.00018244296,0.00062923646,0.004842826,0.00005296285,0.00013452668,0.0006085865,0.000040543517,0.4960765,0.4787297,0.0022054652,0.016419478,0.00007764497],"about_ca_topic_score_codex":0.0010974422,"about_ca_topic_score_gemma":0.0032819363,"teacher_disagreement_score":0.0057449415,"about_ca_system_score_codex":0.00030371203,"about_ca_system_score_gemma":0.0006130773,"threshold_uncertainty_score":0.019218743},"labels":[],"label_agreement":null},{"id":"W4246066002","doi":"10.22215/etd/2006-07886","title":"A 5.8mW fully integrated multi-gigahertz frequency synthesizer in 0.13-um CMOS","year":2006,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Electrical engineering; CMOS; Computer science; Engineering","score_opus":0.009499572924555565,"score_gpt":0.23978761276523322,"score_spread":0.23028803984067767,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246066002","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48071927,0.0034664124,0.44373316,0.0015008743,0.0010850085,0.0005186917,0.001748991,0.024764556,0.042462967],"genre_scores_gemma":[0.7630735,0.00055786787,0.18636355,0.00059677084,0.00017673458,0.000117358664,0.0011186572,0.00045811434,0.04753754],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994918,0.000038152808,0.000025037834,0.00016168457,0.00021610688,0.00006715467],"domain_scores_gemma":[0.9998204,0.00003871066,0.00002321334,0.000032531676,0.000053443026,0.00003171263],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030895512,0.00029770544,0.00042221515,0.0003512751,0.00030927456,0.0006206784,0.00070825766,0.0005826759,0.0056583066],"category_scores_gemma":[0.00034344272,0.00025801332,0.00023417176,0.00022836923,0.00011653134,0.0008264301,0.00029931997,0.00036376552,0.0017628964],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023573128,0.00010756836,0.0004360769,0.00012897424,0.00003680452,0.00021777496,0.00009862606,0.0010805135,0.93915737,0.0016287111,0.0032276604,0.05364405],"study_design_scores_gemma":[0.00018299969,0.0018467056,0.0042189206,0.000039968763,0.000120803335,0.0012725648,0.00010746419,0.025875214,0.9094487,0.0007574045,0.056077864,0.000051444687],"about_ca_topic_score_codex":0.00055218383,"about_ca_topic_score_gemma":0.0018798349,"teacher_disagreement_score":0.0056583066,"about_ca_system_score_codex":0.00040273086,"about_ca_system_score_gemma":0.0004605049,"threshold_uncertainty_score":0.018928885},"labels":[],"label_agreement":null},{"id":"W4247015976","doi":"10.22215/etd/2010-08892","title":"A 2-5 Gbps fully differential 3X oversampling CDR for high-speed serial data link","year":2010,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Oversampling; Link (geometry); Computer science; Differential (mechanical device); Telecommunications; Physics; Computer network; Bandwidth (computing)","score_opus":0.028984523993894246,"score_gpt":0.28834949468970467,"score_spread":0.25936497069581044,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247015976","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3753078,0.002600532,0.5274857,0.0015489935,0.0013815433,0.00074765587,0.0012994789,0.011596626,0.078031614],"genre_scores_gemma":[0.80004126,0.0006619989,0.13553703,0.00073162914,0.00023192386,0.000110860194,0.00073425495,0.00020312694,0.06174791],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997423,0.00003307816,0.000011258378,0.000055923378,0.00012153669,0.0000358397],"domain_scores_gemma":[0.99970144,0.000052034935,0.000015183274,0.00005032934,0.0001563066,0.000024719788],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037246774,0.00023598186,0.00024704626,0.00044956093,0.00051471835,0.0006590243,0.00048861944,0.0006028242,0.0098682465],"category_scores_gemma":[0.00055817317,0.0001700458,0.00018404025,0.00039010186,0.000113589966,0.00048842945,0.00019069185,0.00037037107,0.0021479547],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052468793,0.00013571088,0.00096206873,0.0001741064,0.00003744745,0.00033845546,0.0001919742,0.0016049471,0.8259151,0.004460362,0.0069855456,0.15866958],"study_design_scores_gemma":[0.00034224597,0.002388026,0.011021447,0.00012245744,0.00014115142,0.003617095,0.00017892066,0.051686637,0.7839587,0.0020518238,0.14441118,0.00008037536],"about_ca_topic_score_codex":0.0010174694,"about_ca_topic_score_gemma":0.002922202,"teacher_disagreement_score":0.0098682465,"about_ca_system_score_codex":0.00044187147,"about_ca_system_score_gemma":0.0007481966,"threshold_uncertainty_score":0.03301251},"labels":[],"label_agreement":null},{"id":"W4247968806","doi":"10.22215/etd/2014-10548","title":"Fine Resolution 20 GHz DCO","year":2014,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Digitally controlled oscillator; Resolution (logic); Inductance; CMOS; Limit (mathematics); Electronic engineering; Fine-tuning; Transistor; Phase-locked loop; Chip; Electrical engineering; Variable-frequency oscillator; Engineering; Computer science; Phase noise; Physics; Voltage; Mathematics","score_opus":0.007845690843928981,"score_gpt":0.2376587490303139,"score_spread":0.22981305818638492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247968806","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19382307,0.010273533,0.5031287,0.0019413511,0.0014182472,0.00025149787,0.00041972834,0.002530232,0.2862136],"genre_scores_gemma":[0.67063594,0.005122957,0.1312673,0.00074586045,0.0003165466,0.00013678307,0.00041356392,0.00037764967,0.19098344],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975854,0.000013893029,0.000008446292,0.000057059224,0.00013474906,0.000027215941],"domain_scores_gemma":[0.9998785,0.000029437915,0.000010176538,0.000018819399,0.000050396477,0.000012686593],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001936778,0.00032980042,0.00021082134,0.0002666733,0.0003057929,0.0007051216,0.00022710508,0.00046137447,0.007819788],"category_scores_gemma":[0.00039280194,0.00016845218,0.00020355698,0.00017088077,0.00020807049,0.000521832,0.00036954644,0.0005187577,0.002170243],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020240959,0.000078467565,0.0005712795,0.00030865188,0.000021702199,0.0002693706,0.00037914302,0.00932408,0.7109713,0.051940933,0.0049677948,0.22096494],"study_design_scores_gemma":[0.00005639031,0.00047147542,0.0014750371,0.0001348412,0.0000518029,0.00096454605,0.00011282145,0.025793202,0.49228486,0.0067512547,0.47185224,0.000051561634],"about_ca_topic_score_codex":0.00027224855,"about_ca_topic_score_gemma":0.00046849684,"teacher_disagreement_score":0.007819788,"about_ca_system_score_codex":0.0004365809,"about_ca_system_score_gemma":0.00030297283,"threshold_uncertainty_score":0.026159823},"labels":[],"label_agreement":null},{"id":"W4249157212","doi":"10.32920/ryerson.14644569","title":"Frequency calibration of the system clock of passive wireless microsystems","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; University of Waterloo","funders":"CMC Microsystems","keywords":"Electronic engineering; Relaxation oscillator; Clock rate; Calibration; Local oscillator; Microsystem; Frequency drift; Capacitor; Computer science; Synchronization (alternating current); CMOS; Electrical engineering; Engineering; Voltage-controlled oscillator; Voltage; Physics; Phase noise; Topology (electrical circuits); Materials science","score_opus":0.009260391764332297,"score_gpt":0.20732916500314882,"score_spread":0.19806877323881653,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249157212","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28544015,0.0008205574,0.704766,0.00020458427,0.000057963665,0.000046548736,0.000034008044,0.00029259032,0.008337583],"genre_scores_gemma":[0.97913545,0.00029824697,0.019540964,0.000017695718,0.00001761268,0.000015481106,0.0000129920045,0.000025959747,0.00093551],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99968314,0.00007283384,0.000008400461,0.00006836145,0.00014589897,0.000021498272],"domain_scores_gemma":[0.9994764,0.00033728604,0.000057527377,0.000046541703,0.000075701355,0.000006652777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045312653,0.00018400374,0.0002155709,0.00021245504,0.00017196249,0.00034223683,0.00041672584,0.00033854521,0.00087256],"category_scores_gemma":[0.0023766875,0.00014479485,0.00017134071,0.00019301356,0.0005052677,0.00085634936,0.0001985998,0.00037279993,0.00013180787],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040258907,0.00007053691,0.003876006,0.00037998846,0.000052120038,0.00017710733,0.00039258823,0.5519594,0.23490855,0.123687066,0.00060312677,0.08349096],"study_design_scores_gemma":[0.00001662428,0.00011555231,0.000481654,0.000023419905,0.0000113977,0.00010958202,0.00001962323,0.9495481,0.043482773,0.0038836328,0.0022993332,0.000008240894],"about_ca_topic_score_codex":0.0003056623,"about_ca_topic_score_gemma":0.0001767915,"teacher_disagreement_score":0.00087256,"about_ca_system_score_codex":0.00043095704,"about_ca_system_score_gemma":0.00025032036,"threshold_uncertainty_score":0.0031268},"labels":[],"label_agreement":null},{"id":"W4249461397","doi":"10.22215/etd/2010-09303","title":"A 20kHz frequency resolution DCO","year":2010,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Humanities; Art; Philosophy","score_opus":0.007037038985071943,"score_gpt":0.23995238013898545,"score_spread":0.23291534115391352,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249461397","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17462781,0.004984616,0.17053246,0.0023649447,0.0045248447,0.0015891053,0.0038197679,0.010288019,0.62726843],"genre_scores_gemma":[0.35662898,0.0035934746,0.053315643,0.0014702091,0.0003946131,0.0005530322,0.0016497595,0.00044258405,0.58195174],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996817,0.000015625976,0.000017621447,0.00009226429,0.00014482977,0.000047981805],"domain_scores_gemma":[0.99982893,0.000025873542,0.000013050607,0.000031466978,0.00008025993,0.000020500083],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018673715,0.00054068497,0.00025005464,0.0010078882,0.0004928156,0.0010557084,0.0004175382,0.0005789122,0.057082277],"category_scores_gemma":[0.00046974918,0.00015291189,0.0001271868,0.0008408397,0.00023208084,0.0005379664,0.0003273252,0.0004527317,0.013512754],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003543481,0.00023189647,0.0008642642,0.0005344737,0.000013409252,0.00042376766,0.0004844642,0.00058691966,0.64561087,0.012621269,0.024755325,0.31351903],"study_design_scores_gemma":[0.00006974737,0.00038706016,0.003286427,0.00019497587,0.000027504333,0.00082674314,0.00023116417,0.0044134744,0.30861974,0.002159186,0.67974764,0.00003627464],"about_ca_topic_score_codex":0.0011041794,"about_ca_topic_score_gemma":0.0019595146,"teacher_disagreement_score":0.057082277,"about_ca_system_score_codex":0.00061436713,"about_ca_system_score_gemma":0.00063110836,"threshold_uncertainty_score":0.19095927},"labels":[],"label_agreement":null},{"id":"W4249476229","doi":"10.22215/etd/2008-06196","title":"A frequency synthesizer with frequency divider and frequency multiplier for spur reduction","year":2008,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Frequency multiplier; Frequency divider; Frequency synthesizer; Spur; Reduction (mathematics); Electrical engineering; Computer science; Telecommunications; Mathematics; Engineering; Phase-locked loop; Bandwidth (computing)","score_opus":0.011679496272330633,"score_gpt":0.23148892088809012,"score_spread":0.21980942461575947,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249476229","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12215915,0.002016427,0.7980295,0.00062285905,0.0007630413,0.00088270975,0.00046987354,0.011820853,0.063235626],"genre_scores_gemma":[0.41307783,0.0009837435,0.49269104,0.00040756506,0.00043550684,0.0003527876,0.0006535687,0.0004980406,0.09090002],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996222,0.000035071364,0.00002370012,0.000103232174,0.00017835593,0.000037355177],"domain_scores_gemma":[0.99982446,0.00003903374,0.000018453715,0.000035940408,0.00006364974,0.000018433117],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023432408,0.00037987152,0.0003984487,0.00071192376,0.00048247568,0.0005983761,0.0004879515,0.0004432045,0.010281768],"category_scores_gemma":[0.00043086422,0.00028646682,0.00029976608,0.00044726938,0.00016249545,0.00048241363,0.000333834,0.00050667045,0.0035042844],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018840516,0.00014016594,0.0003544249,0.00013674311,0.000032618085,0.00023148411,0.00009403334,0.0013744965,0.78069335,0.00565253,0.0035438421,0.20755787],"study_design_scores_gemma":[0.00020010909,0.0013479022,0.0022342142,0.000047947968,0.00012556984,0.0026385083,0.000048491147,0.028292421,0.82063633,0.0015872283,0.14279106,0.00005014793],"about_ca_topic_score_codex":0.0003172498,"about_ca_topic_score_gemma":0.0008754494,"teacher_disagreement_score":0.010281768,"about_ca_system_score_codex":0.00026402605,"about_ca_system_score_gemma":0.00042641308,"threshold_uncertainty_score":0.034395933},"labels":[],"label_agreement":null},{"id":"W4250742633","doi":"10.1109/test.2000.894316","title":"A stand-alone integrated test core for time and frequency domain measurements","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Frequency domain; Core (optical fiber); Computer science; Time–frequency analysis; Test (biology); Time domain; Telecommunications; Geology; Radar","score_opus":0.04613503406231143,"score_gpt":0.23794701934334447,"score_spread":0.19181198528103305,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250742633","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0472771,0.00067836023,0.9299818,0.000108967935,0.00018210239,0.00064786774,0.0005743373,0.015275541,0.00527385],"genre_scores_gemma":[0.4928668,0.0001961644,0.49543375,0.00046380685,0.00015392138,0.001330723,0.0014064804,0.0009520585,0.007196346],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99903655,0.00012140561,0.000059424197,0.00018908344,0.00049543765,0.0000981799],"domain_scores_gemma":[0.9974023,0.00075036904,0.00027654454,0.0005186743,0.00083270326,0.00021950371],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00084117625,0.0009565841,0.0013045184,0.001228989,0.0003651776,0.00091634126,0.002492251,0.0008482638,0.008133148],"category_scores_gemma":[0.0024186315,0.00045545676,0.00033594068,0.0006617656,0.000399974,0.0009925049,0.0007764332,0.00071719685,0.0034701612],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011717178,0.00038887092,0.006011588,0.00064074,0.0001359523,0.00041095953,0.00013849628,0.005073872,0.705705,0.0050899573,0.0068364013,0.26839647],"study_design_scores_gemma":[0.00023500423,0.003071254,0.010116029,0.000082125465,0.00020422584,0.0030414579,0.00006608785,0.14317614,0.7994017,0.001470014,0.03904336,0.00009259567],"about_ca_topic_score_codex":0.0004889861,"about_ca_topic_score_gemma":0.00043396666,"teacher_disagreement_score":0.008133148,"about_ca_system_score_codex":0.00061140937,"about_ca_system_score_gemma":0.0008433862,"threshold_uncertainty_score":0.02720809},"labels":[],"label_agreement":null},{"id":"W4251641457","doi":"10.22215/etd/2017-12156","title":"A Rotary Travelling Wave Oscillator Based All-Digital PLL in 65nm CMOS","year":2017,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; CMOS; Electronic engineering; Digitally controlled oscillator; Dither; Phase noise; Engineering; Frequency synthesizer; Quantization (signal processing); Variable-frequency oscillator; Voltage-controlled oscillator; Frequency modulation; Direct digital synthesizer; Electronic oscillator; Electrical engineering; Noise shaping; Computer science; Voltage; Radio frequency","score_opus":0.022694185232069484,"score_gpt":0.25400244400363026,"score_spread":0.23130825877156078,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251641457","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20242377,0.0032786527,0.7193641,0.00061985943,0.0003717724,0.00038438148,0.0003759042,0.0061476855,0.067033894],"genre_scores_gemma":[0.6655599,0.0016935443,0.29701698,0.0002038869,0.000072660616,0.00011598825,0.00025705184,0.00013559277,0.034944333],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985147,0.000010559502,0.000008914561,0.00003054095,0.00007979434,0.000018769242],"domain_scores_gemma":[0.9999386,0.0000094103325,0.00001132484,0.000009609122,0.000024978537,0.0000060238644],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011818249,0.00021267269,0.00018376495,0.00020128764,0.00017708032,0.00063176284,0.00039698274,0.00022853521,0.0026225608],"category_scores_gemma":[0.00016999264,0.00014541665,0.0001679678,0.00020417979,0.00011917417,0.0003644231,0.00014908776,0.0002512529,0.0010907826],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019650665,0.00006074722,0.00090911076,0.00041743647,0.00004444421,0.00037524433,0.00021511264,0.011076409,0.7279136,0.01671744,0.0033827047,0.23869124],"study_design_scores_gemma":[0.00016202315,0.0012685321,0.002024265,0.00011775693,0.00015466682,0.0014198482,0.00010483051,0.09554251,0.7477824,0.0023316906,0.14903581,0.000055643748],"about_ca_topic_score_codex":0.00065922935,"about_ca_topic_score_gemma":0.0011864891,"teacher_disagreement_score":0.0026225608,"about_ca_system_score_codex":0.0003054284,"about_ca_system_score_gemma":0.0004469881,"threshold_uncertainty_score":0.0087733865},"labels":[],"label_agreement":null},{"id":"W4251972883","doi":"10.32920/ryerson.14653173","title":"An integer-N frequency synthesizer for medical implantable devices","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Frequency divider; Phase noise; Frequency synthesizer; Phase-locked loop; dBc; Electrical engineering; Electronic engineering; Direct digital synthesizer; Frequency multiplier; Frequency offset; Phase frequency detector; Engineering; Detector; Computer science; CMOS; Voltage; Charge pump; Orthogonal frequency-division multiplexing","score_opus":0.016025757222873156,"score_gpt":0.2898194799732325,"score_spread":0.27379372275035935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251972883","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08947875,0.002937493,0.8824477,0.00045706023,0.00027915614,0.00020000112,0.00015700379,0.0026980385,0.021344792],"genre_scores_gemma":[0.60674584,0.001015238,0.3777172,0.0003310595,0.00017892207,0.00012460673,0.00020608853,0.00014942072,0.013531599],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99971837,0.000055156317,0.00002195704,0.00006255754,0.00012025231,0.00002166548],"domain_scores_gemma":[0.9998627,0.000049188184,0.00003133206,0.000018061392,0.00003112193,0.000007570494],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030108186,0.000316881,0.00018257696,0.00023593823,0.00018987594,0.0004440634,0.00038479836,0.00029601215,0.0035856173],"category_scores_gemma":[0.0004969259,0.00013590124,0.00018478316,0.00014336672,0.00016582313,0.00039560423,0.00018444465,0.0002812886,0.0007717248],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037612443,0.000054660817,0.000856772,0.0003936596,0.00002899127,0.00028829937,0.00015341706,0.009571967,0.6920183,0.01975445,0.0020840527,0.2744194],"study_design_scores_gemma":[0.00022299957,0.002062817,0.0021331953,0.00015487839,0.00016963441,0.0022717752,0.00008212581,0.13498114,0.6775074,0.006080612,0.17425627,0.00007716492],"about_ca_topic_score_codex":0.00024582515,"about_ca_topic_score_gemma":0.00046434402,"teacher_disagreement_score":0.0035856173,"about_ca_system_score_codex":0.00033089513,"about_ca_system_score_gemma":0.00032585152,"threshold_uncertainty_score":0.011995077},"labels":[],"label_agreement":null},{"id":"W4253339267","doi":"10.22215/etd/2021-14409","title":"Fractional-N PLL-Based Frequency Synthesis Through Sigma-Delta Modulation of the Reference Clock Frequency","year":2021,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Frequency synthesizer; Frequency divider; Phase-locked loop; Jitter; Direct digital synthesizer; Frequency multiplier; Electronic engineering; PLL multibit; Integer (computer science); Clock rate; Computer science; Frequency modulation; Engineering; Electrical engineering; Radio frequency","score_opus":0.022280147000105954,"score_gpt":0.26413592093440325,"score_spread":0.2418557739342973,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253339267","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06397979,0.001238206,0.8917845,0.00055646175,0.0003897177,0.00008610371,0.00009344527,0.001186109,0.04068571],"genre_scores_gemma":[0.5799461,0.0011909835,0.3948236,0.00016024325,0.000118558804,0.000047351918,0.00013523156,0.00012002261,0.023457859],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999074,0.000015145687,0.0000049714313,0.000020916283,0.00004457232,0.0000070044402],"domain_scores_gemma":[0.99990416,0.00004066083,0.000008580798,0.00001375481,0.00002755343,0.000005313679],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017736574,0.00015826711,0.000123946,0.00018291273,0.00019440455,0.00047028615,0.00018489842,0.00018555862,0.0026883243],"category_scores_gemma":[0.0005834525,0.00009518617,0.00012778086,0.0001981825,0.00019041187,0.00038680187,0.00017022133,0.00028476544,0.00064644875],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021543159,0.000058355774,0.00039274938,0.00013809698,0.000014179589,0.00009661164,0.00026266373,0.021431338,0.39672515,0.03969847,0.0029559694,0.5380111],"study_design_scores_gemma":[0.00013006388,0.00044089745,0.0013901141,0.00016073156,0.000049120034,0.0006868041,0.0001169589,0.40083817,0.45648715,0.022781022,0.11686281,0.000056121615],"about_ca_topic_score_codex":0.0005859447,"about_ca_topic_score_gemma":0.0015584411,"teacher_disagreement_score":0.0026883243,"about_ca_system_score_codex":0.00030848273,"about_ca_system_score_gemma":0.0004523661,"threshold_uncertainty_score":0.008993328},"labels":[],"label_agreement":null},{"id":"W4253506451","doi":"10.1002/(sici)1098-2760(20000605)25:5<356::aid-mop18>3.3.co;2-9","title":"Six-port digital receivers (SPDRs): A new design approach","year":2000,"lang":"en","type":"article","venue":"Microwave and Optical Technology Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Discriminator; Demodulation; Electronic engineering; Phase-shift keying; Electronic circuit; Monolithic microwave integrated circuit; Microwave; Computer science; Radio frequency; Electrical engineering; Engineering; Detector; Telecommunications; CMOS; Bit error rate","score_opus":0.010696861932719728,"score_gpt":0.19571777912493715,"score_spread":0.18502091719221742,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253506451","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036866744,0.00054468674,0.98974824,0.00021442775,0.00011518665,0.000117992575,0.000032709784,0.0008732751,0.004666924],"genre_scores_gemma":[0.07207454,0.0009050576,0.9155424,0.00066626776,0.00033294284,0.00017708972,0.00013083007,0.00012581133,0.010045086],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99766964,0.0005382765,0.00017237048,0.00044100126,0.0010624011,0.00011626056],"domain_scores_gemma":[0.9987251,0.00023828873,0.00017365244,0.00028553364,0.0005013284,0.000076004784],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013975891,0.00091695215,0.0006676399,0.0010839181,0.00041211123,0.002408663,0.0024611638,0.001707965,0.0050977916],"category_scores_gemma":[0.0014182972,0.0006517361,0.00065689126,0.0005639456,0.00085699745,0.0033194355,0.0011118508,0.0020523504,0.0038908843],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004069439,0.0002550026,0.0013871519,0.00077109353,0.00022050945,0.000465105,0.00041515974,0.011309274,0.23599283,0.18361022,0.0056211036,0.5595456],"study_design_scores_gemma":[0.00040073498,0.00305303,0.00082455884,0.00021011854,0.00044782582,0.006693369,0.00016570606,0.22260489,0.37779978,0.045160502,0.34237936,0.00026016618],"about_ca_topic_score_codex":0.00014744428,"about_ca_topic_score_gemma":0.00034060545,"teacher_disagreement_score":0.0050977916,"about_ca_system_score_codex":0.0006636211,"about_ca_system_score_gemma":0.0006629586,"threshold_uncertainty_score":0.017053783},"labels":[],"label_agreement":null},{"id":"W4253769920","doi":"10.1109/date.2007.364487","title":"Computing Synchronizer Failure Probabilities","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":35,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Synchronizer; Robustness (evolution); Computer science; Spice; Synchronization (alternating current); Electronic circuit; Nonlinear system; Electronic engineering; Computer engineering; Reliability engineering; Distributed computing; Engineering","score_opus":0.005932482006623911,"score_gpt":0.21610859300965135,"score_spread":0.21017611100302744,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253769920","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27723566,0.00016532461,0.71805984,0.00008430502,0.000022526501,0.000049650014,0.00034537213,0.0011360748,0.002901175],"genre_scores_gemma":[0.9385243,0.00010625241,0.059807625,0.000013674491,0.0000147598685,0.0000830792,0.00039695637,0.00010096298,0.0009524004],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991007,0.00013875806,0.00006590061,0.00021759786,0.00037596896,0.00010115053],"domain_scores_gemma":[0.99509865,0.003362481,0.0004021514,0.00045054502,0.00057686423,0.0001092883],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010507256,0.00054898707,0.00068093976,0.0020930306,0.00043779364,0.0011152719,0.00054526055,0.00071798393,0.003202077],"category_scores_gemma":[0.014146406,0.00037599215,0.0004330561,0.0007624014,0.00049707957,0.002036772,0.0007861404,0.0005654476,0.0005837932],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023809525,0.000034196488,0.016609203,0.00009373801,0.0000575114,0.00023350496,0.00012993214,0.88238376,0.013920686,0.022224123,0.00064506714,0.06343019],"study_design_scores_gemma":[0.000012881561,0.0000336416,0.0023841993,0.000008899655,0.00001659783,0.00008128743,0.000022691826,0.97326475,0.012748313,0.010699966,0.00070909725,0.00001769722],"about_ca_topic_score_codex":0.0017402595,"about_ca_topic_score_gemma":0.0013136399,"teacher_disagreement_score":0.003202077,"about_ca_system_score_codex":0.0006867868,"about_ca_system_score_gemma":0.0007336148,"threshold_uncertainty_score":0.010712028},"labels":[],"label_agreement":null},{"id":"W4254629806","doi":"10.32920/ryerson.14653173.v1","title":"An integer-N frequency synthesizer for medical implantable devices","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Frequency divider; Phase noise; Phase-locked loop; dBc; Frequency synthesizer; Electrical engineering; Direct digital synthesizer; Electronic engineering; Frequency multiplier; Frequency offset; Detector; Engineering; Computer science; CMOS; Orthogonal frequency-division multiplexing","score_opus":0.016025757222873156,"score_gpt":0.2898194799732325,"score_spread":0.27379372275035935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254629806","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08947875,0.002937493,0.8824477,0.00045706023,0.00027915614,0.00020000112,0.00015700379,0.0026980385,0.021344792],"genre_scores_gemma":[0.60674584,0.001015238,0.3777172,0.0003310595,0.00017892207,0.00012460673,0.00020608853,0.00014942072,0.013531599],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971837,0.000055156317,0.00002195704,0.00006255754,0.00012025231,0.00002166548],"domain_scores_gemma":[0.9998627,0.000049188184,0.00003133206,0.000018061392,0.00003112193,0.000007570494],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030108186,0.000316881,0.00018257696,0.00023593823,0.00018987594,0.0004440634,0.00038479836,0.00029601215,0.0035856173],"category_scores_gemma":[0.0004969259,0.00013590124,0.00018478316,0.00014336672,0.00016582313,0.00039560423,0.00018444465,0.0002812886,0.0007717248],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037612443,0.000054660817,0.000856772,0.0003936596,0.00002899127,0.00028829937,0.00015341706,0.009571967,0.6920183,0.01975445,0.0020840527,0.2744194],"study_design_scores_gemma":[0.00022299957,0.002062817,0.0021331953,0.00015487839,0.00016963441,0.0022717752,0.00008212581,0.13498114,0.6775074,0.006080612,0.17425627,0.00007716492],"about_ca_topic_score_codex":0.00024582515,"about_ca_topic_score_gemma":0.00046434402,"teacher_disagreement_score":0.0035856173,"about_ca_system_score_codex":0.00033089513,"about_ca_system_score_gemma":0.00032585152,"threshold_uncertainty_score":0.011995077},"labels":[],"label_agreement":null},{"id":"W4254851631","doi":"10.22215/etd/2008-06204","title":"A CDR with a digital threshold decision technique and a cyclic reference injected DLL frequency multiplier wtih a period error compensation loop","year":2008,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Multiplier (economics); Compensation (psychology); Physics; Computer science; Mathematics; Psychology; Economics; Keynesian economics; Social psychology","score_opus":0.016189222834685046,"score_gpt":0.25187016397069667,"score_spread":0.23568094113601162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254851631","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.074900135,0.0016582252,0.8795321,0.0008974508,0.0013856655,0.00096547126,0.00034069672,0.008017316,0.03230291],"genre_scores_gemma":[0.5396756,0.00068729406,0.42674935,0.0011958088,0.0005178842,0.00027626404,0.0002515313,0.00015314775,0.030493181],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99902594,0.00008927581,0.000054381962,0.0002888236,0.0004465472,0.00009495641],"domain_scores_gemma":[0.9992556,0.00016804603,0.00005036234,0.000172843,0.00030836085,0.00004473159],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00077546673,0.0004087622,0.0005179748,0.0010562848,0.00067823345,0.001467936,0.0013183345,0.0015244938,0.0060250494],"category_scores_gemma":[0.0015884943,0.00044863796,0.000470732,0.0008620659,0.00030145355,0.00086801074,0.00053900987,0.00092064816,0.002295269],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001101193,0.00041975145,0.0015726434,0.00038077103,0.00019114515,0.00065251085,0.00015716846,0.0033623136,0.63008595,0.013428691,0.0051662554,0.3434816],"study_design_scores_gemma":[0.001022057,0.004347717,0.0053153485,0.00025451748,0.0008156347,0.0093164705,0.00009191756,0.118992575,0.7408423,0.004688721,0.11414153,0.00017129362],"about_ca_topic_score_codex":0.0011092902,"about_ca_topic_score_gemma":0.0028271703,"teacher_disagreement_score":0.0060250494,"about_ca_system_score_codex":0.00062559615,"about_ca_system_score_gemma":0.0012479317,"threshold_uncertainty_score":0.020155787},"labels":[],"label_agreement":null},{"id":"W4285277777","doi":"10.1109/ojcas.2022.3173686","title":"Design and Implementation of an On-Demand Maximum-Likelihood Sequence Estimation (MLSE)","year":2022,"lang":"en","type":"article","venue":"IEEE Open Journal of Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Huawei Technologies; CMC Microsystems","keywords":"Maximum likelihood sequence estimation; Maximum likelihood; Bit error rate; Computer science; Wireline; Equalizer; Sequence (biology); Power (physics); Electronic engineering; Estimation theory; Engineering; Algorithm; Telecommunications; Statistics; Mathematics; Wireless; Decoding methods; Channel (broadcasting)","score_opus":0.04793617340931018,"score_gpt":0.3159664508863438,"score_spread":0.2680302774770336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285277777","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016298495,0.00019921397,0.9774851,0.0001885987,0.000065981294,0.00010707259,0.00007807442,0.0013718217,0.004205566],"genre_scores_gemma":[0.51531976,0.00023289661,0.47612265,0.00032069007,0.00010849803,0.0001884145,0.00023114063,0.000112784604,0.0073631224],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99951136,0.000091110036,0.00003573287,0.00009932511,0.00021206155,0.00005037552],"domain_scores_gemma":[0.9994592,0.00015232083,0.00007903845,0.000077668876,0.00021129048,0.000020592182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038663374,0.00039415364,0.00033513855,0.00034080588,0.00029199716,0.0006739268,0.0010945961,0.00069122657,0.0037768413],"category_scores_gemma":[0.0010121858,0.0003349268,0.0002542924,0.00022836511,0.00021004684,0.0007417865,0.000390222,0.00044060333,0.0013358059],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051677733,0.0001959338,0.0032767223,0.00043958885,0.00016048485,0.00056325004,0.00033720152,0.04578647,0.5190814,0.019941019,0.0044169426,0.40528417],"study_design_scores_gemma":[0.00018976108,0.001222191,0.0023255125,0.00007257817,0.00011055615,0.0016185789,0.00007252607,0.5466131,0.3961193,0.0026864097,0.048901133,0.00006828044],"about_ca_topic_score_codex":0.0005743976,"about_ca_topic_score_gemma":0.0012864071,"teacher_disagreement_score":0.0037768413,"about_ca_system_score_codex":0.00032974852,"about_ca_system_score_gemma":0.00059130555,"threshold_uncertainty_score":0.012634814},"labels":[],"label_agreement":null},{"id":"W4285395198","doi":"10.1038/s41598-022-16278-0","title":"Intertwined-pulse modulation for compressive data telemetry","year":2022,"lang":"en","type":"article","venue":"Scientific Reports","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Computer science; Telemetry; Encoder; Modulation (music); Waveform; Transmission (telecommunications); Pulse-amplitude modulation; Data transmission; Pulse-width modulation; Encoding (memory); Electronic engineering; Time domain; Pulse (music); Real-time computing; Computer hardware; Telecommunications; Electrical engineering; Acoustics; Physics; Voltage; Artificial intelligence; Engineering","score_opus":0.038366375585344045,"score_gpt":0.28589804375004796,"score_spread":0.2475316681647039,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285395198","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12529477,0.0018932617,0.8625834,0.00035193795,0.00016352383,0.00009884662,0.00007721497,0.00031975342,0.009217289],"genre_scores_gemma":[0.7999065,0.00070158293,0.19659829,0.00014776326,0.0001388633,0.00007501707,0.000072061805,0.000022003238,0.002337901],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997867,0.000045275458,0.000011139068,0.000028713777,0.00011191974,0.000016343354],"domain_scores_gemma":[0.9997085,0.000119122145,0.00006184651,0.00005647614,0.000042002175,0.0000121114945],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021431153,0.00020970748,0.00013324914,0.00031032725,0.00015467913,0.00024549093,0.0003878529,0.00030655068,0.0009981984],"category_scores_gemma":[0.0007005252,0.00008427734,0.000074366006,0.00044056133,0.0003069098,0.00058710994,0.00042486092,0.00040290022,0.00022481984],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032053434,0.00008533153,0.0010213262,0.00022588743,0.0000178073,0.00015989169,0.00016825586,0.010595918,0.5813759,0.02984061,0.00069516274,0.37549344],"study_design_scores_gemma":[0.00005914437,0.0010501563,0.0018664388,0.00009088011,0.000028970313,0.0011917035,0.00008006454,0.33379668,0.6200649,0.011021893,0.030689605,0.000059492788],"about_ca_topic_score_codex":0.00009290801,"about_ca_topic_score_gemma":0.00018477223,"teacher_disagreement_score":0.0009981984,"about_ca_system_score_codex":0.00018569242,"about_ca_system_score_gemma":0.00014489402,"threshold_uncertainty_score":0.0033392906},"labels":[],"label_agreement":null},{"id":"W4288077886","doi":"10.1007/s10470-022-02065-4","title":"Novel nonlinearity minimized time-to-digital converters with digital calibration technique","year":2022,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Converters; Calibration; Computer science; Electronic engineering; Nonlinear system; Control theory (sociology); Engineering; Mathematics; Electrical engineering; Artificial intelligence; Physics; Voltage; Statistics","score_opus":0.008706293037747868,"score_gpt":0.19776617417524325,"score_spread":0.1890598811374954,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4288077886","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0992075,0.0029897348,0.86649615,0.00069023087,0.00057175104,0.00017236767,0.00018936917,0.0022718133,0.027411126],"genre_scores_gemma":[0.5231289,0.0011574343,0.4517892,0.0005669813,0.000260697,0.00009558549,0.00022517491,0.00015487,0.022621041],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99955815,0.000038639504,0.000018577986,0.00011189395,0.00024485422,0.000027868546],"domain_scores_gemma":[0.9997068,0.00005033206,0.00005412112,0.000059879087,0.00011432545,0.000014605297],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001990584,0.00047067902,0.0003785136,0.0004949046,0.00045805698,0.00096900796,0.0012708694,0.0007655767,0.003485918],"category_scores_gemma":[0.00050736277,0.00027879092,0.00024971156,0.00073911005,0.0002560406,0.0010822214,0.00054734235,0.0006538791,0.0013269805],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020938188,0.00014184549,0.00061777147,0.00021442166,0.000047644735,0.00021040034,0.0000942037,0.0024282483,0.7990728,0.016813915,0.0027797357,0.1773696],"study_design_scores_gemma":[0.00005548348,0.00035518434,0.0015105214,0.00004661398,0.00008614365,0.001976154,0.00003183254,0.10066476,0.8544876,0.002000509,0.038714495,0.00007070289],"about_ca_topic_score_codex":0.00036415344,"about_ca_topic_score_gemma":0.0011193452,"teacher_disagreement_score":0.003485918,"about_ca_system_score_codex":0.00053085777,"about_ca_system_score_gemma":0.00046972564,"threshold_uncertainty_score":0.01166153},"labels":[],"label_agreement":null},{"id":"W4292070713","doi":"10.1109/newcas52662.2022.9842064","title":"All-Digital Bi-Directional Gated Ring Oscillator Time Integrator for Mixed-Mode Signal Processing","year":2022,"lang":"en","type":"article","venue":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"","keywords":"Integrator; CMOS; Integrating ADC; Ring oscillator; Passive integrator circuit; Electronic engineering; Computer science; Op amp integrator; Dynamic range; Electrical engineering; Engineering; Capacitor; Voltage; Operational amplifier; RC circuit; Amplifier","score_opus":0.034921483262865476,"score_gpt":0.2791229772631204,"score_spread":0.24420149400025493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4292070713","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07661191,0.0027213295,0.90719825,0.00025811847,0.0003240148,0.00011667555,0.00013407774,0.0023052879,0.010330366],"genre_scores_gemma":[0.59025353,0.0008590168,0.40005314,0.00029945257,0.00013160848,0.00007263143,0.00017770629,0.000096934804,0.008055925],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998111,0.000028487922,0.0000117896825,0.00003595158,0.00009544476,0.000017174232],"domain_scores_gemma":[0.9998765,0.000028975495,0.0000184128,0.000020993792,0.000042436986,0.000012773906],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027143292,0.00040907328,0.00022162612,0.00029081252,0.00018920995,0.0005453224,0.00073715416,0.0003296099,0.0017089492],"category_scores_gemma":[0.00033959255,0.0001828775,0.00018004328,0.0001919654,0.0001287779,0.0005507171,0.00023888015,0.00032405037,0.00051096536],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030525512,0.000075730015,0.00096900965,0.0001903974,0.000049500257,0.00014252018,0.000074873366,0.0048676934,0.7933715,0.015454269,0.0014281126,0.1830712],"study_design_scores_gemma":[0.00012736663,0.0013045279,0.0018898459,0.00004875899,0.00018360396,0.0014310613,0.000032313772,0.36604655,0.56997544,0.002435613,0.05644251,0.00008230862],"about_ca_topic_score_codex":0.00025285606,"about_ca_topic_score_gemma":0.0010415968,"teacher_disagreement_score":0.0017089492,"about_ca_system_score_codex":0.00024383728,"about_ca_system_score_gemma":0.0002767082,"threshold_uncertainty_score":0.005717039},"labels":[],"label_agreement":null},{"id":"W4308092391","doi":"10.1109/ccece49351.2022.9918498","title":"Using TFM Analysis and Memory Map Calibration for Designing Linear and Monotonic LC DCOs","year":2022,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Linearity; Monotonic function; Calibration; Computer science; Least significant bit; Electronic engineering; Mathematics; Engineering; Statistics","score_opus":0.031065326824799996,"score_gpt":0.26822957673183245,"score_spread":0.23716424990703244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308092391","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12440968,0.00070561224,0.85577846,0.00035894965,0.00014091244,0.0002939468,0.00012454517,0.0022339688,0.015953919],"genre_scores_gemma":[0.7402155,0.00026122062,0.2561939,0.0001501094,0.000042724423,0.00014200636,0.00006302156,0.00015140235,0.002780146],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99974257,0.000028301676,0.000013428027,0.00005153983,0.00014353613,0.000020662827],"domain_scores_gemma":[0.9995396,0.00014868146,0.000088244466,0.00005279262,0.00015646189,0.000014239801],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027766248,0.0004417837,0.00020049654,0.00051199505,0.0003281895,0.00046875796,0.0005356054,0.00030062697,0.0020544806],"category_scores_gemma":[0.0010473946,0.00018065477,0.0002252331,0.00027535943,0.00035169517,0.0008187614,0.0002788845,0.00036802978,0.00041228725],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012828932,0.000055946875,0.0009961631,0.00033070557,0.000024432267,0.0002030561,0.00022233713,0.010655905,0.80703396,0.011057702,0.001064752,0.16822673],"study_design_scores_gemma":[0.000035119727,0.0002671935,0.0007873385,0.000028859815,0.000030224615,0.00042698908,0.000056755907,0.09069718,0.888606,0.0017405717,0.017291196,0.000032534597],"about_ca_topic_score_codex":0.00054573885,"about_ca_topic_score_gemma":0.0009839573,"teacher_disagreement_score":0.0020544806,"about_ca_system_score_codex":0.00060105376,"about_ca_system_score_gemma":0.00038498675,"threshold_uncertainty_score":0.006872952},"labels":[],"label_agreement":null},{"id":"W4312655164","doi":"10.1109/tcsi.2022.3227802","title":"A Low-Offset VCO-Based Time-Domain Comparator Using a Phase Frequency Detector With Reduced Dead and Blind Zones","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Mitacs","keywords":"Comparator; Voltage-controlled oscillator; CMOS; Detector; Offset (computer science); Phase noise; Mathematics; Algorithm; Linearity; Electronic engineering; Electrical engineering; Computer science; Voltage; Engineering","score_opus":0.02039379239581866,"score_gpt":0.23812920290754763,"score_spread":0.21773541051172898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312655164","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10202659,0.0022906393,0.8846587,0.00032797703,0.0009122163,0.00019814476,0.0003074326,0.0018366466,0.0074417363],"genre_scores_gemma":[0.48763576,0.00041729718,0.50660026,0.0004734724,0.00019295486,0.00009232479,0.0002474313,0.00009736946,0.0042431518],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99924076,0.00010403546,0.000066769695,0.00020370535,0.00033382242,0.000050967243],"domain_scores_gemma":[0.99909234,0.00032711518,0.00014006582,0.00013458186,0.0002498146,0.00005605334],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064052996,0.00031472679,0.0004161147,0.0006633274,0.0002860149,0.0011305048,0.0014609353,0.000834506,0.0020096449],"category_scores_gemma":[0.0013642235,0.0002387333,0.00022987004,0.0007120825,0.0003148024,0.0015374118,0.0004771456,0.0005566242,0.0006750208],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00064200157,0.00016104436,0.0017815118,0.00045444694,0.00006063558,0.00031994894,0.00012469529,0.0032462222,0.7520717,0.011702392,0.0018122029,0.22762325],"study_design_scores_gemma":[0.00016538857,0.0013561331,0.0021969797,0.000066317545,0.000119819255,0.0027168458,0.000053171094,0.08026948,0.8722601,0.0022628878,0.03842628,0.00010663024],"about_ca_topic_score_codex":0.00017531443,"about_ca_topic_score_gemma":0.00046512083,"teacher_disagreement_score":0.0020096449,"about_ca_system_score_codex":0.00037708983,"about_ca_system_score_gemma":0.00045354938,"threshold_uncertainty_score":0.0067228675},"labels":[],"label_agreement":null},{"id":"W4312989709","doi":"10.1109/iscas48785.2022.9937432","title":"Metastability Correction Techniques for TSPC-DFF with Applications in Vernier TDC","year":2022,"lang":"en","type":"article","venue":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Science and Engineering Research Council","keywords":"Vernier scale; Metastability; Computer science; Converters; CMOS; Materials science; Voltage; Optoelectronics; Optics; Physics","score_opus":0.01791263785955253,"score_gpt":0.25922976632564604,"score_spread":0.24131712846609352,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312989709","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.120085135,0.0012968342,0.8735848,0.000354007,0.00014090075,0.000075503514,0.00007318394,0.0014454254,0.0029441742],"genre_scores_gemma":[0.8644878,0.00040104092,0.13261257,0.00012142496,0.00004807186,0.000031530686,0.00006742455,0.00007193395,0.0021581845],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99973243,0.000023172106,0.000016455508,0.000054079585,0.00014621414,0.000027659236],"domain_scores_gemma":[0.99934345,0.00023623536,0.00011320793,0.000106633976,0.00018102655,0.000019431976],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001918011,0.0003001301,0.00021196174,0.00055979256,0.00038574907,0.00042793792,0.0004939387,0.00045243747,0.001675329],"category_scores_gemma":[0.0011948188,0.00015388442,0.00023389306,0.00044716513,0.00025910191,0.0007146802,0.00028016744,0.0004811229,0.00018823287],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003478126,0.000048561073,0.0024978537,0.00019604072,0.00003601165,0.0008036148,0.00037097125,0.022529447,0.665728,0.012422201,0.00094292505,0.29407647],"study_design_scores_gemma":[0.00006244325,0.0006622743,0.0037383295,0.00006187937,0.0000799296,0.003359924,0.00010702722,0.37447125,0.5923037,0.005064971,0.020018315,0.00007003444],"about_ca_topic_score_codex":0.0017190981,"about_ca_topic_score_gemma":0.0029232204,"teacher_disagreement_score":0.0017190981,"about_ca_system_score_codex":0.0005767227,"about_ca_system_score_gemma":0.00042947472,"threshold_uncertainty_score":0.005604565},"labels":[],"label_agreement":null},{"id":"W4313407522","doi":"10.1007/s10470-022-02116-w","title":"$$\\Delta \\Sigma$$ Time-to-digital converter with current-steering vernier time integrator","year":2022,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"","keywords":"Integrator; Vernier scale; Computer science; Time-to-digital converter; Integrating ADC; Linearity; Electronic engineering; CMOS; Inverter; Capacitance; Capacitor; Voltage; Control theory (sociology); Electrical engineering; Physics; Jitter; Engineering; Clock signal","score_opus":0.007332345696167046,"score_gpt":0.19778543828074857,"score_spread":0.1904530925845815,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4313407522","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.071289234,0.00095298415,0.880911,0.0004334928,0.00067301234,0.00025607366,0.00025759495,0.0070591965,0.038167413],"genre_scores_gemma":[0.5973327,0.00048381079,0.3664584,0.0006513022,0.00023108293,0.000108806475,0.00038042438,0.00028253638,0.03407094],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995147,0.00004606608,0.000029968569,0.00012959645,0.0002316274,0.00004795586],"domain_scores_gemma":[0.99979526,0.000032199176,0.000017717532,0.000035849596,0.00009697464,0.000021935997],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030580195,0.00039431316,0.0003536968,0.0005701733,0.00039272217,0.0012034492,0.0009924944,0.0006141584,0.008201691],"category_scores_gemma":[0.0005410577,0.00020338083,0.00023584443,0.0008812442,0.00020458609,0.00087679294,0.00044863325,0.0005641615,0.0024985014],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052906893,0.00017642352,0.0009449535,0.00025973216,0.00004552348,0.00035933737,0.00017193382,0.0025282977,0.6128754,0.024828354,0.0055004107,0.35178053],"study_design_scores_gemma":[0.00012076601,0.00079525856,0.0026700278,0.00006548668,0.00014049777,0.002820407,0.000067637084,0.15377608,0.7552749,0.0046938406,0.079466045,0.00010905578],"about_ca_topic_score_codex":0.0007453418,"about_ca_topic_score_gemma":0.0017988826,"teacher_disagreement_score":0.008201691,"about_ca_system_score_codex":0.0003893143,"about_ca_system_score_gemma":0.0006805605,"threshold_uncertainty_score":0.027437389},"labels":[],"label_agreement":null},{"id":"W4313886655","doi":"10.1109/icm56065.2022.10005329","title":"A 6 GHz Digitally-Controlled Oscillator Achieving Minimum Fine Tuning Step Size of Up to 160 Hz Using Capacitive Degeneration Technique in 40 nm CMOS Process","year":2022,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Digitally controlled oscillator; Materials science; CMOS; Phase noise; Capacitive sensing; dBc; Parasitic capacitance; Transistor; Fine-tuning; Inductance; Capacitance; 500 kHz; Optoelectronics; Electrical engineering; Electronic engineering; Voltage; Electrode; Phase-locked loop; Physics; Engineering; Variable-frequency oscillator","score_opus":0.014201268037217957,"score_gpt":0.2535845469907214,"score_spread":0.23938327895350345,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4313886655","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7777396,0.0016580189,0.20620824,0.0006836739,0.00031014206,0.00015599838,0.00029872387,0.0016706818,0.011274898],"genre_scores_gemma":[0.918963,0.00022249286,0.07649138,0.00010697592,0.000040633462,0.00004086578,0.00009963021,0.000050160892,0.0039848587],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99966085,0.000019556834,0.000023283837,0.00009683556,0.00016026138,0.000039215993],"domain_scores_gemma":[0.99970144,0.000049359696,0.00009551342,0.000041025698,0.000078554534,0.000034208857],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023549097,0.00025163023,0.0002478673,0.00028888448,0.00021789587,0.0002853424,0.0005422478,0.0003841232,0.0009857115],"category_scores_gemma":[0.0005131899,0.00016533828,0.00018872456,0.00018134598,0.00019569391,0.00046612284,0.00030463855,0.000393105,0.00037619885],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006288686,0.000020505102,0.0006963711,0.000078398734,0.0000073860683,0.00012453974,0.00008706166,0.0009785562,0.9815052,0.00077560294,0.00022782577,0.015435661],"study_design_scores_gemma":[0.000059636357,0.0008270068,0.0025956575,0.000030107625,0.000043292464,0.0010267346,0.00004349537,0.013878648,0.9610747,0.00062050956,0.01975652,0.00004360427],"about_ca_topic_score_codex":0.00028230363,"about_ca_topic_score_gemma":0.0007013468,"teacher_disagreement_score":0.0009857115,"about_ca_system_score_codex":0.00026415597,"about_ca_system_score_gemma":0.00025651266,"threshold_uncertainty_score":0.0032975078},"labels":[],"label_agreement":null},{"id":"W4321488835","doi":"10.1109/sirf56960.2023.10046225","title":"A High-Linearity 10-GHz-ERBW 3-to-7-GS/s Voltage-to-Time Converter with Built-In S/H","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Effective number of bits; Linearity; CMOS; Voltage; Wideband; Bandwidth (computing); Integrating ADC; Time-to-digital converter; Electronic engineering; Time domain; Electrical engineering; Capacitor; Materials science; Physics; Computer science; Engineering; Clock signal; Ćuk converter; Electronic circuit; Telecommunications","score_opus":0.010902780691080955,"score_gpt":0.23212786654512316,"score_spread":0.2212250858540422,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321488835","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38545823,0.0015316064,0.57168925,0.0005887134,0.00035690118,0.0002958002,0.000628553,0.0066606193,0.032790378],"genre_scores_gemma":[0.82494545,0.0004261463,0.15796754,0.0003405708,0.000110288966,0.000064772685,0.00038260463,0.00021510103,0.01554765],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996464,0.00003250493,0.000014216666,0.00006589374,0.0001940748,0.00004682389],"domain_scores_gemma":[0.99971646,0.00008091372,0.00003338156,0.000033491793,0.00010922482,0.000026512032],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033510214,0.00020108199,0.0002643777,0.00058900635,0.00023552959,0.00067990966,0.0008327926,0.00046121047,0.002613274],"category_scores_gemma":[0.00048879505,0.00019722807,0.0001856508,0.0005081011,0.0002146799,0.0005059774,0.00018806478,0.0004982157,0.0010191551],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023408898,0.00011450573,0.0026426378,0.00017582302,0.0000423567,0.00039224987,0.00014879643,0.0020363769,0.8477181,0.0058955997,0.0023859572,0.13821359],"study_design_scores_gemma":[0.00009174954,0.00095458765,0.004678863,0.00004900248,0.000075658776,0.002938428,0.00007187686,0.038026836,0.90027493,0.0009663173,0.051813994,0.000057650177],"about_ca_topic_score_codex":0.0006966773,"about_ca_topic_score_gemma":0.0017426047,"teacher_disagreement_score":0.002613274,"about_ca_system_score_codex":0.00037538027,"about_ca_system_score_gemma":0.0004811337,"threshold_uncertainty_score":0.008742273},"labels":[],"label_agreement":null},{"id":"W4360605802","doi":"10.1109/isscc42615.2023.10067342","title":"14.1 A Fractional-N Digital MDLL with Injection-Error Scrambling and Background Third-Order DTC Delay Equalizer Achieving −67dBc Fractional Spur","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase noise; Offset (computer science); Phase-locked loop; Computer science; Control theory (sociology); Frequency offset; Scrambling; Injection locking; Algorithm; Electronic engineering; Physics; Telecommunications; Engineering","score_opus":0.0326990923046721,"score_gpt":0.2852762849966495,"score_spread":0.25257719269197737,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4360605802","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17276604,0.0022574898,0.68857014,0.0019786553,0.0013769759,0.00072156935,0.0010880483,0.0138294175,0.11741163],"genre_scores_gemma":[0.6119366,0.00061788724,0.33001763,0.0010447745,0.00026786557,0.00022766563,0.00075755495,0.0003277957,0.054802172],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997781,0.000024260336,0.000014021603,0.00004913714,0.000106974476,0.00002740899],"domain_scores_gemma":[0.99988186,0.00001545141,0.000018572238,0.000020166204,0.00004610973,0.000017796068],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002503607,0.0004662555,0.0002958499,0.0004983444,0.00041345225,0.00072937505,0.0006719736,0.00071762956,0.0066581117],"category_scores_gemma":[0.0003037879,0.00016512968,0.00024258022,0.0002591827,0.00026249673,0.0006649813,0.00043611194,0.00056912785,0.0025831773],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008433759,0.00025273522,0.001436299,0.00036320885,0.000051357732,0.0008787127,0.0002079068,0.009519594,0.68543863,0.042395398,0.011345077,0.24726765],"study_design_scores_gemma":[0.00020494645,0.00095708406,0.0017287965,0.00008477706,0.00006883963,0.0018546599,0.00003694569,0.122075334,0.67877954,0.0034043663,0.19070432,0.00010037192],"about_ca_topic_score_codex":0.0006005842,"about_ca_topic_score_gemma":0.0012610609,"teacher_disagreement_score":0.0066581117,"about_ca_system_score_codex":0.0008879928,"about_ca_system_score_gemma":0.00056807,"threshold_uncertainty_score":0.0222736},"labels":[],"label_agreement":null},{"id":"W4367663466","doi":"10.1109/tcsii.2023.3271745","title":"An FLL Providing Real-Time Frequency Calibration for OOK Power Oscillator Transmitters","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Transmitter; Frequency modulation; Voltage-controlled oscillator; Frequency drift; Local oscillator; Frequency deviation; Modulation (music); Power (physics); Electronic engineering; Physics; Detector; Interference (communication); Electrical engineering; Radio frequency; Computer science; Acoustics; Optics; Automatic frequency control; Telecommunications; Engineering; Voltage","score_opus":0.016906869906818518,"score_gpt":0.24255827313426362,"score_spread":0.2256514032274451,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4367663466","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17189083,0.0013830313,0.80914026,0.00077409414,0.0004212423,0.0002609882,0.00030985105,0.008630173,0.0071895723],"genre_scores_gemma":[0.88278717,0.00020721937,0.11232594,0.0007302017,0.00020751027,0.00012245534,0.00013893249,0.000111129455,0.0033694564],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992638,0.000112800175,0.00006281336,0.00019669547,0.0002900499,0.00007380894],"domain_scores_gemma":[0.99906117,0.00022425257,0.00029279222,0.00013073342,0.0002391253,0.000052001316],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00055588566,0.0003675193,0.0003363161,0.00067152164,0.00028049512,0.0006092559,0.0014033361,0.0008651073,0.002181751],"category_scores_gemma":[0.0012397771,0.00023309341,0.00014450768,0.000258205,0.0003952335,0.0012120168,0.00053293875,0.00042223893,0.0008014804],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048146927,0.00013382305,0.0024063091,0.00033885223,0.00002667364,0.0003829639,0.00022756711,0.0017732385,0.75052917,0.004821018,0.0028855368,0.23599347],"study_design_scores_gemma":[0.00026741726,0.0017713608,0.0035023643,0.00010358282,0.00007770182,0.002398684,0.000059715192,0.07144561,0.87701446,0.0011476038,0.042095102,0.000116457966],"about_ca_topic_score_codex":0.00029798204,"about_ca_topic_score_gemma":0.00040981543,"teacher_disagreement_score":0.002181751,"about_ca_system_score_codex":0.00045320188,"about_ca_system_score_gemma":0.00036510362,"threshold_uncertainty_score":0},"labels":[],"label_agreement":null},{"id":"W4382991351","doi":"10.5515/kjkiees.2023.34.5.345","title":"Design and Implementation of Ultra-Wideband Frequency Synthesizer Using DDS","year":2023,"lang":"en","type":"article","venue":"The Journal of Korean Institute of Electromagnetic Engineering and Science","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nexen (Canada)","funders":"Defense Acquisition Program Administration","keywords":"Direct digital synthesizer; dBc; Frequency multiplier; Frequency synthesizer; Phase noise; Electronic engineering; Spurious relationship; Electrical engineering; Multiplier (economics); Engineering; Phase-locked loop; Computer science; CMOS","score_opus":0.014709916400236769,"score_gpt":0.2521167838111278,"score_spread":0.237406867410891,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4382991351","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31070802,0.0017499605,0.67280215,0.00035657032,0.00026298166,0.00031945936,0.00019031597,0.0027992039,0.01081133],"genre_scores_gemma":[0.8129878,0.00044935333,0.18072692,0.00015694632,0.00008389778,0.00013513216,0.00019662232,0.000052710748,0.0052105943],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995803,0.000060557217,0.00003847709,0.00011889863,0.00015833137,0.000043329044],"domain_scores_gemma":[0.9997261,0.000046965008,0.00007246264,0.000033082764,0.00010317951,0.000018117333],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002836504,0.00035313852,0.00035672725,0.00041122022,0.00020231339,0.0004749846,0.00065702747,0.0004432624,0.0012435355],"category_scores_gemma":[0.0004209364,0.00021538683,0.00023203436,0.00019965087,0.00014985669,0.00047809214,0.00022211946,0.00022848381,0.00047027334],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002875451,0.00006779152,0.0028358984,0.00034780352,0.00006768371,0.00041347442,0.00017429685,0.0032871016,0.89253014,0.0046625487,0.0008767247,0.094448894],"study_design_scores_gemma":[0.00016737758,0.0017793691,0.005248251,0.000050707447,0.00012938365,0.0023491099,0.0000760223,0.05002903,0.8989067,0.0005054583,0.040696632,0.00006194626],"about_ca_topic_score_codex":0.000312457,"about_ca_topic_score_gemma":0.00033621813,"teacher_disagreement_score":0.0012435355,"about_ca_system_score_codex":0.000362503,"about_ca_system_score_gemma":0.00030697064,"threshold_uncertainty_score":0.0041600466},"labels":[],"label_agreement":null},{"id":"W4385245092","doi":"10.1109/iscas46773.2023.10181991","title":"A 32 Gb/s, 0.42 pJ/bit Passive Hybrid Simultaneous Bidirectional Transceiver for Die-to-Die Links","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"","keywords":"Transceiver; Die (integrated circuit); Transimpedance amplifier; CMOS; Bit error rate; Interference (communication); Electronic engineering; Amplifier; SIGNAL (programming language); Bit (key); 12-bit; Computer science; Power (physics); Electrical engineering; Engineering; Telecommunications; Physics; Operational amplifier; Decoding methods; Computer network; Channel (broadcasting)","score_opus":0.015841220139595186,"score_gpt":0.2524996911335238,"score_spread":0.2366584709939286,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385245092","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7423263,0.0007672217,0.23502131,0.0002948543,0.00014252424,0.00010375486,0.00035790683,0.0021004973,0.01888559],"genre_scores_gemma":[0.92697054,0.00016965042,0.061750308,0.000080281985,0.000036945195,0.000072105206,0.00025654613,0.0001455331,0.010518145],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998528,0.000017510138,0.0000067711467,0.00003129102,0.00007150519,0.000020045549],"domain_scores_gemma":[0.9998248,0.000044703665,0.000029133984,0.00002828595,0.000059111855,0.000014029883],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021437122,0.00024135543,0.00017650884,0.00024089699,0.000243135,0.00046729617,0.0005083704,0.0003012309,0.002853241],"category_scores_gemma":[0.00025460412,0.00017919892,0.00011313702,0.00022588708,0.00012453788,0.0005581059,0.00037834022,0.00026001805,0.0012369131],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000092302835,0.0000465593,0.0011153981,0.00011579921,0.00002132413,0.00013849362,0.000081873484,0.0017343092,0.9611746,0.00226007,0.0009651263,0.032254156],"study_design_scores_gemma":[0.00003930471,0.0011188538,0.0027789336,0.00002822033,0.000044464396,0.0012940266,0.000107881744,0.04611759,0.91295964,0.00077745586,0.034695014,0.000038567214],"about_ca_topic_score_codex":0.000090455665,"about_ca_topic_score_gemma":0.00043628406,"teacher_disagreement_score":0.002853241,"about_ca_system_score_codex":0.00017280111,"about_ca_system_score_gemma":0.00016648839,"threshold_uncertainty_score":0.009545028},"labels":[],"label_agreement":null},{"id":"W4385624971","doi":"10.1109/newcas57931.2023.10198074","title":"Gated Ring Oscillator Time Amplifier with Applications in Time Integration","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Ring oscillator; Amplifier; Electronic engineering; CMOS; Operational amplifier; Computer science; Electrical engineering; Engineering; Voltage","score_opus":0.009367345502859418,"score_gpt":0.2283286803481928,"score_spread":0.21896133484533337,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385624971","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14978752,0.0040568425,0.82756877,0.0005164974,0.00048668374,0.00012146827,0.00011737737,0.002152002,0.015192888],"genre_scores_gemma":[0.8114655,0.0011060878,0.17952324,0.00020740711,0.00013720858,0.00004326016,0.000072353156,0.00006567988,0.007379269],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99983823,0.000016628614,0.0000068015047,0.00003240821,0.00008548676,0.000020461719],"domain_scores_gemma":[0.99983203,0.00004833202,0.00003248506,0.000023592014,0.000048060516,0.000015456006],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002020142,0.0002710732,0.0001762322,0.00017725212,0.0001379295,0.0005274037,0.00067054096,0.00043524784,0.0017115192],"category_scores_gemma":[0.00036090508,0.00013995626,0.00024762424,0.00026321097,0.0002643384,0.0006357324,0.00025540596,0.00041354488,0.00043277894],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016781177,0.0000514594,0.00067291997,0.000090804,0.000037034148,0.00031711944,0.00010262599,0.009368451,0.90709245,0.024511542,0.0009997762,0.056588005],"study_design_scores_gemma":[0.0000776457,0.001230183,0.0010437611,0.000034472556,0.00011053523,0.002045414,0.000038485425,0.29567748,0.65161526,0.0041821958,0.043883134,0.00006132015],"about_ca_topic_score_codex":0.0003244931,"about_ca_topic_score_gemma":0.00059929705,"teacher_disagreement_score":0.0017115192,"about_ca_system_score_codex":0.00027758256,"about_ca_system_score_gemma":0.00024851735,"threshold_uncertainty_score":0.005725622},"labels":[],"label_agreement":null},{"id":"W4385679833","doi":"10.1109/iscas46773.2023.10181522","title":"All-Digital Time Integrator with Bi-Directional Gated Ring Oscillator / Shift Register","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Integrator; CMOS; Ring oscillator; Computer science; Integrating ADC; Time delay and integration; Electronic engineering; Time-to-digital converter; Digitization; Op amp integrator; Voltage; Computer hardware; Electrical engineering; Capacitor; Engineering; Clock signal; Bandwidth (computing); Telecommunications; Operational amplifier; Jitter","score_opus":0.012916210555085987,"score_gpt":0.2222710455352576,"score_spread":0.2093548349801716,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385679833","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.088698186,0.0025947154,0.8923799,0.0002146499,0.00029457506,0.00018100951,0.00013111891,0.0039307177,0.011575111],"genre_scores_gemma":[0.6327199,0.0008282584,0.3579383,0.00024074208,0.000103905106,0.00007355107,0.00016186244,0.0000878813,0.007845627],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996278,0.00005514259,0.000029719522,0.00008296962,0.00016920606,0.00003510901],"domain_scores_gemma":[0.99983776,0.000032806227,0.000030048092,0.00003819558,0.000046902485,0.000014246943],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035189974,0.00040018532,0.00030541996,0.00027906027,0.00027913295,0.0007455873,0.0010061048,0.00048381815,0.0019762886],"category_scores_gemma":[0.00036670265,0.00026487221,0.00034611268,0.00024440378,0.00019212031,0.00084764574,0.00033673042,0.0003925689,0.0006271424],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00091583485,0.00027333092,0.0023289765,0.00046499594,0.00018921366,0.0004840748,0.0001858621,0.032930132,0.6519766,0.02570047,0.002298465,0.282252],"study_design_scores_gemma":[0.0002164394,0.0019193462,0.0020688118,0.000082364386,0.00041715827,0.0021021194,0.000045569388,0.5450916,0.38717222,0.0028316407,0.057942357,0.00011034467],"about_ca_topic_score_codex":0.0008396431,"about_ca_topic_score_gemma":0.0020219744,"teacher_disagreement_score":0.0019762886,"about_ca_system_score_codex":0.0003255016,"about_ca_system_score_gemma":0.0004719534,"threshold_uncertainty_score":0.006611347},"labels":[],"label_agreement":null},{"id":"W4386528603","doi":"10.48550/arxiv.2309.01006","title":"A Sub-Terahertz Sliding Correlator Channel Sounder with Absolute Timing using Precision Time Protocol over Wi-Fi","year":2023,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"York University; National Science Foundation","keywords":"Computer science; Transmitter; Synchronization (alternating current); Channel (broadcasting); Multipath propagation; Delay spread; Electronic engineering; Real-time computing; Power delay profile; Clock synchronization; Power (physics); Engineering; Telecommunications; Physics","score_opus":0.11486845077246931,"score_gpt":0.22235512107364913,"score_spread":0.10748667030117982,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4386528603","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1702711,0.00040208607,0.8097722,0.00030771803,0.00025488154,0.00023732708,0.0002352104,0.0074731926,0.011046254],"genre_scores_gemma":[0.802142,0.00017644235,0.18587723,0.00018061846,0.000066655964,0.0001711466,0.00022263896,0.000120476405,0.011042676],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996061,0.000039790633,0.000017354947,0.00008056209,0.00020647529,0.0000497215],"domain_scores_gemma":[0.99967337,0.00007793396,0.00006112937,0.00007297107,0.00008761498,0.000027049193],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003855768,0.000287358,0.00024373498,0.00046515695,0.0002814273,0.0004391575,0.0007791158,0.000418,0.0020798233],"category_scores_gemma":[0.00064650207,0.00015371093,0.00013508098,0.00035361585,0.00026777064,0.0005522733,0.00046976015,0.00055302365,0.0005336664],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006558333,0.00023237577,0.0057292883,0.00021800287,0.000054987657,0.00042294827,0.00036586478,0.019780263,0.4897701,0.021286117,0.006570375,0.45491374],"study_design_scores_gemma":[0.00017259894,0.0010631272,0.0040320866,0.00004549352,0.00007949738,0.0011392812,0.00009332386,0.45241332,0.48095492,0.0019469523,0.05794184,0.00011753165],"about_ca_topic_score_codex":0.0013533843,"about_ca_topic_score_gemma":0.0019077401,"teacher_disagreement_score":0.0020798233,"about_ca_system_score_codex":0.000463203,"about_ca_system_score_gemma":0.0009503578,"threshold_uncertainty_score":0.00695765},"labels":[],"label_agreement":null},{"id":"W4387490577","doi":"10.1109/jssc.2023.3320886","title":"Fractional-N Digital MDLL With Injection-Error Scrambling and Calibration","year":2023,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Defense Advanced Research Projects Agency","keywords":"Scrambling; Algorithm; Computer science; Calibration; dBc; Mathematics; Statistics; Programming language","score_opus":0.023468352724991794,"score_gpt":0.2667675744711057,"score_spread":0.24329922174611393,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4387490577","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030939594,0.00085464446,0.94221884,0.00059689407,0.00042040984,0.00014222086,0.00013430021,0.004191574,0.020501524],"genre_scores_gemma":[0.46513286,0.0006665839,0.5108506,0.0006858742,0.00023896272,0.00013750751,0.00030547348,0.00029324112,0.021688895],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99951875,0.0000908921,0.00003492589,0.00009881395,0.0002257174,0.000030941912],"domain_scores_gemma":[0.9994611,0.00016361773,0.00007630469,0.000152903,0.00012552725,0.000020524343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041724282,0.00039168185,0.00034597347,0.00054703275,0.00045441248,0.0009057248,0.0009059026,0.00064346544,0.0045437],"category_scores_gemma":[0.00152073,0.00016392142,0.00024289773,0.0005918384,0.00046184042,0.0011284708,0.0005403761,0.00051836105,0.0021130564],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00078180217,0.00014952828,0.0006796876,0.0004359935,0.000035193978,0.00033494964,0.00032676305,0.015337146,0.4011881,0.07133454,0.006921111,0.50247514],"study_design_scores_gemma":[0.00013041538,0.00039993649,0.00058143516,0.00011947438,0.000051244548,0.0013714702,0.0000604226,0.28357816,0.5672683,0.009083115,0.13721965,0.00013639836],"about_ca_topic_score_codex":0.00058353675,"about_ca_topic_score_gemma":0.00090448506,"teacher_disagreement_score":0.0045437,"about_ca_system_score_codex":0.0010372264,"about_ca_system_score_gemma":0.00051199284,"threshold_uncertainty_score":0.015200138},"labels":[],"label_agreement":null},{"id":"W4388117356","doi":"10.1109/itc-asia58802.2023.10301184","title":"Experimental Evaluation of Jitter Reduction Methods for Multi-Gigahertz Test","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Collège Boréal","funders":"","keywords":"Jitter; Computer science; Reduction (mathematics); Integer (computer science); Phase-locked loop; Algorithm; Electronic engineering; Mathematics; Telecommunications; Engineering","score_opus":0.1832226356766985,"score_gpt":0.4747473569980486,"score_spread":0.2915247213213501,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4388117356","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.73723096,0.0017260049,0.25028712,0.00024506936,0.00036504396,0.00057755946,0.00025081495,0.002088513,0.0072289226],"genre_scores_gemma":[0.90333277,0.0004300139,0.09264927,0.00008740275,0.00008060423,0.00028406098,0.00018075864,0.00020798248,0.002747134],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982248,0.00030766783,0.00011353288,0.00022576707,0.00093913643,0.00018909799],"domain_scores_gemma":[0.9960251,0.0017316424,0.0006004651,0.000679481,0.00081673526,0.00014657089],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018574055,0.00067831454,0.0004422465,0.000846398,0.00046989296,0.00054486643,0.0014549298,0.0006904708,0.002445659],"category_scores_gemma":[0.003408589,0.00030143888,0.00029102055,0.0007040922,0.000527632,0.0007534723,0.0005362672,0.00057045405,0.00049628544],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00094384863,0.0005269693,0.0019855597,0.00042193968,0.00006325351,0.00018522398,0.00026732913,0.005479275,0.91411924,0.0015279232,0.00040716006,0.07407238],"study_design_scores_gemma":[0.000055539047,0.0017126715,0.0028954784,0.000017526241,0.000036495236,0.00018445254,0.000047499085,0.00975519,0.98266506,0.0001140159,0.0024909885,0.000024939809],"about_ca_topic_score_codex":0.00034652176,"about_ca_topic_score_gemma":0.00048397502,"teacher_disagreement_score":0.002445659,"about_ca_system_score_codex":0.0008257192,"about_ca_system_score_gemma":0.0002581826,"threshold_uncertainty_score":0.009822965},"labels":[],"label_agreement":null},{"id":"W4388430537","doi":"10.1109/tcsi.2023.3328807","title":"MMSE Equalizer Design Optimization for Wireline SerDes Applications","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Wireline; Computer science; Noise (video); Sampling (signal processing); Control theory (sociology); Electronic engineering; Filter (signal processing); Engineering; Telecommunications","score_opus":0.036317927677370916,"score_gpt":0.2513528392195509,"score_spread":0.21503491154218002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4388430537","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005202583,0.00019394963,0.99190736,0.000053025666,0.000012762498,0.000017059067,0.00003424195,0.00022136125,0.0023575989],"genre_scores_gemma":[0.5831833,0.0014856542,0.3979158,0.00012921233,0.00006961773,0.00019809013,0.00020501175,0.00022055022,0.016592795],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99970406,0.00007155881,0.00001487989,0.000053937743,0.00012833538,0.000027182814],"domain_scores_gemma":[0.9997031,0.000117893476,0.000043913176,0.000022674738,0.00010663735,0.0000057952657],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004407518,0.0007431336,0.0004984611,0.0003180499,0.00024763864,0.00080877385,0.00049268483,0.0006426647,0.002996089],"category_scores_gemma":[0.0011242348,0.00039889984,0.00045395424,0.0003005579,0.00025814888,0.00065183605,0.00042292415,0.0006115955,0.00093093986],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006411848,0.000022129083,0.000608224,0.00013199112,0.000038696853,0.00008319996,0.00009608229,0.89108896,0.019325653,0.018345864,0.0015216641,0.06867355],"study_design_scores_gemma":[0.0000048988186,0.000043599448,0.00010770569,0.000015212544,0.000012425024,0.00003115576,0.000013075854,0.9883273,0.0070003266,0.0014565069,0.0029819976,0.0000058084656],"about_ca_topic_score_codex":0.0021297461,"about_ca_topic_score_gemma":0.0039819637,"teacher_disagreement_score":0.002996089,"about_ca_system_score_codex":0.0008274907,"about_ca_system_score_gemma":0.00061741186,"threshold_uncertainty_score":0.010022938},"labels":[],"label_agreement":null},{"id":"W4389206828","doi":"10.22215/etd/2023-15738","title":"All Digital CMOS 5-BIT Phase Interpolator at 10 Gigahertz in 65NM Technology","year":2023,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Electronic engineering; Least significant bit; Computer science; Current-mode logic; Clock rate; Logic gate; Settling time; Engineering","score_opus":0.012594791765610418,"score_gpt":0.2936607721896944,"score_spread":0.281065980424084,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389206828","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5910328,0.0032017285,0.3251409,0.00071433134,0.00024496362,0.00030848992,0.0011711251,0.0054164696,0.07276916],"genre_scores_gemma":[0.86556494,0.0009795435,0.10078891,0.00018294236,0.000024605624,0.00006418886,0.00064819027,0.00008431499,0.03166247],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998416,0.000014243927,0.000009115104,0.000029910714,0.00007460132,0.00003057894],"domain_scores_gemma":[0.9999434,0.000011220206,0.000013336759,0.000008451045,0.000018871788,0.000004758752],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015207479,0.00017674513,0.0001556733,0.0002129651,0.00021976096,0.00048055896,0.00031005545,0.00025030892,0.003554302],"category_scores_gemma":[0.00019086122,0.00012492109,0.00013868268,0.00025674806,0.000103883234,0.000335252,0.00014282067,0.00025553358,0.0008223461],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004199704,0.0001144019,0.0021681723,0.00048759277,0.000052892217,0.0005184968,0.00043956944,0.020729952,0.78750664,0.020977775,0.0048318547,0.16175276],"study_design_scores_gemma":[0.000089711466,0.0011892508,0.0034345186,0.00009289384,0.00012104207,0.0008476512,0.00012295267,0.06483641,0.7895703,0.0024320227,0.137229,0.000034317825],"about_ca_topic_score_codex":0.0015207842,"about_ca_topic_score_gemma":0.003277687,"teacher_disagreement_score":0.003554302,"about_ca_system_score_codex":0.00049234,"about_ca_system_score_gemma":0.00060471776,"threshold_uncertainty_score":0.011890352},"labels":[],"label_agreement":null},{"id":"W4389667628","doi":"10.1109/nssmicrtsd49126.2023.10338291","title":"Novel Cascaded Ring Oscillator Vernier based TDC Architecture with a Feedthrough Reference Oscillator","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Vernier scale; Time-to-digital converter; Dynamic range; Feedthrough; Jitter; Ring oscillator; Differential nonlinearity; Computer science; Electronic engineering; CMOS; Physics; Engineering; Optics; Electrical engineering","score_opus":0.024483396233106205,"score_gpt":0.2351062057957789,"score_spread":0.2106228095626727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389667628","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4733945,0.0026930026,0.498313,0.0005219397,0.0006359843,0.00045802465,0.00058366515,0.0073319557,0.01606788],"genre_scores_gemma":[0.8798728,0.00029400445,0.11215745,0.00016170405,0.000115748444,0.00007806041,0.00028789337,0.00009054147,0.0069417916],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992206,0.000073568495,0.000037702757,0.00024260514,0.00033417338,0.00009134816],"domain_scores_gemma":[0.9993104,0.000107894884,0.00012710385,0.00011241741,0.00027675883,0.00006547601],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041108087,0.0005459093,0.00055135234,0.0007290457,0.00037809668,0.0007755458,0.0021358735,0.00079428597,0.002881499],"category_scores_gemma":[0.0006142249,0.00035226948,0.0003927643,0.0005701361,0.00034785847,0.0008239637,0.00042340902,0.0005249675,0.0006748771],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00070192944,0.00015110626,0.0022153337,0.0002330333,0.00007673827,0.0006604197,0.00021333576,0.010494968,0.89590895,0.00404353,0.002267499,0.083033174],"study_design_scores_gemma":[0.0001529543,0.0017140371,0.004511754,0.000038562637,0.000164081,0.0022014633,0.000043717995,0.25736168,0.70709616,0.0007391715,0.025800865,0.00017547037],"about_ca_topic_score_codex":0.0026657954,"about_ca_topic_score_gemma":0.005043557,"teacher_disagreement_score":0.002881499,"about_ca_system_score_codex":0.001017997,"about_ca_system_score_gemma":0.00058213854,"threshold_uncertainty_score":0.009639561},"labels":[],"label_agreement":null},{"id":"W4391183519","doi":"10.1109/isocc59558.2023.10396470","title":"Behavior Simulation of CDR for SSC System With a Compact Quarter-Rate Linear Phase Detector","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Detector; Quarter (Canadian coin); Phase (matter); Computer science; Phase detector; Physics; Control theory (sociology); Optics; Artificial intelligence; Voltage","score_opus":0.03355810701929954,"score_gpt":0.3168255375586709,"score_spread":0.2832674305393713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4391183519","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7595373,0.0006082782,0.21754993,0.0004502418,0.0001031416,0.00008729613,0.0002680983,0.0019778085,0.019417996],"genre_scores_gemma":[0.9949215,0.000058170775,0.0036831037,0.000021513215,0.0000045456886,0.000013787101,0.000033513057,0.000020741349,0.0012431898],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996213,0.00006839341,0.000012773886,0.000059587608,0.0001747355,0.00006322474],"domain_scores_gemma":[0.99943453,0.0002029476,0.000066293534,0.00005509703,0.00022494738,0.000016240445],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036265695,0.00031334747,0.0002796761,0.00038483174,0.00029393952,0.0004195637,0.00043766177,0.0006158213,0.0020371072],"category_scores_gemma":[0.0010138559,0.00012513713,0.0003559727,0.0002445418,0.0002665239,0.00045024045,0.0001971948,0.00037630144,0.000290266],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004923221,0.0000742474,0.007174593,0.00021600747,0.00006278232,0.0005002985,0.0004858004,0.90296346,0.058625534,0.005818064,0.0011433384,0.022443485],"study_design_scores_gemma":[0.000011354769,0.000057097684,0.00050858635,0.0000048318607,0.000009152092,0.000041170737,0.000020315692,0.99258924,0.0061720926,0.00016235505,0.00041765018,0.0000060506527],"about_ca_topic_score_codex":0.004831748,"about_ca_topic_score_gemma":0.0034115093,"teacher_disagreement_score":0.004831748,"about_ca_system_score_codex":0.00075790624,"about_ca_system_score_gemma":0.0003517453,"threshold_uncertainty_score":0.009607255},"labels":[],"label_agreement":null},{"id":"W4391410273","doi":"10.1109/mwscas57524.2023.10405927","title":"A Cyclic Vernier Digital-to-Time Converter for Time-Mode Successive Approximation TDC","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"","keywords":"Vernier scale; Converters; Dynamic range; Time-to-digital converter; Integral nonlinearity; Least significant bit; Differential nonlinearity; Successive approximation ADC; Computer science; Wide dynamic range; Electronic engineering; Calibration; Range (aeronautics); Voltage; Physics; Electrical engineering; Materials science; Engineering; Optics; Capacitor","score_opus":0.008911150256715808,"score_gpt":0.25122343023277954,"score_spread":0.24231227997606375,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4391410273","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10608683,0.0029020472,0.85000265,0.00047697214,0.0006450279,0.0002470587,0.00032910684,0.004511385,0.034798887],"genre_scores_gemma":[0.7207903,0.0006967804,0.2692104,0.00037557897,0.00016611305,0.0000898514,0.00026410606,0.0001586373,0.00824824],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99963605,0.000050169256,0.000023043625,0.00006715258,0.0001925436,0.00003101657],"domain_scores_gemma":[0.99963784,0.0001090832,0.000041402764,0.000075400356,0.00011410299,0.000022208947],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032666026,0.00028972907,0.00021303781,0.0005392868,0.00026985942,0.0005899382,0.0006890108,0.00043888067,0.004614883],"category_scores_gemma":[0.0008780938,0.00013231825,0.0001976641,0.00047526543,0.00023336579,0.0005395385,0.00021692822,0.0004786877,0.00077298924],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038771273,0.000080993326,0.0012871653,0.00032823905,0.000045089033,0.00039938345,0.00018578955,0.011052416,0.5394584,0.031130845,0.0043675504,0.4112764],"study_design_scores_gemma":[0.00008026349,0.0011801671,0.0017328451,0.00008935988,0.000107650114,0.0037052243,0.000058578495,0.30819547,0.56727093,0.0034870522,0.113972455,0.000119960976],"about_ca_topic_score_codex":0.0006188228,"about_ca_topic_score_gemma":0.0012667376,"teacher_disagreement_score":0.004614883,"about_ca_system_score_codex":0.0004350525,"about_ca_system_score_gemma":0.00043294442,"threshold_uncertainty_score":0.015438318},"labels":[],"label_agreement":null},{"id":"W4391859394","doi":"10.53297/0002306x-2023.v76.3-325","title":"THE DATA TO CLOCK ALIGNMENT METHOD IN QUARTER-RATE HIGH SPEED TRANSMITTERS","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Quarter (Canadian coin); Computer science; Telecommunications; History; Archaeology","score_opus":0.04576344323987846,"score_gpt":0.31233811750450435,"score_spread":0.2665746742646259,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4391859394","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08676647,0.0015018029,0.8973079,0.0003292969,0.00048612634,0.00011006275,0.00009610021,0.0012427359,0.012159617],"genre_scores_gemma":[0.44124994,0.0009631987,0.54316497,0.00017735976,0.0001511532,0.00009649976,0.000112866896,0.00019423325,0.013889795],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996979,0.000048868234,0.000018143208,0.00006604247,0.0001379854,0.000031029384],"domain_scores_gemma":[0.99961686,0.00008288623,0.00009272836,0.000098168006,0.00008758924,0.00002172686],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034201177,0.00018280272,0.00019593663,0.00043746782,0.00039727957,0.0006029983,0.00044527827,0.0002612334,0.0019197619],"category_scores_gemma":[0.0008653178,0.00024433297,0.00013068691,0.000595059,0.0004119883,0.00082655495,0.0005181849,0.00059249194,0.0007617848],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039896005,0.00012645504,0.001518167,0.0002334364,0.000020108691,0.00029820262,0.00038989098,0.008644515,0.5532701,0.06957238,0.0025793605,0.3629484],"study_design_scores_gemma":[0.000076379896,0.0007524388,0.002041424,0.00006036538,0.00003104112,0.0015305643,0.00016432596,0.10761827,0.79658157,0.01159238,0.079473265,0.000077949815],"about_ca_topic_score_codex":0.00030206432,"about_ca_topic_score_gemma":0.0004401871,"teacher_disagreement_score":0.0019197619,"about_ca_system_score_codex":0.00036571166,"about_ca_system_score_gemma":0.0005165932,"threshold_uncertainty_score":0.0064222813},"labels":[],"label_agreement":null},{"id":"W4399810524","doi":"10.3390/electronics13122385","title":"Correction: Wu et al. Accumulatively Increasing Sensitivity of Ultrawide Instantaneous Bandwidth Digital Receiver with Fine Time and Frequency Resolution for Weak Signal Detection. Electronics 2022, 11, 1018","year":2024,"lang":"en","type":"article","venue":"Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Defence Research and Development Canada","funders":"","keywords":"Bandwidth (computing); SIGNAL (programming language); Sensitivity (control systems); Detection theory; Electronic engineering; Electrical engineering; Physics; Telecommunications; Computer science; Engineering; Detector","score_opus":0.006392309587965086,"score_gpt":0.22401106250373448,"score_spread":0.2176187529157694,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4399810524","genre_codex":"editorial","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00025258155,0.0016132478,0.0008806736,0.034086116,0.9603772,0.000025297797,0.0010151949,0.0004132987,0.0013363826],"genre_scores_gemma":[0.030393539,0.015117869,0.011407206,0.122969866,0.598297,0.00040671264,0.005415833,0.0025104044,0.21348156],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9968555,0.00034174952,0.00055697985,0.00049386686,0.001422275,0.0003295631],"domain_scores_gemma":[0.9743611,0.00472043,0.001541963,0.001645679,0.016660316,0.0010705319],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0028760978,0.0023181238,0.0017610624,0.0036924772,0.00224508,0.0032351126,0.003370796,0.008418051,0.048145562],"category_scores_gemma":[0.05226454,0.0013509382,0.001933639,0.0018792527,0.0022642154,0.0020637382,0.0017204644,0.012427238,0.030366046],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052261235,0.0000066904327,0.00012495447,0.00029736137,0.000023893484,0.00041628498,0.00004357878,0.000041719726,0.00017921312,0.00049266947,0.9886883,0.009633025],"study_design_scores_gemma":[0.0000795438,0.00003844125,0.0017892534,0.0004633766,0.0000764583,0.0021481477,0.00010861798,0.00032599768,0.0011536215,0.0010687376,0.9926927,0.000055010543],"about_ca_topic_score_codex":0.011440014,"about_ca_topic_score_gemma":0.011356777,"teacher_disagreement_score":0.048145562,"about_ca_system_score_codex":0.0024952746,"about_ca_system_score_gemma":0.0042078304,"threshold_uncertainty_score":0.16106296},"labels":[],"label_agreement":null},{"id":"W4400231007","doi":"10.1109/iscas58744.2024.10558435","title":"Gated Ring Oscillator Time Amplifier with Pico-Second Sensitivity and Applications in All-Digital Variable-Gain Time Integrator","year":2024,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Science and Engineering Research Council","keywords":"Integrator; Ring oscillator; Sensitivity (control systems); Amplifier; Ring (chemistry); Computer science; Physics; Electronic engineering; Optoelectronics; Engineering; Telecommunications; Bandwidth (computing); CMOS; Chemistry","score_opus":0.007081036567176751,"score_gpt":0.21409104079196897,"score_spread":0.2070100042247922,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4400231007","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28759405,0.007440765,0.6783273,0.0005607026,0.00041118343,0.00017721407,0.00013852927,0.002262112,0.023088124],"genre_scores_gemma":[0.90765995,0.00090617605,0.08680304,0.00012793024,0.00007483984,0.00003502946,0.000048571386,0.000040474963,0.0043039336],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997832,0.000032642653,0.000010405754,0.000041482064,0.00010262572,0.000029699717],"domain_scores_gemma":[0.99977773,0.0000751379,0.000041597632,0.000032113825,0.000053424486,0.000019985235],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028611117,0.00027852337,0.00020526863,0.0002278136,0.000116946445,0.0006150614,0.0006046284,0.00043318752,0.0012312164],"category_scores_gemma":[0.00047087448,0.00015388927,0.0002113434,0.0002892728,0.0002517118,0.00043175372,0.00025358226,0.0003957398,0.00034704062],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016453398,0.000047247166,0.0009877314,0.000111743146,0.00002356284,0.00029128056,0.00012730302,0.005803896,0.9334212,0.017945576,0.0005061159,0.04056979],"study_design_scores_gemma":[0.000051909014,0.0012896738,0.0022313455,0.000056399065,0.0000836666,0.0026058317,0.00007434418,0.21710879,0.7372977,0.003490836,0.03564547,0.00006393979],"about_ca_topic_score_codex":0.000348378,"about_ca_topic_score_gemma":0.00065657834,"teacher_disagreement_score":0.0012312164,"about_ca_system_score_codex":0.0002730492,"about_ca_system_score_gemma":0.00026042148,"threshold_uncertainty_score":0.00411886},"labels":[],"label_agreement":null},{"id":"W4400233943","doi":"10.1109/iscas58744.2024.10558639","title":"Back-Gate Coupling Technique for Phase Error Correction in PLL-Based Quadrature VCOs","year":2024,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; Quadrature (astronomy); Electronic engineering; Computer science; Coupling (piping); Phase (matter); Control theory (sociology); Phase noise; Physics; Engineering; Artificial intelligence","score_opus":0.018477197338514436,"score_gpt":0.3090559798714314,"score_spread":0.29057878253291697,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4400233943","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13229385,0.001996927,0.85736156,0.0002666541,0.00038210535,0.000098240365,0.000055326593,0.0012428692,0.0063025146],"genre_scores_gemma":[0.842746,0.0008247076,0.15150127,0.0003287974,0.0001264577,0.000048816735,0.000075645476,0.000112638365,0.004235623],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997036,0.000027996854,0.000011017117,0.00004982694,0.00018460822,0.00002303824],"domain_scores_gemma":[0.99979895,0.00005316326,0.000053175023,0.000026615153,0.00006110878,0.000007034741],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015637581,0.00035581816,0.0001967026,0.0003748478,0.0002783288,0.00047607545,0.0006244587,0.00032660915,0.0008305854],"category_scores_gemma":[0.0004962913,0.00017662047,0.00016856738,0.00026881404,0.0002547865,0.00037190804,0.00031466677,0.00039716635,0.00026692337],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011684635,0.00007241088,0.000928202,0.0001669944,0.000040579875,0.00021317112,0.00012497192,0.007487932,0.853169,0.009230002,0.00074333145,0.12770647],"study_design_scores_gemma":[0.000052707383,0.00060386135,0.0013522538,0.000046455316,0.00007054695,0.0008076436,0.00003598097,0.114184156,0.85621107,0.0020738055,0.02452714,0.000034431287],"about_ca_topic_score_codex":0.00052322104,"about_ca_topic_score_gemma":0.0011767128,"teacher_disagreement_score":0.0008305854,"about_ca_system_score_codex":0.0002821309,"about_ca_system_score_gemma":0.00025933745,"threshold_uncertainty_score":0.0027785897},"labels":[],"label_agreement":null},{"id":"W4402265832","doi":"10.1364/cleo_si.2024.sf3d.3","title":"Flexible Data Rate and Power Efficiency Pulse-Position-Modulation Communication with Independent Free-Running Clocks","year":2024,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Pulse-position modulation; Modulation (music); Computer science; Power (physics); Position (finance); Pulse-amplitude modulation; Pulse-width modulation; Pulse (music); Real-time computing; Telecommunications; Physics; Acoustics","score_opus":0.016404471246685596,"score_gpt":0.25872773536627314,"score_spread":0.24232326411958754,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402265832","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9051965,0.00088202546,0.07527301,0.00036626015,0.00012739554,0.00006483524,0.0002776785,0.0008914597,0.01692086],"genre_scores_gemma":[0.9778357,0.00033962535,0.019042278,0.000048547186,0.00003837459,0.000040436047,0.00011203906,0.000060916205,0.0024820818],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994917,0.00006037344,0.000029208948,0.000100684076,0.00024045477,0.00007763238],"domain_scores_gemma":[0.9993649,0.00020239578,0.00015421235,0.00013276198,0.000108735534,0.000036992365],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054642203,0.0005298841,0.00044642537,0.00039681513,0.00031870036,0.00082761963,0.0009002909,0.00040078984,0.0015354771],"category_scores_gemma":[0.0010480598,0.00030883614,0.00013930014,0.00075460086,0.00066004,0.0011288373,0.00095393293,0.00081420917,0.0005465395],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002700313,0.00007704321,0.00072831934,0.000102366896,0.00001172912,0.00012483945,0.00013008737,0.0011416841,0.9616518,0.009013039,0.00058668514,0.026162252],"study_design_scores_gemma":[0.000038464477,0.00018099698,0.0008488038,0.000013250188,0.000011824115,0.00018780169,0.000023606668,0.01198197,0.98180735,0.0008458119,0.004030139,0.000029891356],"about_ca_topic_score_codex":0.00014292067,"about_ca_topic_score_gemma":0.00025249275,"teacher_disagreement_score":0.0015354771,"about_ca_system_score_codex":0.00031814328,"about_ca_system_score_gemma":0.00027827654,"threshold_uncertainty_score":0.0051366687},"labels":[],"label_agreement":null},{"id":"W4402474264","doi":"10.1109/ccece59415.2024.10667180","title":"An All Digital PLL in 22-nm FD SOI for Hardware Accelerated Embedded Systems","year":2024,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems; Qualcomm","keywords":"Phase-locked loop; Computer science; Silicon on insulator; Computer hardware; Embedded system; Electronic engineering; Materials science; Optoelectronics; Engineering; Silicon; Jitter; Telecommunications","score_opus":0.03388604372072383,"score_gpt":0.29912327066221434,"score_spread":0.2652372269414905,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402474264","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16748181,0.0042767636,0.7578556,0.0010409165,0.0009077503,0.00030045796,0.00076673436,0.008936885,0.05843308],"genre_scores_gemma":[0.745109,0.0010107377,0.23466435,0.00043467266,0.00016988991,0.00012757775,0.00029232248,0.00021162548,0.01797971],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99985754,0.000017761591,0.000008750598,0.000035105793,0.00006258946,0.000018267021],"domain_scores_gemma":[0.99992645,0.000014843666,0.000014373275,0.000012355315,0.000023818333,0.0000081145445],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001338797,0.0002791827,0.00018962898,0.00017153473,0.00024141847,0.0004978091,0.0003714005,0.00021903694,0.002635968],"category_scores_gemma":[0.00021756455,0.00011661849,0.00010994909,0.00022248933,0.00019462858,0.00047643523,0.00021946235,0.00030401128,0.00059616484],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025466664,0.00007114868,0.0011081009,0.00038731075,0.000035838086,0.00032248095,0.00016099348,0.007496817,0.80224276,0.025277002,0.007814039,0.15482889],"study_design_scores_gemma":[0.00019065023,0.0018951211,0.0034585553,0.00012391989,0.00011005089,0.0013774944,0.000094354495,0.1317857,0.5939695,0.0056167557,0.26129192,0.000085881096],"about_ca_topic_score_codex":0.00050414226,"about_ca_topic_score_gemma":0.0013563405,"teacher_disagreement_score":0.002635968,"about_ca_system_score_codex":0.00036893523,"about_ca_system_score_gemma":0.00036969606,"threshold_uncertainty_score":0.00881815},"labels":[],"label_agreement":null},{"id":"W4402951851","doi":"10.22331/q-2025-12-11-1937","title":"Phase error rate estimation in QKD with imperfect detectors","year":2025,"lang":"en","type":"preprint","venue":"Quantum","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"University of Waterloo; Natural Sciences and Engineering Research Council of Canada; Government of Canada; Innovation, Science and Economic Development Canada","keywords":"Basis (linear algebra); Decoy; Estimation; Computer science; Phase (matter); Statistics; Algorithm; Mathematics; Engineering; Physics; Chemistry","score_opus":0.018709533096702778,"score_gpt":0.30258095715030336,"score_spread":0.2838714240536006,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402951851","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.072651945,0.00076094613,0.91826814,0.0006984901,0.000057480243,0.000057649926,0.00017680509,0.00033645527,0.00699205],"genre_scores_gemma":[0.9235488,0.0005215627,0.074123904,0.000106816435,0.000058931673,0.00012407407,0.00009432885,0.000078249854,0.0013434305],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99307454,0.0023596538,0.00030369704,0.0009776321,0.0027273265,0.00055717665],"domain_scores_gemma":[0.97676474,0.016979087,0.002268059,0.0029048542,0.0008350412,0.00024828356],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.005594398,0.0010044383,0.001488347,0.00090175983,0.00078649586,0.0026625204,0.0017942965,0.0015497856,0.0017204997],"category_scores_gemma":[0.029229792,0.00093548786,0.00061995856,0.00092213484,0.0047071883,0.0053218794,0.0048494716,0.002845061,0.00047734444],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045547518,0.00006607943,0.0016582742,0.00032880536,0.00007434563,0.00029984242,0.00024809048,0.4066886,0.02049211,0.5521665,0.0006284706,0.016893486],"study_design_scores_gemma":[0.000057442587,0.000084206666,0.00040639707,0.000069309004,0.000022688722,0.00010429579,0.000029894754,0.81880754,0.018772509,0.160612,0.00096855965,0.0000651831],"about_ca_topic_score_codex":0.0008850456,"about_ca_topic_score_gemma":0.0003719674,"teacher_disagreement_score":0.005594398,"about_ca_system_score_codex":0.002652743,"about_ca_system_score_gemma":0.0018068969,"threshold_uncertainty_score":0.029586375},"labels":[],"label_agreement":null},{"id":"W4403277301","doi":"10.1109/access.2024.3477295","title":"High-Performance Time-to-Digital Conversion on a 16-nm Ultrascale+ FPGA","year":2024,"lang":"en","type":"article","venue":"IEEE Access","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Ontario Ministry of Research, Innovation and Science; Institut de Ciències Fotòniques","keywords":"Field-programmable gate array; Computer science; Embedded system","score_opus":0.010564692816701665,"score_gpt":0.24283088552308985,"score_spread":0.23226619270638818,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4403277301","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8565606,0.0005877632,0.11313116,0.00024614195,0.00016563182,0.00018418733,0.0005020415,0.0046979077,0.023924533],"genre_scores_gemma":[0.8976732,0.00019231782,0.096139684,0.00005338757,0.00001455311,0.00009697333,0.0003088414,0.00010337554,0.0054176017],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9998764,0.000013947134,0.000008008309,0.000020937807,0.000055120232,0.000025618869],"domain_scores_gemma":[0.9998461,0.000034647925,0.000028187187,0.000030222014,0.00004495566,0.000015989861],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019557547,0.00028188192,0.00019688912,0.00015956709,0.000115777395,0.00031674086,0.0004015279,0.00011994291,0.004353562],"category_scores_gemma":[0.00034629225,0.000102870756,0.000086873784,0.000181402,0.000117705305,0.00037233622,0.00017029389,0.0002827176,0.00062649325],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008184832,0.00023279246,0.0038884017,0.0004160809,0.000057115638,0.00059019093,0.00017186382,0.06545539,0.7532683,0.013027818,0.008630947,0.15344265],"study_design_scores_gemma":[0.0002838307,0.0017894544,0.004928524,0.000058349407,0.000052900985,0.00045146045,0.000081729406,0.40821084,0.5219401,0.0019084499,0.060239512,0.000054888795],"about_ca_topic_score_codex":0.0012766783,"about_ca_topic_score_gemma":0.0018226304,"teacher_disagreement_score":0.004353562,"about_ca_system_score_codex":0.00044497827,"about_ca_system_score_gemma":0.00040564066,"threshold_uncertainty_score":0.014564097},"labels":[],"label_agreement":null},{"id":"W4404482674","doi":"10.1109/norcas64408.2024.10752455","title":"A Clock Duty Cycle Correction Circuitry for Ultra-Wide Frequency Range using Nested Loops","year":2024,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Duty cycle; Computer science; Range (aeronautics); Electronic engineering; Electrical engineering; Voltage; Materials science; Engineering","score_opus":0.019306150480742364,"score_gpt":0.25991413436629857,"score_spread":0.2406079838855562,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404482674","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17994468,0.0009238651,0.8064958,0.00042438685,0.00040098923,0.00015057826,0.000114598704,0.0035042414,0.008040903],"genre_scores_gemma":[0.84660894,0.00024273971,0.14777242,0.000315986,0.00010917777,0.000050017225,0.00007666876,0.0000718916,0.0047521302],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99956423,0.000029793964,0.00003025438,0.0001347361,0.00020821144,0.00003281067],"domain_scores_gemma":[0.99926955,0.000106700645,0.00015195506,0.00012499648,0.00031929507,0.000027543954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022255913,0.00029076566,0.00018928683,0.00037388204,0.0003655536,0.00052950246,0.001008138,0.0004813213,0.0014085223],"category_scores_gemma":[0.0010191809,0.00014637403,0.000180474,0.0003647352,0.00027467718,0.00075057714,0.00033867772,0.00041880982,0.0003304607],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027059624,0.0001182489,0.0018951356,0.00018069915,0.000031177424,0.0002610339,0.0002730764,0.00788365,0.78546023,0.009172215,0.0016459422,0.19280791],"study_design_scores_gemma":[0.00007577702,0.0008858492,0.0013991658,0.00005950542,0.00007587551,0.0012921091,0.000043279553,0.17406578,0.78828424,0.0022191126,0.03153332,0.0000660285],"about_ca_topic_score_codex":0.0008315955,"about_ca_topic_score_gemma":0.0013065726,"teacher_disagreement_score":0.0014085223,"about_ca_system_score_codex":0.00043217023,"about_ca_system_score_gemma":0.0005758069,"threshold_uncertainty_score":0.0047119856},"labels":[],"label_agreement":null},{"id":"W4404989266","doi":"10.1017/9781108779791.015","title":"Phase-Locked Loops and Injection-Locked Oscillators","year":2024,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Injection locking; Phase-locked loop; Phase locking; Phase (matter); Physics; Optics; Quantum mechanics","score_opus":0.01461278075686913,"score_gpt":0.20382681215037904,"score_spread":0.1892140313935099,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404989266","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002207183,0.14169432,0.061001323,0.0020685622,0.0044929376,0.00012288931,0.0002333146,0.0008712956,0.78730816],"genre_scores_gemma":[0.020292325,0.09297535,0.033331137,0.0025441605,0.0022627672,0.0001613262,0.00036226911,0.00049522554,0.8475754],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996039,0.000041623138,0.0000144021815,0.000083360144,0.0002232883,0.00003336287],"domain_scores_gemma":[0.9998369,0.000075026706,0.000011200443,0.000017392793,0.000046340323,0.000013063847],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021638081,0.0008644402,0.00046226967,0.00095182535,0.00064857624,0.0024018532,0.0007053588,0.0011302496,0.036137354],"category_scores_gemma":[0.0006522093,0.00031358414,0.00029013376,0.001378958,0.0009427318,0.002790027,0.00081742945,0.0015545957,0.020404184],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004067934,0.000065279244,0.00009879779,0.00084972807,0.00001048106,0.00020858126,0.0007809052,0.0016274949,0.007634476,0.41863155,0.11912204,0.45092997],"study_design_scores_gemma":[0.0000027750768,0.000017728786,0.000045918496,0.00014433931,0.0000026089604,0.00019545431,0.000049370967,0.0002853161,0.0007169499,0.027214244,0.9713191,0.0000062654444],"about_ca_topic_score_codex":0.0004340484,"about_ca_topic_score_gemma":0.0006393236,"teacher_disagreement_score":0.036137354,"about_ca_system_score_codex":0.0006340354,"about_ca_system_score_gemma":0.00054267765,"threshold_uncertainty_score":0.12089145},"labels":[],"label_agreement":null},{"id":"W4405374849","doi":"10.3390/s24247963","title":"A 6.7 μW Low-Noise, Compact PLL with an Input MEMS-Based Reference Oscillator Featuring a High-Resolution Dead/Blind Zone-Free PFD","year":2024,"lang":"en","type":"article","venue":"Sensors","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Phase noise; dBc; CMOS; Phase frequency detector; Linearity; Voltage-controlled oscillator; Electronic engineering; Digitally controlled oscillator; Frequency synthesizer; Materials science; Electrical engineering; Voltage; Engineering; Capacitor; Variable-frequency oscillator; Charge pump","score_opus":0.018451072675265846,"score_gpt":0.24799838198302157,"score_spread":0.22954730930775571,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405374849","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31460235,0.003517662,0.6580887,0.0008573848,0.0008719953,0.00038905194,0.0008036565,0.008301457,0.0125677],"genre_scores_gemma":[0.69229954,0.0008279002,0.29118606,0.0005790916,0.00035669282,0.00016870955,0.0006072857,0.000281028,0.013693751],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993604,0.000045396853,0.000036064597,0.00018905096,0.00032525536,0.000043798016],"domain_scores_gemma":[0.99978846,0.000042407,0.000047063986,0.000029585099,0.00006766215,0.000024726112],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039899393,0.00045255394,0.00065822084,0.00046894074,0.00025142232,0.00055824366,0.001310091,0.00061452,0.002218921],"category_scores_gemma":[0.0005454877,0.00028189184,0.00026158284,0.00047377686,0.00019943151,0.00080298097,0.0004081077,0.00045975926,0.0008469163],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017757753,0.000063186024,0.0007271491,0.00021806319,0.000022860355,0.00021262979,0.00007189823,0.00076644646,0.93223715,0.0010315188,0.0012967552,0.063174695],"study_design_scores_gemma":[0.00013679413,0.0012013634,0.0028317454,0.000027209782,0.00008177377,0.0024291733,0.000026163349,0.024584208,0.9398812,0.00020826019,0.02852679,0.00006528595],"about_ca_topic_score_codex":0.00035094042,"about_ca_topic_score_gemma":0.0005576701,"teacher_disagreement_score":0.002218921,"about_ca_system_score_codex":0.00033146786,"about_ca_system_score_gemma":0.00033837903,"threshold_uncertainty_score":0.0074230433},"labels":[],"label_agreement":null},{"id":"W4411551353","doi":"10.1109/tcsii.2025.3582500","title":"A Mutually Coupled High Speed Multi-Phase Clock Distribution Scheme for Improved Signal Integrity","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Scheme (mathematics); SIGNAL (programming language); Phase (matter); Computer science; Signal integrity; Clock signal; Electronic engineering; Physics; Telecommunications; Mathematics; Engineering","score_opus":0.023781748093654662,"score_gpt":0.28058629512772204,"score_spread":0.25680454703406735,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411551353","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20282447,0.0006583366,0.7871201,0.00038601996,0.0001675085,0.00018146636,0.000091686736,0.0015268107,0.007043577],"genre_scores_gemma":[0.7837662,0.00024892195,0.21191618,0.0002544772,0.00006784107,0.00007527383,0.00007022593,0.000094418945,0.0035064726],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994462,0.000079847705,0.00004640729,0.00015978506,0.0002165856,0.00005112534],"domain_scores_gemma":[0.9991209,0.000089229725,0.00024824668,0.00022294428,0.0002718724,0.000046782672],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004162593,0.00038785694,0.00032244663,0.00050898595,0.0004751076,0.0005783739,0.0012303817,0.0005225985,0.0012409816],"category_scores_gemma":[0.00086955057,0.00030647643,0.00022277929,0.00063912687,0.00038307332,0.0010293557,0.000784682,0.0005457878,0.0004305138],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024448585,0.00015537014,0.0011387668,0.00015183252,0.000043732478,0.00011149644,0.00020252958,0.009145738,0.84722596,0.012483985,0.0011517035,0.12794432],"study_design_scores_gemma":[0.00012467627,0.00087198237,0.0011175423,0.000030601055,0.00007923273,0.00070033525,0.00003623863,0.18187445,0.797563,0.0026702045,0.014875142,0.000056711764],"about_ca_topic_score_codex":0.00038830054,"about_ca_topic_score_gemma":0.00088941155,"teacher_disagreement_score":0.0012409816,"about_ca_system_score_codex":0.00062607514,"about_ca_system_score_gemma":0.00051603466,"threshold_uncertainty_score":0.00454247},"labels":[],"label_agreement":null},{"id":"W4411726616","doi":"10.1109/iscas56072.2025.11043282","title":"Analog Test Bus Structure for Wide-Bandwidth High-Frequency Measurements","year":2025,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Bandwidth (computing); Computer science; Electronic engineering; Telecommunications; Engineering","score_opus":0.013250579772397244,"score_gpt":0.24054380669814618,"score_spread":0.22729322692574894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411726616","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047994655,0.00035558562,0.9330696,0.00027759722,0.00038892578,0.00028263722,0.00045338852,0.007119591,0.010058106],"genre_scores_gemma":[0.826249,0.00020023437,0.1652553,0.0003411815,0.00015990756,0.00040069543,0.0007847492,0.00038664558,0.006222352],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988042,0.00034440326,0.00007699258,0.0001390752,0.00055394444,0.00008135496],"domain_scores_gemma":[0.9974638,0.00049697224,0.00031082294,0.0005105311,0.0011363708,0.000081407816],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00082646194,0.00075877627,0.0003321461,0.0009671721,0.00032483359,0.0009894539,0.0014579286,0.00074197736,0.009589034],"category_scores_gemma":[0.0030077787,0.00019669437,0.00016861127,0.0007785848,0.00038808514,0.0014321357,0.00061078847,0.0009028762,0.0023796842],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009637041,0.00040553688,0.0053839367,0.0007660955,0.00010403464,0.0007823595,0.00044156588,0.034595106,0.5906572,0.065988496,0.015580764,0.2843311],"study_design_scores_gemma":[0.00024124402,0.002702167,0.0040241443,0.00013762066,0.00009839611,0.00223707,0.00014057422,0.2740346,0.5878091,0.011775512,0.11666086,0.00013873694],"about_ca_topic_score_codex":0.00045385756,"about_ca_topic_score_gemma":0.0005562185,"teacher_disagreement_score":0.009589034,"about_ca_system_score_codex":0.0005483185,"about_ca_system_score_gemma":0.0005656381,"threshold_uncertainty_score":0.032078564},"labels":[],"label_agreement":null},{"id":"W4412836958","doi":"10.1109/ojcas.2025.3586748","title":"Sub-Threshold All-Digital DLL for Clock Generation of SAR ADC","year":2025,"lang":"en","type":"article","venue":"IEEE Open Journal of Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Successive approximation ADC; Computer science; Electrical engineering; Engineering; Capacitor","score_opus":0.06366100198707556,"score_gpt":0.29718583515651653,"score_spread":0.23352483316944098,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4412836958","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12844202,0.0016969057,0.85427046,0.00035119598,0.00012786197,0.0001308033,0.00024697641,0.0033906882,0.011343116],"genre_scores_gemma":[0.8991731,0.00031955,0.09717338,0.00015274092,0.00004133417,0.000043773816,0.00012967316,0.0000842963,0.0028820892],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99982315,0.000029239707,0.0000123275,0.00003791022,0.000080437465,0.000016970742],"domain_scores_gemma":[0.9998517,0.00004461368,0.000028924034,0.000025840938,0.00004038086,0.000008462867],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014837341,0.00023092047,0.00013603114,0.0003048059,0.00018811032,0.0004196865,0.00059674075,0.0002464487,0.0020500645],"category_scores_gemma":[0.00043745947,0.000109963985,0.00014017985,0.00019623409,0.00013979328,0.00043273912,0.0002131642,0.00024665883,0.0005069335],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045710025,0.00009614834,0.002110967,0.0004667162,0.00004253179,0.00033519496,0.0003066813,0.025517996,0.6266537,0.014136949,0.0025620577,0.32731402],"study_design_scores_gemma":[0.00009671952,0.0007192158,0.0010566964,0.00004856851,0.000060722443,0.00077106344,0.000068506095,0.47927704,0.4764781,0.003047263,0.038341004,0.000035031226],"about_ca_topic_score_codex":0.00038913375,"about_ca_topic_score_gemma":0.00103151,"teacher_disagreement_score":0.0020500645,"about_ca_system_score_codex":0.00048974133,"about_ca_system_score_gemma":0.00026581078,"threshold_uncertainty_score":0.00685817},"labels":[],"label_agreement":null},{"id":"W4413178542","doi":"10.1109/isscs66034.2025.11105602","title":"Linearity Improvement in Vernier Delay Chain Based Time Difference Amplifiers for Fluorescence Spectroscopy","year":2025,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Vernier scale; Linearity; Fluorescence; Materials science; Time-resolved spectroscopy; Amplifier; Spectroscopy; Optoelectronics; Computer science; Electronic engineering; Optics; Physics; CMOS; Engineering","score_opus":0.007589140643162608,"score_gpt":0.2460135864794815,"score_spread":0.2384244458363189,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413178542","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41864696,0.0062285876,0.5450019,0.0013243961,0.0006608287,0.00012689545,0.00030163975,0.0037713496,0.02393747],"genre_scores_gemma":[0.792863,0.0023741852,0.18929942,0.0005023503,0.0002065989,0.000062225045,0.00030292908,0.00024148308,0.014147787],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993032,0.000071382914,0.000027720971,0.00020537968,0.00031754604,0.00007462823],"domain_scores_gemma":[0.9993018,0.00027829947,0.00010211132,0.0000768917,0.00020663893,0.000034175522],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005120526,0.0003889055,0.0002541174,0.00040772,0.0003351373,0.0011708351,0.0011188873,0.0007452122,0.0032662244],"category_scores_gemma":[0.001198931,0.00031572726,0.00028978792,0.00060389435,0.0003414249,0.0014116928,0.0005297324,0.0008758315,0.0015070497],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000117691205,0.00004189959,0.0003495026,0.00007038032,0.0000089840405,0.00008671942,0.00009163817,0.0012164783,0.96017957,0.0036367502,0.00045241247,0.033747982],"study_design_scores_gemma":[0.000012988755,0.00028607954,0.0007890262,0.000014416619,0.0000150275255,0.00037085652,0.000036134592,0.040161613,0.94266915,0.0009422623,0.014662129,0.000040215822],"about_ca_topic_score_codex":0.0009597072,"about_ca_topic_score_gemma":0.0020334357,"teacher_disagreement_score":0.0032662244,"about_ca_system_score_codex":0.0009651957,"about_ca_system_score_gemma":0.00041721217,"threshold_uncertainty_score":0.010926604},"labels":[],"label_agreement":null},{"id":"W4415178824","doi":"10.1109/jmw.2025.3614209","title":"Temperature-Compensated Multi-Level CMOS Modulators Operating From 10 K to 300 K for Cryogenic Interconnects","year":2025,"lang":"en","type":"article","venue":"IEEE Journal of Microwaves","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"Defense Advanced Research Projects Agency","keywords":"CMOS; Transceiver; Modulation (music); Chip; Gigabit; Interconnection; Optical fiber; Transmitter; Amplitude modulation","score_opus":0.028430758290837747,"score_gpt":0.2825399008347819,"score_spread":0.2541091425439442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415178824","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95621353,0.0016474329,0.035945896,0.00034822698,0.000082271625,0.00004241318,0.00009001659,0.000493278,0.0051369853],"genre_scores_gemma":[0.9849931,0.0003280064,0.012592347,0.00005305546,0.000016697604,0.000022045671,0.000039386738,0.000025301244,0.0019300156],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99991775,0.000007942681,0.0000045832876,0.000018547309,0.00003270875,0.000018623898],"domain_scores_gemma":[0.99991095,0.000014800677,0.00003155981,0.000009665526,0.000025041074,0.000007954815],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000099989025,0.00018250402,0.00019898817,0.00010433136,0.00020553987,0.00024851615,0.00032631503,0.00018189495,0.0009824838],"category_scores_gemma":[0.00018079489,0.00009405796,0.00008445819,0.000118336204,0.00015310636,0.0003884518,0.0001747335,0.00022375405,0.00030293845],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000079262114,0.000018114637,0.0006340603,0.000050779592,0.00000523367,0.0000642819,0.00009177369,0.00088949694,0.9876644,0.00096282124,0.00020478875,0.009335042],"study_design_scores_gemma":[0.000020471844,0.0003494566,0.0013363109,0.000016550073,0.000020943413,0.00015291064,0.000048256912,0.015669208,0.97191113,0.00015953046,0.010298927,0.000016202517],"about_ca_topic_score_codex":0.00057741965,"about_ca_topic_score_gemma":0.0018969354,"teacher_disagreement_score":0.0009824838,"about_ca_system_score_codex":0.00034977656,"about_ca_system_score_gemma":0.00029791385,"threshold_uncertainty_score":0.003286779},"labels":[],"label_agreement":null},{"id":"W4416965780","doi":"10.1109/access.2025.3639098","title":"A 8.9 to 10-GHz −97.86-dBc Reference Spur Pulser-Free Continuous Charge Pump Sub-Sampling PLL With Fine-Tunable Dead-Zone Generator in 65-nm CMOS Process","year":2025,"lang":"en","type":"article","venue":"IEEE Access","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nexen (Canada)","funders":"Kwangwoon University","keywords":"Spur; Phase-locked loop; Jitter; Charge pump; CMOS; Generator (circuit theory); Electrical impedance; Phase frequency detector; Voltage","score_opus":0.030381572397682605,"score_gpt":0.2957172110035921,"score_spread":0.2653356386059095,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416965780","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37653986,0.0019923553,0.586738,0.00061324687,0.0004002256,0.00045216587,0.00080673426,0.010899105,0.021558272],"genre_scores_gemma":[0.8627509,0.00045502526,0.12612614,0.0002774662,0.00009757487,0.00012589396,0.0004251523,0.00021556459,0.00952633],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99961394,0.000027400518,0.00001930907,0.000109988134,0.00018495572,0.00004448739],"domain_scores_gemma":[0.9997211,0.000050990868,0.00007472797,0.000032643802,0.00009116741,0.000029332516],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027616555,0.00028337122,0.00037530763,0.0003965716,0.0002234251,0.00052512944,0.00087958615,0.00033373886,0.00269578],"category_scores_gemma":[0.00037121182,0.00019020337,0.00015385875,0.00037419316,0.00017816968,0.0003968361,0.00023729452,0.00041288824,0.0008886306],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028518282,0.000088793524,0.0012703018,0.00022000347,0.000025419618,0.0002902941,0.0001479262,0.001432606,0.9090382,0.0025207289,0.0022338578,0.082446665],"study_design_scores_gemma":[0.00027254524,0.0015229917,0.0045701405,0.000043153523,0.000097689495,0.0018609151,0.000051131556,0.036618076,0.9086268,0.00042208727,0.045857206,0.000057349498],"about_ca_topic_score_codex":0.0010171323,"about_ca_topic_score_gemma":0.0018115083,"teacher_disagreement_score":0.00269578,"about_ca_system_score_codex":0.0005669757,"about_ca_system_score_gemma":0.0008326053,"threshold_uncertainty_score":0.009018242},"labels":[],"label_agreement":null},{"id":"W4417404009","doi":"10.1109/impact67645.2025.11281706","title":"Advanced Flat Cable Innovations for Scalable and Flexible System Architectures","year":2025,"lang":"","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"MD Precision (Canada)","funders":"","keywords":"Flexibility (engineering); Scalability; PCI Express; Interconnection; Cable harness; SIGNAL (programming language); Channel (broadcasting); Equalization (audio)","score_opus":0.010511671329491004,"score_gpt":0.2642840596441624,"score_spread":0.2537723883146714,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4417404009","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6886101,0.0016372673,0.28273726,0.0006314853,0.0002657261,0.00021501307,0.00041084125,0.0032916425,0.022200637],"genre_scores_gemma":[0.96471125,0.0004882928,0.029746022,0.0001542498,0.0000622083,0.000058646758,0.00023244559,0.00011802091,0.004428852],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99964106,0.000058217964,0.000014842812,0.000048472146,0.00014522276,0.00009205224],"domain_scores_gemma":[0.99917847,0.0001448302,0.00016308065,0.00011733059,0.00030422938,0.000092074944],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004401021,0.00045441595,0.0001382281,0.00050361635,0.0002820545,0.0007172894,0.00044491165,0.00029976064,0.0037407225],"category_scores_gemma":[0.00100496,0.0001226692,0.00012305006,0.0004535282,0.0003631917,0.0013023224,0.0004664193,0.00040821914,0.00068689603],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00078291475,0.0001770178,0.0061265114,0.00041693117,0.00005196607,0.0006362285,0.00034221352,0.041633673,0.7433185,0.017706517,0.00795341,0.18085416],"study_design_scores_gemma":[0.00014334808,0.004821927,0.019971924,0.00014492306,0.00010734923,0.0013135386,0.0006401053,0.24604687,0.62232167,0.009068042,0.09526416,0.00015619429],"about_ca_topic_score_codex":0.00072208385,"about_ca_topic_score_gemma":0.0018530736,"teacher_disagreement_score":0.0037407225,"about_ca_system_score_codex":0.00059495296,"about_ca_system_score_gemma":0.00040191298,"threshold_uncertainty_score":0.012513995},"labels":[],"label_agreement":null},{"id":"W640367897","doi":"10.3384/diss.diva-110398","title":"Analysis and Design of DLL-Based Frequency Synthesizers for Ultra-Wideband Communication","year":2015,"lang":"en","type":"book","venue":"Linköping University Electronic Press eBooks","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Engineering Link (Canada)","funders":"","keywords":"Electronic engineering; Wideband; Jitter; Sideband; Computer science; Wireless; Frequency synthesizer; Direct digital synthesizer; Phase noise; Phase-locked loop; Frequency offset; Bandwidth (computing); Ultra-wideband; Electrical engineering; Engineering; Channel (broadcasting); Telecommunications; Radio frequency; Orthogonal frequency-division multiplexing","score_opus":0.021228167295118713,"score_gpt":0.2123965838204636,"score_spread":0.1911684165253449,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W640367897","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021256052,0.0077770487,0.8832943,0.0004894143,0.00016534305,0.00016916964,0.00013027688,0.0013952997,0.0853231],"genre_scores_gemma":[0.57861876,0.008833919,0.36331683,0.00030923073,0.00019158979,0.00031885333,0.0003301909,0.0002946072,0.047785897],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99976665,0.000037369977,0.000009776985,0.000033296972,0.00013430638,0.000018563582],"domain_scores_gemma":[0.9998325,0.000057636298,0.000032583677,0.000018046936,0.00005313985,0.0000061150904],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002586606,0.0004895138,0.00032919098,0.00046287972,0.00026258783,0.0010546141,0.0006460881,0.0005175306,0.003741631],"category_scores_gemma":[0.0005156133,0.00032667487,0.00032443338,0.00030245102,0.00029283352,0.00054658117,0.0002585908,0.00039749208,0.0017311827],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000120118275,0.00008411811,0.00077886996,0.00087987666,0.0000839953,0.00033831323,0.00029967361,0.25709,0.26695636,0.111853376,0.0061877104,0.35532767],"study_design_scores_gemma":[0.0000548486,0.00035301896,0.00057047466,0.00019369907,0.0000705463,0.00060308404,0.00008248565,0.80510515,0.0659487,0.016989587,0.10998262,0.000045755965],"about_ca_topic_score_codex":0.0006932274,"about_ca_topic_score_gemma":0.0010864333,"teacher_disagreement_score":0.003741631,"about_ca_system_score_codex":0.00084514153,"about_ca_system_score_gemma":0.00040276043,"threshold_uncertainty_score":0.012516975},"labels":[],"label_agreement":null},{"id":"W6889399416","doi":"10.25549/whit-c170-42485","title":"Intersection of Ramona Street and Valley Boulevard, El Monte, CA, 1934","year":2021,"lang":"en","type":"dataset","venue":"University of Southern California Digital Library","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Intersection (aeronautics); Sign (mathematics); Quarter (Canadian coin); Mount; Envelope (radar)","score_opus":0.004551005735487657,"score_gpt":0.15581593374778327,"score_spread":0.1512649280122956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6889399416","genre_codex":"other","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"dataset","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013269648,0.0039948616,0.00033473916,0.0021151698,0.0013146112,0.000067029985,0.0047931545,0.0003244437,0.9737863],"genre_scores_gemma":[0.060854703,0.0018402379,0.00078230654,0.00032823233,0.00018933942,0.000051468058,0.0036336097,0.00024891092,0.9320712],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996563,0.0000335686,0.0000065375457,0.00007898901,0.000118723874,0.00010589572],"domain_scores_gemma":[0.9998385,0.000009990847,0.000007929865,0.000013898169,0.00007604924,0.000053599004],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00017266654,0.0005582873,0.00027372272,0.0010340741,0.006601961,0.0019343871,0.0008289902,0.00063562,0.33454415],"category_scores_gemma":[0.0004907264,0.00039722183,0.0002677681,0.0014668949,0.0009822526,0.0007746177,0.0019202936,0.0015203202,0.047729757],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010270825,0.000029017088,0.0031460454,0.00007035405,0.000005984886,0.0005498712,0.0011325994,0.00011313327,0.0003554392,0.0033489524,0.9572423,0.033903707],"study_design_scores_gemma":[0.000007341731,0.000010246608,0.014925636,0.00006047555,0.0000035292187,0.00018035545,0.0014727176,0.000026576943,0.000098446035,0.00014864086,0.9830589,0.0000070864717],"about_ca_topic_score_codex":0.3319192,"about_ca_topic_score_gemma":0.7808841,"teacher_disagreement_score":0.33454415,"about_ca_system_score_codex":0.0043343655,"about_ca_system_score_gemma":0.0026946226,"threshold_uncertainty_score":0.949192},"labels":[],"label_agreement":null},{"id":"W6931607648","doi":"10.5281/zenodo.5242546","title":"Antennoseius (Vitzthumia) perseus Beaulieu & Déchêne & Walter 2008, sp. nov.","year":2008,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Agriculture and Agri-Food Canada","funders":"","keywords":"Seta; Shield; Dorsum; Femur; Cuticle (hair)","score_opus":0.03610163850707371,"score_gpt":0.22883332648793253,"score_spread":0.19273168798085882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6931607648","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.67238057,0.027006233,0.020129487,0.000892268,0.0015539066,0.0011300191,0.00706615,0.0014462293,0.26839513],"genre_scores_gemma":[0.94853806,0.005167583,0.012918749,0.00068408664,0.00026101852,0.00019723429,0.0028647394,0.00009313277,0.029275423],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99974126,0.00003595407,0.0000206496,0.000076164295,0.00008424486,0.000041691106],"domain_scores_gemma":[0.9997814,0.000024169545,0.00009508724,0.00003536501,0.000038102768,0.000025756997],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002921957,0.0008879585,0.000326797,0.0015441747,0.0007536469,0.0004443164,0.0006587643,0.00072638993,0.0075376215],"category_scores_gemma":[0.0005273047,0.00028291985,0.00020495137,0.0006522027,0.00044399887,0.0007989267,0.00085676846,0.00054161344,0.0047307797],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005635326,0.00021546334,0.062468488,0.0006175857,0.00019483989,0.0018587383,0.0018822256,0.0014543921,0.04881747,0.0026511722,0.011185055,0.868091],"study_design_scores_gemma":[0.0002074894,0.0005956097,0.6833492,0.00079774164,0.00027837558,0.013474639,0.0016021533,0.0019245753,0.009887015,0.0012833083,0.28653482,0.000065058164],"about_ca_topic_score_codex":0.004624774,"about_ca_topic_score_gemma":0.0072785784,"teacher_disagreement_score":0.0075376215,"about_ca_system_score_codex":0.00028389122,"about_ca_system_score_gemma":0.00025280518,"threshold_uncertainty_score":0.025215924},"labels":[],"label_agreement":null},{"id":"W6958607079","doi":"10.6084/m9.figshare.9992276.v1","title":"Scholarship and Publishing. 10 practical tips for new writers.","year":2019,"lang":"en","type":"other","venue":"Figshare","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Scholarship; Session (web analytics); Key (lock)","score_opus":0.08835640600101641,"score_gpt":0.3068958512006492,"score_spread":0.2185394451996328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6958607079","genre_codex":"other","genre_gemma":"methods","domain_codex":null,"domain_gemma":"methods","model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":"methods","domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00036191512,0.0036025,0.0008388834,0.012290758,0.013277032,0.00007486433,0.0006716144,0.0006275039,0.968255],"genre_scores_gemma":[0.0006440895,0.000687878,0.00027023966,0.0006970733,0.00057850976,0.000013544651,0.00018942445,0.00013985184,0.9967795],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984819,0.00019631903,0.000072883406,0.00014071626,0.00092991325,0.00017824168],"domain_scores_gemma":[0.9959453,0.00045895597,0.0001405333,0.00037130507,0.0016586472,0.0014253424],"candidate_categories":["metaresearch","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0014104176,0.00074043294,0.0004829459,0.0023687233,0.0025387916,0.005955144,0.0010027107,0.001844674,0.659401],"category_scores_gemma":[0.006807429,0.00037641212,0.00032963377,0.0021882867,0.0007937227,0.0037980804,0.00345919,0.0024464407,0.55419433],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000076494925,0.000012566955,0.000040041778,0.000041203806,4.5244764e-7,0.000023961053,0.00006246285,0.000007537063,0.00006404732,0.0035583645,0.93522185,0.06095993],"study_design_scores_gemma":[0.0000015634065,0.0000039031243,0.00007729982,0.000035025256,2.370323e-7,0.00002326546,0.000065563974,0.00000703491,0.000021565207,0.0005960086,0.9991672,0.0000013679947],"about_ca_topic_score_codex":0.00255042,"about_ca_topic_score_gemma":0.0190728,"teacher_disagreement_score":0.9985896,"about_ca_system_score_codex":0.0011971388,"about_ca_system_score_gemma":0.0032099779,"threshold_uncertainty_score":0.4858231},"labels":[],"label_agreement":null},{"id":"W6991583167","doi":"","title":"High-resolution time measurement and calibration for on-chip test systems","year":2004,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Calibration; Test (biology); Test method; Electronic circuit; Bandwidth (computing); Key (lock)","score_opus":0.01844844568781251,"score_gpt":0.21853797470745773,"score_spread":0.20008952901964522,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6991583167","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11814678,0.0027863805,0.7965032,0.0009217686,0.00093442004,0.0006203571,0.0009610359,0.013487992,0.06563814],"genre_scores_gemma":[0.7020272,0.0011181814,0.21193852,0.00044465504,0.00018796341,0.0003575167,0.0010883717,0.0008855292,0.08195201],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986864,0.00034660703,0.000057132893,0.00012420554,0.00068944704,0.000096217635],"domain_scores_gemma":[0.99813026,0.0006909722,0.00013165444,0.0003298911,0.0006517371,0.00006554505],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011296947,0.00043489967,0.00033234182,0.0011132413,0.00048683328,0.0012613828,0.000892238,0.0007180592,0.014635427],"category_scores_gemma":[0.0031668565,0.00026321976,0.00016927884,0.0006866614,0.00030343185,0.0008834027,0.0005528637,0.00067034765,0.0055067744],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009881816,0.00022123265,0.0055522197,0.00037921153,0.000058498004,0.00026202764,0.0005015297,0.0059673544,0.4356956,0.008636615,0.01970573,0.5220317],"study_design_scores_gemma":[0.00013167116,0.0012151495,0.010182913,0.00013768022,0.00007653213,0.0010395766,0.0002326539,0.07836362,0.7844665,0.0025114692,0.12156635,0.0000759714],"about_ca_topic_score_codex":0.0011603821,"about_ca_topic_score_gemma":0.0022511662,"teacher_disagreement_score":0.014635427,"about_ca_system_score_codex":0.00081917335,"about_ca_system_score_gemma":0.0007011974,"threshold_uncertainty_score":0.048960328},"labels":[],"label_agreement":null},{"id":"W6999734194","doi":"","title":"Design and modeling of a CMOS VCO using wave digital filters / by WeiBo Li.","year":2007,"lang":"en","type":"dissertation","venue":"Knowledge Commons (Lakehead University)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Lakehead University","keywords":"Voltage-controlled oscillator; CMOS; Digital filter; Filter (signal processing); Signal processing; Phase noise","score_opus":0.044508324271016586,"score_gpt":0.2586421372748071,"score_spread":0.21413381300379053,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6999734194","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01953141,0.0030202705,0.9190725,0.000924688,0.00029854206,0.00016496904,0.00038545777,0.0015791006,0.0550231],"genre_scores_gemma":[0.69832975,0.0040542935,0.17117742,0.0003656017,0.00017070037,0.0005001875,0.0004623375,0.00043835276,0.12450132],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9999057,0.000014896722,0.000003261838,0.00001629955,0.000050827523,0.000009035973],"domain_scores_gemma":[0.9999536,0.000014054149,0.000008081263,0.000005492589,0.000015389487,0.0000033811891],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001338146,0.00047442538,0.0002688968,0.00031067064,0.00033203937,0.00079529895,0.00063033955,0.0009847723,0.004521951],"category_scores_gemma":[0.00027887066,0.00034225234,0.0005110725,0.00023822828,0.00027772895,0.00068651745,0.00025518227,0.0004095284,0.0016516761],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012278193,0.000035375528,0.00082893897,0.00025834056,0.00005557773,0.00029917626,0.00021533102,0.8170739,0.07226831,0.0479893,0.006385767,0.054467183],"study_design_scores_gemma":[0.000015676695,0.00005537317,0.0003326883,0.000041676703,0.000027147753,0.00013212381,0.000019488021,0.95982075,0.009603306,0.0036285033,0.026306987,0.000016275413],"about_ca_topic_score_codex":0.004151926,"about_ca_topic_score_gemma":0.0042265733,"teacher_disagreement_score":0.004521951,"about_ca_system_score_codex":0.0007715064,"about_ca_system_score_gemma":0.00060622016,"threshold_uncertainty_score":0.015127361},"labels":[],"label_agreement":null},{"id":"W7018042235","doi":"","title":"A coherent subsampling test system arrangement with amplitude and phase noise measuring capabilities","year":2017,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Amplitude; Bandwidth (computing); SIGNAL (programming language); Phase (matter); Amplitude modulation; Noise (video); Measure (data warehouse); Sampling (signal processing); Frequency modulation","score_opus":0.024018724025988467,"score_gpt":0.2465842999098563,"score_spread":0.22256557588386783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7018042235","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28418157,0.00064979517,0.70188034,0.0002647132,0.00030142828,0.0009298025,0.00045689795,0.004411409,0.0069239833],"genre_scores_gemma":[0.6953475,0.0002364094,0.2965628,0.00027539575,0.000104070095,0.00065873325,0.00050348655,0.00018058278,0.0061309906],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998607,0.00026721656,0.000094814546,0.0002572072,0.0006842714,0.000089588495],"domain_scores_gemma":[0.9984176,0.00031596955,0.00024405432,0.00027174765,0.00062328175,0.00012723105],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009662939,0.00066910364,0.00060462696,0.0009628403,0.0004136121,0.000727714,0.0011935044,0.00070223364,0.0031369093],"category_scores_gemma":[0.0014150309,0.0003058302,0.00027644107,0.00043180436,0.00035893265,0.0009602852,0.00075908983,0.00047077477,0.0010614515],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00070883124,0.00020824136,0.004727701,0.00027157925,0.000052637148,0.00030689465,0.00031479629,0.0069559314,0.8558068,0.003831884,0.0017210825,0.12509353],"study_design_scores_gemma":[0.0001857797,0.004244534,0.00938527,0.00006328726,0.00014933458,0.0014961975,0.000134619,0.08945113,0.868652,0.0007987082,0.025281988,0.00015715818],"about_ca_topic_score_codex":0.00093304925,"about_ca_topic_score_gemma":0.001375773,"teacher_disagreement_score":0.0031369093,"about_ca_system_score_codex":0.00054865493,"about_ca_system_score_gemma":0.00094747776,"threshold_uncertainty_score":0.010493994},"labels":[],"label_agreement":null},{"id":"W7024681469","doi":"","title":"Shikun &amp;amp; Binui Schedules Fourth Quarter and Full Year 2015 Results Release for Tuesday, March 29, 2016 - Today's Market News (MARKCOMM) News","year":2016,"lang":"en","type":"other","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Quarter (Canadian coin); Trend analysis; Schedule; Period (music)","score_opus":0.018789803527812614,"score_gpt":0.27444421404952113,"score_spread":0.2556544105217085,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7024681469","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013055832,0.00044865604,0.0011836885,0.002171598,0.0065592774,0.00023163763,0.0035829742,0.0041282675,0.9803883],"genre_scores_gemma":[0.0015446232,0.00008927324,0.00015655428,0.00018064813,0.00023809355,0.000029476669,0.0007776711,0.00035577122,0.99662787],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999201,0.000030669184,0.000015010104,0.00007342813,0.0005313549,0.0001484931],"domain_scores_gemma":[0.99871683,0.00008107438,0.000039992214,0.00010809005,0.00061134424,0.00044263],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0010077534,0.0010134513,0.00070843083,0.001421487,0.002846279,0.004736765,0.0007835568,0.0015290763,0.57741135],"category_scores_gemma":[0.0017935025,0.00051596115,0.0006179673,0.0006415748,0.0005405101,0.0016701858,0.0014012975,0.0019992723,0.4862628],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054959797,0.000036771693,0.00009913665,0.000032320168,0.0000019179358,0.00002649771,0.0000172925,0.00004683223,0.00053700176,0.00080214575,0.9752935,0.023051461],"study_design_scores_gemma":[0.000021553995,0.00005314698,0.00096041325,0.000024764458,0.0000036796935,0.000028218963,0.000049092865,0.00018171006,0.00092056853,0.00046695565,0.9972791,0.000010661752],"about_ca_topic_score_codex":0.010640903,"about_ca_topic_score_gemma":0.036396485,"teacher_disagreement_score":0.57741135,"about_ca_system_score_codex":0.0018678984,"about_ca_system_score_gemma":0.0029306056,"threshold_uncertainty_score":0.6027714},"labels":[],"label_agreement":null},{"id":"W7027895056","doi":"","title":"The design of low-voltage high-frequency CMOS LC-based oscillators /","year":2001,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; National Research Council Canada; Bibliothèque et Archives nationales du Québec","funders":"","keywords":"CMOS; Circuit design; Integrated circuit; Digital electronics; Integrated circuit design","score_opus":0.012358657441022535,"score_gpt":0.22089608810700828,"score_spread":0.20853743066598573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7027895056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05592185,0.006563933,0.87982106,0.0006549179,0.00042663165,0.00024384385,0.00014947559,0.0014068465,0.054811545],"genre_scores_gemma":[0.6254511,0.006651491,0.3255788,0.0005728385,0.00037477523,0.00028627669,0.00025483535,0.00021600787,0.040613867],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999118,0.000010947451,0.0000044017174,0.000020715339,0.0000415113,0.000010648424],"domain_scores_gemma":[0.9999373,0.0000129531045,0.000014209632,0.000005661232,0.000024517578,0.000005348754],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016371693,0.00025822446,0.00016716126,0.00018976464,0.00020696879,0.0006348233,0.0006579762,0.00034336513,0.0031171339],"category_scores_gemma":[0.00027188592,0.00017318196,0.00019913186,0.00018371467,0.00017473534,0.00034135068,0.0001610108,0.00030828986,0.0012545747],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013292447,0.00007979999,0.00067515497,0.00060266047,0.000071464,0.00014918031,0.0001641838,0.030509885,0.6143041,0.04578824,0.0049331486,0.30258927],"study_design_scores_gemma":[0.00021157638,0.000818462,0.0022955176,0.00024398901,0.00024637184,0.001069863,0.00007038633,0.31795225,0.455201,0.0225503,0.1992771,0.000063168976],"about_ca_topic_score_codex":0.0005953835,"about_ca_topic_score_gemma":0.0013329135,"teacher_disagreement_score":0.0031171339,"about_ca_system_score_codex":0.0005244421,"about_ca_system_score_gemma":0.00039191567,"threshold_uncertainty_score":0.010427892},"labels":[],"label_agreement":null},{"id":"W7029779788","doi":"","title":"Land use in Intermountain Conservation District, interactions between forestry and agriculture","year":2000,"lang":"en","type":"other","venue":"Library and Archives Canada (Government of Canada)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Agriculture; Land use; Sustainability; Watershed; Land management; Land-use planning; Land use, land-use change and forestry; Local government","score_opus":0.0041362438463478,"score_gpt":0.15116613382528146,"score_spread":0.14702988997893365,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7029779788","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9904393,0.00021604067,0.000045881086,0.0001665837,0.0000029558475,0.000015351747,0.00018128126,0.0000035082546,0.008929135],"genre_scores_gemma":[0.9973078,0.00010159792,0.00010747522,0.00005336533,0.0000014919151,0.000013560684,0.00010336619,0.0000012917053,0.0023101051],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9996275,0.0001033119,0.000009696868,0.0000474911,0.00006342623,0.00014864333],"domain_scores_gemma":[0.99955505,0.00006208348,0.000096230266,0.000016168067,0.00013370522,0.00013674614],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018492626,0.000078562305,0.000111672794,0.00053991354,0.002052328,0.0010536928,0.0003562197,0.0001569231,0.0021759432],"category_scores_gemma":[0.0007109078,0.00007342052,0.00005889538,0.001663826,0.00057308,0.0003759185,0.00082559214,0.00024023047,0.000117212374],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000083280196,0.0001548643,0.9113525,0.00008862933,0.000024726047,0.00092645834,0.026669813,0.00048814635,0.0015588361,0.001214212,0.0036068514,0.053831596],"study_design_scores_gemma":[8.8581737e-7,0.000019948053,0.9674539,0.000019846231,0.000003685018,0.00009381561,0.025155768,0.00015180145,0.000075404605,0.00004439365,0.006976836,0.0000037483067],"about_ca_topic_score_codex":0.6947417,"about_ca_topic_score_gemma":0.9321771,"teacher_disagreement_score":0.6947417,"about_ca_system_score_codex":0.0058782483,"about_ca_system_score_gemma":0.003532286,"threshold_uncertainty_score":0.614112},"labels":[],"label_agreement":null},{"id":"W7083875087","doi":"","title":"News Espresso: Indonesia earthquake, Kavanaugh probe, North American trade pact","year":2018,"lang":"en","type":"other","venue":"Internet Archive (Internet Archive)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Supreme court; Death toll; Nomination; Charter; Midnight; Free trade","score_opus":0.010983185190226775,"score_gpt":0.23012840106335966,"score_spread":0.21914521587313288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7083875087","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0021748021,0.006049575,0.00017192554,0.02157494,0.019570164,0.000074553,0.0059908787,0.0007596012,0.94363356],"genre_scores_gemma":[0.004558902,0.0031931868,0.00010799558,0.0040660608,0.0032952342,0.00003781213,0.0020796661,0.00018890186,0.9824722],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99982893,0.000013748911,0.000007645666,0.000019738593,0.00009150372,0.00003833545],"domain_scores_gemma":[0.99959034,0.000056794757,0.00004101746,0.000032329863,0.00014812428,0.00013148277],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00024056694,0.001133893,0.00034647403,0.0009086221,0.0021372165,0.0042118547,0.00044125796,0.002278989,0.2762922],"category_scores_gemma":[0.00089941337,0.00029382153,0.00023716108,0.0011985147,0.00044021563,0.0017659949,0.001032567,0.002838678,0.16933021],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018357656,0.000013621061,0.00019292187,0.000042917607,0.0000011679228,0.000097148484,0.00003460657,0.000017495659,0.00006479624,0.0002517551,0.99102294,0.008242212],"study_design_scores_gemma":[0.0000053432996,0.0000075375096,0.0020398009,0.000103044855,0.0000022028692,0.000041962823,0.0002458123,0.000039180744,0.00009871564,0.000102445585,0.9973099,0.0000040237874],"about_ca_topic_score_codex":0.011011909,"about_ca_topic_score_gemma":0.03782532,"teacher_disagreement_score":0.7237078,"about_ca_system_score_codex":0.0011359146,"about_ca_system_score_gemma":0.0009393776,"threshold_uncertainty_score":0.9242895},"labels":[],"label_agreement":null},{"id":"W7116972952","doi":"10.1109/jssc.2025.3642231","title":"Modern Wireline Transceivers","year":2025,"lang":"","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Wireline; Transceiver; Network topology; Bandwidth (computing); Electronic circuit; Clock recovery; Context (archaeology); Modulation (music); Signal processing; Wireless","score_opus":0.015931489253423574,"score_gpt":0.27680406181894895,"score_spread":0.2608725725655254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7116972952","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0281663,0.04635372,0.5617822,0.0023783452,0.0048590973,0.00046492845,0.0024292814,0.011466641,0.34209955],"genre_scores_gemma":[0.21875042,0.045395292,0.21351725,0.0035073326,0.0029867932,0.00062127615,0.004233575,0.0012115332,0.5097765],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995353,0.000035000823,0.000021655336,0.00009026655,0.00026343612,0.000054278626],"domain_scores_gemma":[0.99976057,0.000032899905,0.000039719354,0.00003127262,0.00012045458,0.000015035794],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002653378,0.0007960454,0.00038108023,0.0008917188,0.00045911613,0.0011775874,0.0009434282,0.0011746242,0.029245287],"category_scores_gemma":[0.00047122443,0.00032697027,0.0002299259,0.001145568,0.00024016037,0.0018186908,0.0006031613,0.0009881073,0.022939282],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019830439,0.00008814965,0.00071171543,0.0011277933,0.000055940243,0.00035623478,0.0003909132,0.0031450458,0.14235155,0.06457351,0.1258589,0.6611418],"study_design_scores_gemma":[0.000014832856,0.00022235507,0.00031035306,0.00009368709,0.000020808466,0.00066424353,0.000050131548,0.0035156107,0.032220036,0.004027801,0.95883054,0.000029548859],"about_ca_topic_score_codex":0.0003998987,"about_ca_topic_score_gemma":0.00042987856,"teacher_disagreement_score":0.029245287,"about_ca_system_score_codex":0.0005603101,"about_ca_system_score_gemma":0.0003147937,"threshold_uncertainty_score":0.09783524},"labels":[],"label_agreement":null},{"id":"W7124187219","doi":"10.37665/lervull59598","title":"Reliable Serial Backplane Data Transmission at 10 Gb/s","year":2002,"lang":"","type":"article","venue":"Specialized and Legacy Electronics Manufacturing Conferences","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Forming Technologies (Canada)","funders":"","keywords":"Backplane; Channel (broadcasting); Equalization (audio); Data transmission; Transmission (telecommunications); Intersymbol interference","score_opus":0.037941004335341276,"score_gpt":0.25395274656378153,"score_spread":0.21601174222844025,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7124187219","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.81217164,0.00034923048,0.16351186,0.00038143498,0.00018059928,0.00007242662,0.000403587,0.005761526,0.01716777],"genre_scores_gemma":[0.96458447,0.00015086168,0.025862891,0.00007216036,0.00004480744,0.000016662207,0.00038581403,0.00020136686,0.008680829],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995771,0.000063513224,0.000024033629,0.00006117737,0.00018505371,0.00008905178],"domain_scores_gemma":[0.99942064,0.00013642607,0.00008300118,0.00010895233,0.00022528303,0.00002565701],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036059055,0.00039947443,0.0002733704,0.00031405987,0.00021164691,0.0005398307,0.00028090295,0.000284042,0.0047364],"category_scores_gemma":[0.00087576924,0.00016517975,0.00009034602,0.00023413649,0.0003095829,0.0005444571,0.00038091408,0.00030944182,0.0018491254],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008095492,0.00007870998,0.0033850225,0.00017541388,0.00002782134,0.0004414796,0.0003301074,0.008363621,0.89629924,0.0030266675,0.003668427,0.083393954],"study_design_scores_gemma":[0.00009439191,0.00064119685,0.0021793728,0.000031410855,0.000034731136,0.0004914249,0.00014509115,0.046398584,0.93135417,0.0012886479,0.01731742,0.000023605855],"about_ca_topic_score_codex":0.0008062772,"about_ca_topic_score_gemma":0.00090757565,"teacher_disagreement_score":0.0047364,"about_ca_system_score_codex":0.00026932478,"about_ca_system_score_gemma":0.00024771728,"threshold_uncertainty_score":0.015844822},"labels":[],"label_agreement":null},{"id":"W7124437836","doi":"10.52202/083084-0100","title":"PocketQube with Laser-Interrogated Corner Cube Reflectors (CCRs)","year":2025,"lang":"","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Corner reflector; Cube (algebra); Reflection (computer programming); Intersection (aeronautics)","score_opus":0.008706023983167237,"score_gpt":0.2535863127348128,"score_spread":0.24488028875164555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7124437836","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25227365,0.004031223,0.590749,0.0011790384,0.0010938058,0.0012004827,0.0035648793,0.051229738,0.09467817],"genre_scores_gemma":[0.58614916,0.0010447797,0.32433528,0.00075575867,0.00014320233,0.00072516035,0.0019224872,0.00390248,0.08102169],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99845624,0.00013663177,0.000053722302,0.0002983444,0.00084435806,0.00021075761],"domain_scores_gemma":[0.99875474,0.0003241407,0.00018004228,0.00035449705,0.00026653224,0.00012004936],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010689894,0.0010308066,0.00091946963,0.0006905066,0.00051864004,0.0015464879,0.0018006689,0.0011815295,0.038261354],"category_scores_gemma":[0.0021199842,0.0009938182,0.00041707276,0.0006294136,0.00052063586,0.001835008,0.0023632015,0.001135813,0.013897974],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022666163,0.00022352816,0.0019818426,0.00078389666,0.000048913007,0.0004751093,0.00057977304,0.0030802072,0.81206006,0.013770442,0.02452432,0.14020531],"study_design_scores_gemma":[0.00032563737,0.0012271578,0.002839511,0.00014908523,0.000050239763,0.0011469893,0.00015623074,0.03044446,0.7484413,0.0015019077,0.2134838,0.00023366902],"about_ca_topic_score_codex":0.0013507806,"about_ca_topic_score_gemma":0.0020024478,"teacher_disagreement_score":0.038261354,"about_ca_system_score_codex":0.00078729785,"about_ca_system_score_gemma":0.0010101247,"threshold_uncertainty_score":0.12799698},"labels":[],"label_agreement":null},{"id":"W7132888185","doi":"","title":"Broadband Analog Time-Interleaving for 200+ GBaud Fibreoptic Systems","year":2025,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Keysight Technologies; CMC Microsystems","keywords":"Multiplexer; Terabit; Broadband; CMOS; Bandwidth (computing); BiCMOS; Symbol rate; Scalability; Schematic","score_opus":0.01554069207938093,"score_gpt":0.31651813191907724,"score_spread":0.3009774398396963,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132888185","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5105619,0.0041350047,0.4436659,0.0008772499,0.00021251975,0.00011294688,0.00016041142,0.0019001004,0.038373917],"genre_scores_gemma":[0.9282848,0.0008141668,0.064852536,0.000080785016,0.00006451526,0.000019070729,0.000047480327,0.000036016732,0.0058007417],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999026,0.000013643832,0.0000046392074,0.000013620378,0.00005316274,0.000012259586],"domain_scores_gemma":[0.9999236,0.000023273882,0.000020124702,0.000009813104,0.000017771337,0.0000054619195],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013706759,0.00017537897,0.000071048664,0.00018610737,0.00019700648,0.0004597264,0.0002722566,0.00017689064,0.002306086],"category_scores_gemma":[0.0002788675,0.00007971808,0.00007462024,0.00018565434,0.0001289074,0.0003806832,0.0001703626,0.00022527327,0.0004381834],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012628343,0.000047992937,0.0011416611,0.00011346681,0.000012089097,0.00013737867,0.00008925175,0.0065352675,0.8107083,0.015434955,0.0009833486,0.1646699],"study_design_scores_gemma":[0.00004078775,0.0007292525,0.0033601776,0.00008043246,0.000052906737,0.0007310895,0.000110559624,0.11371591,0.79236555,0.0065589305,0.08221353,0.000040824598],"about_ca_topic_score_codex":0.0003417727,"about_ca_topic_score_gemma":0.001060462,"teacher_disagreement_score":0.002306086,"about_ca_system_score_codex":0.00038312923,"about_ca_system_score_gemma":0.00024832337,"threshold_uncertainty_score":0.0077145696},"labels":[],"label_agreement":null},{"id":"W7132928205","doi":"","title":"A &apos;Phase Reset&apos; Scheme for an 8-11Gb/s Bang-Bang CDR in 65nm CMOS","year":2013,"lang":"en","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Process (computing); Scheme (mathematics); Phase (matter); Integrated circuit design; Phase-locked loop","score_opus":0.07600558910277247,"score_gpt":0.4405432334715375,"score_spread":0.364537644368765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132928205","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68306935,0.002645992,0.2761481,0.0010480742,0.0004903131,0.0005318711,0.00040103713,0.0023843925,0.033280868],"genre_scores_gemma":[0.86185324,0.00081566203,0.11760987,0.00018356238,0.000052071624,0.000087445405,0.00010428661,0.000044401895,0.019249478],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99984956,0.000013925042,0.000008970814,0.000029790648,0.00007391181,0.000023862516],"domain_scores_gemma":[0.9999027,0.000016665868,0.000019752893,0.000020663654,0.000029247725,0.000010924012],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017983172,0.00015597923,0.0001461219,0.00016082467,0.00027468477,0.00048631773,0.0004636987,0.00024438027,0.0024202033],"category_scores_gemma":[0.00023811952,0.00016436246,0.00014536647,0.00012922566,0.00017171474,0.00026963875,0.00018663178,0.00035659346,0.00067552505],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029873097,0.000053928594,0.0005713919,0.00019605104,0.000022526536,0.00018978684,0.00025338613,0.001923517,0.90861046,0.0108761145,0.0010788944,0.075925276],"study_design_scores_gemma":[0.00019483811,0.001726049,0.0034338748,0.00012288133,0.00012759991,0.001362718,0.00011654482,0.038089443,0.888792,0.0015659005,0.06437658,0.00009165347],"about_ca_topic_score_codex":0.0010091504,"about_ca_topic_score_gemma":0.0021604255,"teacher_disagreement_score":0.0024202033,"about_ca_system_score_codex":0.00033894245,"about_ca_system_score_gemma":0.00052910415,"threshold_uncertainty_score":0.0080964565},"labels":[],"label_agreement":null},{"id":"W7132944908","doi":"","title":"High-speed clock and data recovery circuits in CMOS technology","year":2003,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bibliographical Society of Canada","funders":"University of Toronto","keywords":"Jitter; Clock recovery; CMOS; Data recovery; Repeater (horology); Data transmission; Clock signal; Serial communication; Clock skew; Voltage-controlled oscillator","score_opus":0.029170665755386474,"score_gpt":0.32574620374105046,"score_spread":0.296575537985664,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132944908","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08206043,0.013917047,0.81877923,0.0008705245,0.00067444996,0.0005077759,0.00051469804,0.0033718576,0.079303995],"genre_scores_gemma":[0.5397628,0.005086769,0.4294793,0.00035314358,0.00015503156,0.00023533554,0.00024161769,0.00006201756,0.024623994],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965465,0.000023857181,0.00002098045,0.000056879882,0.0001991616,0.00004450932],"domain_scores_gemma":[0.9998332,0.000033863787,0.000030810465,0.000017229439,0.00007886598,0.0000059384165],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019338586,0.00025600643,0.00019522334,0.00033841145,0.0002703317,0.00072163675,0.0006303957,0.0004170002,0.0025281287],"category_scores_gemma":[0.00050205045,0.00018957781,0.00019798626,0.0003613814,0.00020359112,0.00066734914,0.00022296245,0.00045689198,0.000984113],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020676263,0.000115479925,0.0015100844,0.0013040125,0.00006454121,0.0005513281,0.0005216058,0.012380944,0.5398538,0.09781974,0.007680933,0.33799076],"study_design_scores_gemma":[0.0001425327,0.0009921817,0.0022487263,0.00030048683,0.00010628873,0.0018069077,0.00016290543,0.075531974,0.6278266,0.01695765,0.27384037,0.000083540195],"about_ca_topic_score_codex":0.0015898598,"about_ca_topic_score_gemma":0.0019660671,"teacher_disagreement_score":0.0025281287,"about_ca_system_score_codex":0.00087316305,"about_ca_system_score_gemma":0.00068615837,"threshold_uncertainty_score":0.008457422},"labels":[],"label_agreement":null},{"id":"W7133056778","doi":"","title":"A 4PAM/2PAM coaxial cable driver targeting 40Gb/s in 0.13mum CMOS","year":2008,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Coaxial; Coaxial cable; Current-mode logic; Circuit design; Mode (computer interface); Modulation (music); Transmitter","score_opus":0.014072692291803442,"score_gpt":0.2985684545667016,"score_spread":0.28449576227489815,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133056778","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.70106417,0.00110443,0.24670461,0.00066333107,0.0003070582,0.0005990774,0.0009284149,0.0063076452,0.042321194],"genre_scores_gemma":[0.791938,0.0008506793,0.13878594,0.0002537398,0.00012842767,0.00022900756,0.00075962435,0.00030876332,0.066745915],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997937,0.000019920952,0.000008737765,0.000047244557,0.000090217414,0.00004016858],"domain_scores_gemma":[0.99983215,0.000033578253,0.000035547204,0.00001625574,0.00006691615,0.00001555698],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017667556,0.0003755243,0.00021814907,0.00034487457,0.0002469516,0.00052004814,0.0005520931,0.00030805246,0.0053838654],"category_scores_gemma":[0.000236721,0.00023131295,0.00014469188,0.00024341403,0.00011547077,0.00044324633,0.00021947594,0.0003151991,0.0015171291],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020904705,0.00006463857,0.001163116,0.00019411174,0.000025089435,0.00025391878,0.00021282662,0.0017270289,0.93054974,0.004202602,0.0038229672,0.05757489],"study_design_scores_gemma":[0.000071433555,0.0012801214,0.0031573288,0.000041976244,0.00006525261,0.0011106445,0.00010360172,0.020509087,0.89016914,0.0005359316,0.08291577,0.00003966325],"about_ca_topic_score_codex":0.0007701379,"about_ca_topic_score_gemma":0.0018056621,"teacher_disagreement_score":0.0053838654,"about_ca_system_score_codex":0.00064207055,"about_ca_system_score_gemma":0.000740222,"threshold_uncertainty_score":0.018010855},"labels":[],"label_agreement":null},{"id":"W7133070206","doi":"","title":"Segmented ring-oscillator based 8-bit digital pulse width modulator power controller IC","year":2007,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Library and Archives Canada","funders":"","keywords":"Pulse-width modulation; Field-programmable gate array; Digital control; CMOS; Power (physics); Process (computing); Controller (irrigation); Matching (statistics); Delta-sigma modulation","score_opus":0.010471109375181484,"score_gpt":0.305628185205677,"score_spread":0.29515707583049555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133070206","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.242412,0.0022042175,0.6779918,0.00038965433,0.00036349526,0.0005816723,0.00047736053,0.0054300074,0.07014981],"genre_scores_gemma":[0.6656833,0.0010270141,0.27100685,0.00022260212,0.000113485716,0.00025915477,0.0004331078,0.00010548345,0.061148982],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9999037,0.0000075609773,0.00000670566,0.000020995565,0.00004962624,0.000011503238],"domain_scores_gemma":[0.9999069,0.000019357953,0.00001190165,0.000012269042,0.000043000076,0.0000065022086],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006879179,0.00019224291,0.00016251032,0.00020790014,0.00013415892,0.0003935411,0.00053634896,0.00025716575,0.0070194793],"category_scores_gemma":[0.0001781544,0.00009621905,0.00010368273,0.00020139551,0.00008066269,0.00034514972,0.00011580831,0.00027643237,0.0017240421],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020654671,0.00009107868,0.000424823,0.00037053777,0.000025173362,0.00025211394,0.00012956648,0.008533641,0.73221487,0.007876012,0.0035276667,0.24634801],"study_design_scores_gemma":[0.00016170315,0.0020036164,0.003006071,0.0000861995,0.00010071247,0.001865735,0.000065279666,0.15661065,0.69031,0.002339044,0.14341123,0.00003973465],"about_ca_topic_score_codex":0.00015464358,"about_ca_topic_score_gemma":0.0004318262,"teacher_disagreement_score":0.0070194793,"about_ca_system_score_codex":0.00017870989,"about_ca_system_score_gemma":0.00030690685,"threshold_uncertainty_score":0.023482561},"labels":[],"label_agreement":null},{"id":"W7133088237","doi":"","title":"Data Recovery in High Speed Wireline Communication","year":2024,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"Wireline; Noise (video); Equalization (audio); Feed forward; Filter (signal processing); Maximum likelihood sequence estimation; Power (physics); Intersymbol interference; Waveform","score_opus":0.04468172221340763,"score_gpt":0.36363544730788744,"score_spread":0.31895372509447983,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133088237","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13674842,0.0033619811,0.84425837,0.0005988123,0.00012105591,0.000056080706,0.00009338725,0.0008006669,0.013961264],"genre_scores_gemma":[0.76761734,0.0028621815,0.21248639,0.00022564881,0.000099309385,0.0000446313,0.00012669755,0.000076118245,0.016461758],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99979407,0.00004538374,0.000009233253,0.000034357792,0.00009341447,0.000023642246],"domain_scores_gemma":[0.9996977,0.0001270794,0.000056541383,0.00003954421,0.000073796495,0.000005436077],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021737712,0.00027089493,0.00015154917,0.00025707824,0.00028101786,0.00048788267,0.00040336672,0.00045130184,0.0025406482],"category_scores_gemma":[0.0005532562,0.00012614131,0.00017487051,0.00035076833,0.00021963254,0.00076928304,0.00023277894,0.00034973654,0.00060074445],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003061746,0.00009119156,0.0021503312,0.0005735881,0.00005143222,0.0006195765,0.0004391227,0.119377255,0.35671636,0.036225174,0.0034407561,0.48000908],"study_design_scores_gemma":[0.000027671815,0.00081046356,0.002067014,0.000166096,0.00006326649,0.0010418887,0.0002452194,0.51975197,0.4011938,0.009193167,0.06538693,0.000052480038],"about_ca_topic_score_codex":0.0007268719,"about_ca_topic_score_gemma":0.0015734552,"teacher_disagreement_score":0.0025406482,"about_ca_system_score_codex":0.00037734082,"about_ca_system_score_gemma":0.0002658579,"threshold_uncertainty_score":0.008499324},"labels":[],"label_agreement":null},{"id":"W7133089125","doi":"","title":"A Power-Performance Comparison of CMOS Tunable-Delay Clock Buffers","year":2023,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Multiplexer; Clock generator; Capacitor; Inductor; Buffer (optical fiber); Transmitter","score_opus":0.02616120552093833,"score_gpt":0.3493243832110505,"score_spread":0.3231631776901122,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133089125","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9775205,0.0017917994,0.015585948,0.000074885356,0.000043255586,0.000043785465,0.00021638954,0.00023692218,0.004486467],"genre_scores_gemma":[0.99247956,0.0005816904,0.0053722304,0.000017539664,0.000014988198,0.000014418203,0.00012458813,0.00003176568,0.0013632303],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99969745,0.000037664027,0.000023497681,0.0000729999,0.000111357534,0.00005714232],"domain_scores_gemma":[0.9994649,0.0002705956,0.00008941603,0.000043784225,0.00010887987,0.000022453467],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003652801,0.0002669137,0.00019592486,0.00043987186,0.0001557309,0.00070104573,0.0006140252,0.00022080839,0.0014009371],"category_scores_gemma":[0.001169923,0.00010794102,0.00013748607,0.00053069816,0.00013897046,0.00072416436,0.00018891234,0.00013119545,0.00023366304],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013654476,0.000099034834,0.004372417,0.00029316114,0.000070280614,0.0001923733,0.00016447956,0.01688349,0.918081,0.002818083,0.0003365839,0.055323634],"study_design_scores_gemma":[0.000044624412,0.0016287534,0.0033167491,0.00001900064,0.0000838063,0.00019309018,0.00006752244,0.03526888,0.95544755,0.00027027834,0.0036431463,0.000016571532],"about_ca_topic_score_codex":0.00045949727,"about_ca_topic_score_gemma":0.00050818414,"teacher_disagreement_score":0.0014009371,"about_ca_system_score_codex":0.0005772997,"about_ca_system_score_gemma":0.0002877679,"threshold_uncertainty_score":0.0046866536},"labels":[],"label_agreement":null},{"id":"W71333070","doi":"10.82308/18616","title":"Integrated solutions for timing jitter measurement","year":2011,"lang":"en","type":"article","venue":"Open MIND","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems; McGill University","keywords":"Jitter; Electronic engineering; Amplifier; Sampling (signal processing); Computer science; Calibration; Linearity; System of measurement; Electrical engineering; Engineering; Physics; Filter (signal processing)","score_opus":0.2952264391655505,"score_gpt":0.30753877799357854,"score_spread":0.012312338828028013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W71333070","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005332887,0.00061132846,0.988781,0.00014658233,0.00019984666,0.000055934084,0.00004878369,0.000843914,0.0039797244],"genre_scores_gemma":[0.21366277,0.0012315417,0.7616033,0.00031824326,0.00026640462,0.00021830942,0.00024193036,0.0004119809,0.022045506],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986985,0.00014856171,0.000058075828,0.00021661827,0.0007907504,0.00008745644],"domain_scores_gemma":[0.9990759,0.00025448747,0.0001131488,0.00013129559,0.0003765535,0.00004858317],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009663007,0.0010102672,0.00082671084,0.0010267104,0.00057287246,0.002015797,0.001611708,0.0017055763,0.006326568],"category_scores_gemma":[0.0029367441,0.0005154344,0.0007304727,0.00085296365,0.0005324822,0.0014219501,0.0016491242,0.001311463,0.0018466128],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005816476,0.00020338909,0.001788993,0.0006356913,0.00018972979,0.00038276025,0.0005882405,0.14384064,0.17525844,0.13386735,0.005626694,0.5370364],"study_design_scores_gemma":[0.0001274433,0.00043339047,0.0009144752,0.00017724758,0.00014142087,0.00046923335,0.00010059103,0.82702917,0.0826355,0.03350677,0.054346677,0.00011800907],"about_ca_topic_score_codex":0.0017912502,"about_ca_topic_score_gemma":0.002543843,"teacher_disagreement_score":0.006326568,"about_ca_system_score_codex":0.001438958,"about_ca_system_score_gemma":0.0013680955,"threshold_uncertainty_score":0.021164417},"labels":[],"label_agreement":null},{"id":"W7135044624","doi":"10.1109/vlsi-soc64688.2025.11421742","title":"CMOS Time Register With High Dynamic Range","year":2025,"lang":"","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"CMOS; Process (computing); Overhead (engineering); Process corners; Voltage; Process variation; Key (lock); Line (geometry)","score_opus":0.0038373156537739104,"score_gpt":0.21449360209599072,"score_spread":0.21065628644221682,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7135044624","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19584258,0.0041894643,0.76218414,0.00044033205,0.0005308158,0.00017191518,0.00046557636,0.005894461,0.030280767],"genre_scores_gemma":[0.7467379,0.0008602726,0.23712705,0.00027922835,0.00030789027,0.00007830895,0.00032214384,0.00014973724,0.014137452],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996836,0.000025276244,0.000028872379,0.00007916779,0.00015003647,0.000033059947],"domain_scores_gemma":[0.9996269,0.00009668057,0.000101363374,0.000068584784,0.00008606972,0.000020350953],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018719191,0.00024866668,0.00025189357,0.00036480717,0.00029860655,0.0006192827,0.0006515373,0.00033010583,0.0035215153],"category_scores_gemma":[0.00060246495,0.0001379687,0.00018439999,0.0004757833,0.00018190204,0.0009054341,0.00038032353,0.00031386712,0.0012508461],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045840626,0.0000702024,0.00089577615,0.0002945937,0.000028377945,0.00043597934,0.00013725628,0.004666075,0.737799,0.028567037,0.0023861646,0.22426112],"study_design_scores_gemma":[0.00014490874,0.001404621,0.0013882176,0.00004495164,0.00011035047,0.0038611079,0.00004899767,0.059074722,0.8233944,0.004285842,0.10616498,0.00007687866],"about_ca_topic_score_codex":0.00022543162,"about_ca_topic_score_gemma":0.0004879934,"teacher_disagreement_score":0.0035215153,"about_ca_system_score_codex":0.00022916647,"about_ca_system_score_gemma":0.0003128758,"threshold_uncertainty_score":0.01178062},"labels":[],"label_agreement":null},{"id":"W7139945814","doi":"10.23919/cnc-usnc-ursi64444.2025.11420171","title":"Wide-Band Component Less Bias Tee Compatible with Standard PCB Process","year":2025,"lang":"","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut National de la Recherche Scientifique; Université du Québec à Montréal","funders":"","keywords":"Component (thermodynamics); Process (computing); Manufacturing process; Noise (video); Printed circuit board","score_opus":0.027536346951981292,"score_gpt":0.27389259376003255,"score_spread":0.24635624680805127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7139945814","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"metacan-v3-hybrid-931329e0061c","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27083394,0.0011968926,0.6921164,0.0003207634,0.0004155641,0.00027803105,0.00037480556,0.0042703473,0.030193323],"genre_scores_gemma":[0.79980075,0.000494375,0.1750957,0.00012721943,0.00008209229,0.00010694964,0.000343577,0.00053927186,0.023410091],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996811,0.000029507199,0.000012937246,0.00007370468,0.0001560291,0.000046738067],"domain_scores_gemma":[0.9996138,0.0000762364,0.00009022509,0.000085920154,0.00010836081,0.000025554245],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019373506,0.00052937225,0.00038024088,0.00040293668,0.00015177751,0.00072568696,0.00068118214,0.00041218137,0.0037327379],"category_scores_gemma":[0.0005861678,0.00024697962,0.00022714512,0.00031234176,0.00018823215,0.0005112238,0.00030116283,0.00051683583,0.0021681623],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012068557,0.00005408311,0.00078318786,0.00018272227,0.00003424989,0.00016284638,0.000063048676,0.0016220647,0.96126956,0.0026015262,0.00097293174,0.03213316],"study_design_scores_gemma":[0.000040868355,0.00033215713,0.0024209497,0.00002136181,0.00004228691,0.0010430807,0.000031125564,0.010458613,0.95804965,0.00033188827,0.027205093,0.00002294994],"about_ca_topic_score_codex":0.00027300598,"about_ca_topic_score_gemma":0.0005329265,"teacher_disagreement_score":0.0037327379,"about_ca_system_score_codex":0.00034629687,"about_ca_system_score_gemma":0.00032772985,"threshold_uncertainty_score":0.012487233},"labels":[],"label_agreement":null}]}