{"meta":{"query_hash":"18510ed790cd","filters":{"topic":"Advancements in PLL and VCO Technologies"},"cohort_total":746,"direct_labels_cover":0,"predictions_cover":746,"exported":746,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/18510ed790cd","api":"https://metacan.xera.ac/api/v1/cohort?topic=Advancements+in+PLL+and+VCO+Technologies"},"results":[{"id":"W1128307238","doi":"10.1007/s10470-015-0606-z","title":"Phase-locked loop stability based on stochastic bounds","year":2015,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Control theory (sociology); Stability (learning theory); Phase margin; Noise (video); Loop (graph theory); Stochastic differential equation; Mathematics; Nonlinear system; Brownian motion; Stability theory; Phase noise; Computer science; Applied mathematics; Physics; Engineering; Electronic engineering; Telecommunications","score_opus":0.04102496780954315,"score_gpt":0.2698265910729566,"score_spread":0.22880162326341344,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1128307238","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3388373,0.0012866674,0.6537067,0.00005484235,0.00013755471,0.00019243543,0.000029637016,0.000975561,0.0047792797],"genre_scores_gemma":[0.99949586,0.0000073965048,0.00023099768,0.000110471636,0.000035444522,0.00002196108,0.00003412115,0.000029183944,0.000034585064],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988375,0.000021521353,0.00027050017,0.00029783,0.00023125166,0.00034140568],"domain_scores_gemma":[0.9994398,0.000053917065,0.000050307404,0.00016481671,0.00016049272,0.00013069021],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021909493,0.00025860732,0.000259858,0.00015835141,0.00014207177,0.000119318116,0.00016161126,0.00013368114,0.000041787265],"category_scores_gemma":[0.0000892671,0.00020931725,0.00003230058,0.0004097982,0.00017817885,0.00022552644,0.000016044482,0.0003658259,0.000007582408],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006305022,0.00035537526,0.0002850764,0.000165306,0.000052619907,0.000024545909,0.00039774762,0.039487306,0.008724879,0.00038115104,0.00053282216,0.9495301],"study_design_scores_gemma":[0.0018896878,0.0007004051,0.000025184723,0.00024276244,0.000042250624,0.000007264168,0.0014493162,0.98182976,0.008267024,0.0042486773,0.0008418524,0.00045578773],"about_ca_topic_score_codex":0.000009888666,"about_ca_topic_score_gemma":0.000006562655,"teacher_disagreement_score":0.9490743,"about_ca_system_score_codex":0.00012117439,"about_ca_system_score_gemma":0.00009937983,"threshold_uncertainty_score":0.85357094},"labels":[],"label_agreement":null},{"id":"W125545146","doi":"10.1023/a:1011202021642","title":"Synthesis of Time Delay Networks Approximating the Pulse Response Described by an Integer Power of a Sinusoid Over Its Semi-Period","year":2001,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Transfer function; Laplace transform; Mathematics; Reactance; Sine; Transcendental function; Pulse (music); Function (biology); Control theory (sociology); Applied mathematics; Mathematical analysis; Computer science; Telecommunications; Engineering; Electrical engineering","score_opus":0.00995885249630439,"score_gpt":0.22229517283509734,"score_spread":0.21233632033879296,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W125545146","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.85211295,0.0037873916,0.14258601,0.000026700205,0.000028580373,0.0001682833,0.000028504863,0.00020746891,0.0010541165],"genre_scores_gemma":[0.9994746,0.00014392893,0.00019045039,0.000037448553,0.000013442637,0.000022516711,0.00001127125,0.000038616185,0.00006772572],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99860007,0.00008779322,0.0005301991,0.00025160424,0.00018927071,0.0003410634],"domain_scores_gemma":[0.99919766,0.00019849115,0.00017831073,0.00019592565,0.00017309954,0.000056489982],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005124308,0.00026890202,0.00039017107,0.00013703552,0.00015301326,0.000068517904,0.00028736133,0.00018818228,0.00013792663],"category_scores_gemma":[0.00019173254,0.00018422975,0.000054843058,0.00058228296,0.00021934384,0.00040003873,0.000037133042,0.0003631261,0.0000011403469],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028811666,0.00017202934,0.00095021777,0.00018909639,0.00024880096,0.00003534346,0.0023252754,0.026963303,0.4384507,0.00009726316,0.00031962118,0.5299602],"study_design_scores_gemma":[0.00036588393,0.00027170026,0.00028377803,0.0008932137,0.00010958291,0.000088743065,0.004239461,0.9100252,0.08256572,0.00032114628,0.00033259412,0.00050299766],"about_ca_topic_score_codex":0.000016549327,"about_ca_topic_score_gemma":0.0000035135388,"teacher_disagreement_score":0.8830619,"about_ca_system_score_codex":0.000042529788,"about_ca_system_score_gemma":0.00003555731,"threshold_uncertainty_score":0.75126714},"labels":[],"label_agreement":null},{"id":"W1480799597","doi":"10.1109/iscas.2002.1009923","title":"HomSSPICE: a homotopy-based circuit simulator for periodic steady-state analysis of oscillators","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Steady state (chemistry); Electronic circuit simulation; Homotopy; Computer science; Homotopy analysis method; Simulation; Homotopy perturbation method; State (computer science); Control theory (sociology); Electronic circuit; Topology (electrical circuits); Algorithm; Mathematics; Engineering; Artificial intelligence; Electrical engineering","score_opus":0.016740088722372815,"score_gpt":0.2486660977978951,"score_spread":0.2319260090755223,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1480799597","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59214336,0.00020432948,0.40434134,0.0000068711624,0.00013425921,0.00026817562,0.00006639743,0.0005175738,0.00231773],"genre_scores_gemma":[0.99435693,0.000018539993,0.0052382243,0.00002614964,0.000004176617,0.00004522412,0.0000090644235,0.000022837867,0.00027887267],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99913627,0.000007586448,0.00028052778,0.00018216048,0.00013192769,0.00026151547],"domain_scores_gemma":[0.99942553,0.00008810222,0.000046641577,0.00034431202,0.000054777563,0.000040626528],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000100503436,0.00016043203,0.00034144425,0.00036591233,0.00005023161,0.0000149887655,0.00014686283,0.00007348798,0.0001477367],"category_scores_gemma":[0.00008317245,0.00014407764,0.00017655533,0.00081216026,0.0000681261,0.00006704214,0.000010557496,0.000064903965,0.0000042703696],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009109104,0.000058542642,0.015793784,0.0001682646,0.0010955845,0.0000017769713,0.00015996705,0.96429336,0.003352036,0.0075583947,0.00016433978,0.0073448177],"study_design_scores_gemma":[0.0022387628,0.00030667108,0.0027544613,0.000037224214,0.0013147456,7.3532726e-7,0.0011807841,0.82256645,0.1123482,0.0049052993,0.05127656,0.0010701006],"about_ca_topic_score_codex":0.0000031623929,"about_ca_topic_score_gemma":0.000012819401,"teacher_disagreement_score":0.40221357,"about_ca_system_score_codex":0.00005245617,"about_ca_system_score_gemma":0.000018772938,"threshold_uncertainty_score":0.58753157},"labels":[],"label_agreement":null},{"id":"W1481103838","doi":"10.1109/ccece.2015.7129168","title":"A DLL-based period synthesis","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Frequency synthesizer; Direct digital synthesizer; Computer science; Phase-locked loop; Loop (graph theory); Electronic engineering; CMOS; Phase frequency detector; Multiplier (economics); Delta-sigma modulation; Phase noise; Voltage; Engineering; Mathematics; Electrical engineering; Capacitor; Charge pump","score_opus":0.02760628381990389,"score_gpt":0.23133400946329932,"score_spread":0.20372772564339542,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1481103838","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16164052,0.00078395667,0.44973075,0.0010581083,0.0009199672,0.00023556205,0.000010824097,0.010162909,0.3754574],"genre_scores_gemma":[0.9787829,0.0000057476755,0.020752916,0.000034654335,0.000014188704,0.000028614133,5.698681e-7,0.000010497387,0.00036991053],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997124,0.0000020769476,0.00005717322,0.000056830362,0.00006323571,0.00010825843],"domain_scores_gemma":[0.9998001,0.000015298176,0.0000043267532,0.0001401739,0.000011445043,0.000028699274],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000033250864,0.00005957679,0.00006126999,0.000034333403,0.000012413126,0.000009361327,0.0000911896,0.0000336306,0.00010375014],"category_scores_gemma":[0.000069470705,0.000048516635,0.000014435494,0.00006616496,0.000021507576,0.00004960678,0.000014535327,0.000040269657,0.00012603572],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004375733,0.0001799254,0.007813497,0.00018100448,0.00018576204,0.000091568756,0.00047312878,0.18133554,0.0067059933,0.023748068,0.13225396,0.6469878],"study_design_scores_gemma":[0.0008071717,0.0001140567,0.00031200392,0.000048926013,0.000031276017,0.000010443567,0.0023235523,0.20918576,0.27492192,0.0055203373,0.50591356,0.0008109929],"about_ca_topic_score_codex":0.0000014430576,"about_ca_topic_score_gemma":0.0000017372457,"teacher_disagreement_score":0.81714237,"about_ca_system_score_codex":0.000030045583,"about_ca_system_score_gemma":0.0000064871333,"threshold_uncertainty_score":0.1978451},"labels":[],"label_agreement":null},{"id":"W1482423096","doi":"10.1109/iscas.1995.521436","title":"A Σ-Δ frequency discriminator based synthesizer","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Discriminator; Frequency synthesizer; Direct digital synthesizer; Computer science; Electronic engineering; Delta-sigma modulation; Noise (video); Digital radio; Architecture; Phase noise; Phase-locked loop; Telecommunications; Engineering; Bandwidth (computing); Detector","score_opus":0.019177649171106023,"score_gpt":0.19157108288297864,"score_spread":0.1723934337118726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1482423096","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11942492,0.0018247273,0.19268683,0.0008900804,0.0007707169,0.00028977686,0.000015070863,0.008821365,0.6752765],"genre_scores_gemma":[0.982134,0.000044711636,0.016737292,0.000064515545,0.000012623834,0.000022640777,5.206253e-7,0.000014226396,0.00096948375],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996353,0.0000021300802,0.00007844669,0.00007759765,0.00005945194,0.00014711426],"domain_scores_gemma":[0.9997679,0.000023072116,0.000005363171,0.00017828698,0.0000057800007,0.000019573914],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000014283707,0.000079884136,0.00006611475,0.00004023186,0.000023482939,0.000008639498,0.000112499154,0.0000396558,0.002119516],"category_scores_gemma":[0.000025219351,0.00006352967,0.00002229763,0.00007280514,0.00002796717,0.00007732167,0.000010678192,0.000060036746,0.00023804496],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000036321671,0.0003478893,0.005194706,0.0003688483,0.00015788098,0.00011239753,0.00030394032,0.0068274518,0.042609904,0.1332334,0.10128143,0.70955855],"study_design_scores_gemma":[0.0011398732,0.0001375854,0.0019161802,0.00013427269,0.00006507051,0.000012185229,0.0006469262,0.5457071,0.29734853,0.033484105,0.11764578,0.0017624118],"about_ca_topic_score_codex":0.0000012713449,"about_ca_topic_score_gemma":0.0000013835576,"teacher_disagreement_score":0.86270905,"about_ca_system_score_codex":0.000022366195,"about_ca_system_score_gemma":6.4365116e-7,"threshold_uncertainty_score":0.9987927},"labels":[],"label_agreement":null},{"id":"W1495354894","doi":"10.1109/mwsym.2002.1011782","title":"Six-port direct digital receiver (SPDR) and standard direct receiver (SDR) results for QPSK modulation at high speeds","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-shift keying; Electronic engineering; Computer science; Local oscillator; Radio receiver design; Modulation (music); Wireless; Direct-conversion receiver; RF front end; Broadband; Phase noise; Electrical engineering; Channel (broadcasting); Telecommunications; Engineering; Bit error rate; Radio frequency; Physics; Transmitter; Acoustics","score_opus":0.016051814535282736,"score_gpt":0.22157047567326965,"score_spread":0.20551866113798692,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1495354894","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5864522,0.0010403347,0.008348097,0.00045728494,0.0012071561,0.0011230618,0.0011983389,0.0038953426,0.3962782],"genre_scores_gemma":[0.9759481,0.0011554847,0.004938889,0.000018433739,0.00007927515,0.000029554732,0.000082243365,0.0000433977,0.017704599],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99877,0.000005931093,0.0003263796,0.00035950425,0.00020141953,0.00033675373],"domain_scores_gemma":[0.99938935,0.00012521219,0.0000556892,0.00030963396,0.000060289134,0.00005980463],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000102832106,0.00024738882,0.00027919715,0.00011044519,0.00012283094,0.00006432565,0.00012074289,0.00014492162,0.00013294046],"category_scores_gemma":[0.00016165244,0.00021668596,0.000055736145,0.00017207157,0.00008327508,0.00058384327,0.0000822875,0.00009699387,0.000033026034],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00085096445,0.00014040517,0.010247196,0.00024691998,0.000589455,0.000036696754,0.00071583973,0.028766913,0.0031067925,0.0017484486,0.24886948,0.7046809],"study_design_scores_gemma":[0.004194821,0.00062000746,0.008045477,0.00011970999,0.000096058255,0.000015022358,0.00017916963,0.05885245,0.0370087,0.0028411944,0.88661796,0.0014094508],"about_ca_topic_score_codex":0.0000054856396,"about_ca_topic_score_gemma":0.000016726042,"teacher_disagreement_score":0.70327145,"about_ca_system_score_codex":0.00016056794,"about_ca_system_score_gemma":0.0000024752942,"threshold_uncertainty_score":0.8836197},"labels":[],"label_agreement":null},{"id":"W1500201982","doi":"10.1109/iscas.1999.780808","title":"A low power monolithic subsampled phase-locked loop architecture for wireless transceivers","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Transceiver; Voltage-controlled oscillator; Phase noise; Frequency divider; Electronic engineering; Bandwidth (computing); Computer science; Low-power electronics; Architecture; Power consumption; Frequency synthesizer; Chip; Electronic circuit; CMOS; Power (physics); Electrical engineering; Engineering; Voltage; Telecommunications","score_opus":0.012212010684489901,"score_gpt":0.24696889693662935,"score_spread":0.23475688625213945,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1500201982","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40956005,0.00013810633,0.5843425,0.00006455393,0.00023825576,0.00038731194,0.000027637006,0.0011345797,0.0041070064],"genre_scores_gemma":[0.9877411,0.000038491013,0.011571381,0.0000604652,0.000010384889,0.00008941425,0.000008939155,0.00003886356,0.00044094716],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991749,0.00000775287,0.00016818667,0.00019422908,0.00009113537,0.0003638315],"domain_scores_gemma":[0.999615,0.000058754715,0.000016269973,0.0002389105,0.00002510268,0.00004595967],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000056085955,0.00019561037,0.00019335265,0.00008992279,0.00006152202,0.000015701966,0.00017208092,0.00012412693,0.00015560786],"category_scores_gemma":[0.00003078846,0.00016878362,0.00008397555,0.00015816778,0.000059640897,0.000070060756,0.00000422076,0.0001648394,0.000010143379],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045727775,0.0010831448,0.00047355922,0.0010337693,0.0011576837,0.00004236529,0.003025462,0.06302554,0.39921042,0.1385661,0.011052892,0.3808718],"study_design_scores_gemma":[0.006223679,0.00038769378,0.000021889962,0.000058878475,0.000052828644,0.000008126295,0.0015409137,0.008733614,0.87691605,0.018302094,0.08684693,0.0009072963],"about_ca_topic_score_codex":0.0000012028411,"about_ca_topic_score_gemma":0.000012438181,"teacher_disagreement_score":0.5781811,"about_ca_system_score_codex":0.000038053033,"about_ca_system_score_gemma":0.0000104176015,"threshold_uncertainty_score":0.6882796},"labels":[],"label_agreement":null},{"id":"W1509053108","doi":"10.1109/asic.2001.954683","title":"MCSoC: a platform for clock managed systems on a chip","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Digital clock manager; Jitter; CPU multiplier; Phase-locked loop; Computer science; Clock domain crossing; Voltage-controlled oscillator; Chip; Bandwidth (computing); System on a chip; Electronic engineering; Clock gating; Embedded system; Synchronous circuit; Engineering; Clock signal; Electrical engineering; Telecommunications; Voltage","score_opus":0.036822342769193585,"score_gpt":0.22860090558789425,"score_spread":0.19177856281870068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1509053108","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13060555,0.0026108702,0.28594032,0.00030790947,0.0026767903,0.0020930455,0.0000478961,0.01005281,0.5656648],"genre_scores_gemma":[0.9889226,0.00012142215,0.0026457564,0.00004011506,0.000053128922,0.00014433172,0.0000023556954,0.000021529922,0.008048772],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99953943,8.877728e-7,0.000108338085,0.00009634818,0.000063670945,0.0001913356],"domain_scores_gemma":[0.999753,0.000035460933,0.000010881465,0.00017646067,0.000006533781,0.000017662125],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000027911576,0.00009741978,0.00010106504,0.00005684895,0.000045235684,0.00001730723,0.0001164353,0.00005961019,0.000052512616],"category_scores_gemma":[0.0000148675135,0.00007832202,0.000029800054,0.000067449204,0.000011618595,0.00006529677,0.00001505567,0.00007291644,0.0001019937],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029397,0.0001400954,0.0001813166,0.0007568941,0.0002780991,0.000015256961,0.0002829924,0.07797516,0.00088623934,0.49725902,0.18537691,0.23681861],"study_design_scores_gemma":[0.0009969373,0.0002536506,0.000052889976,0.0000788389,0.000016378297,0.0000064674923,0.0006915421,0.5348856,0.004277668,0.0037059481,0.454585,0.00044912522],"about_ca_topic_score_codex":0.0000012882341,"about_ca_topic_score_gemma":0.0000015205884,"teacher_disagreement_score":0.858317,"about_ca_system_score_codex":0.000037338454,"about_ca_system_score_gemma":3.365281e-7,"threshold_uncertainty_score":0.3193879},"labels":[],"label_agreement":null},{"id":"W1510488691","doi":"10.1109/iscas.2004.1329067","title":"An ADPLL circuit using a DDPS for genlock applications","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Jitter; Phase-locked loop; CMOS; Digital control; Digitally controlled oscillator; Electronic engineering; Electrical engineering; Computer science; Engineering; Delay line oscillator","score_opus":0.0378851195548457,"score_gpt":0.2900282704344785,"score_spread":0.2521431508796328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1510488691","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019529788,0.00010179447,0.97697943,0.000014173029,0.000046266512,0.00026674473,0.000008901857,0.000980281,0.0020726009],"genre_scores_gemma":[0.86191505,0.000019513336,0.13774985,0.000030354558,0.000045526023,0.00016179123,0.0000069796965,0.0000177715,0.000053149666],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99964374,5.8737214e-7,0.0000840377,0.00009645363,0.0000351766,0.00014001146],"domain_scores_gemma":[0.99974954,0.000006440199,0.00000838533,0.00019890444,0.00001507673,0.000021637732],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018079216,0.0000665272,0.000058880883,0.00003750948,0.00005782811,0.000011425589,0.000121013996,0.00004412606,0.000013318792],"category_scores_gemma":[0.0000032940593,0.00006416227,0.000019013814,0.000086623295,0.000017748458,0.00010040709,0.000010213624,0.000038654314,0.000010749201],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021207704,0.000082680184,0.00013896107,0.000082394814,0.00004459103,7.8920954e-7,0.00010243157,0.63861704,0.08922945,0.1830955,0.000143029,0.088461004],"study_design_scores_gemma":[0.0016500632,0.00018111024,0.00017172912,0.000038089474,0.00006406982,0.000020509837,0.0011957292,0.14139937,0.26467898,0.4441829,0.14540817,0.0010092594],"about_ca_topic_score_codex":0.0000036131614,"about_ca_topic_score_gemma":0.000005407558,"teacher_disagreement_score":0.8423853,"about_ca_system_score_codex":0.00005790346,"about_ca_system_score_gemma":0.000006368212,"threshold_uncertainty_score":0.26164612},"labels":[],"label_agreement":null},{"id":"W1518040729","doi":"10.1109/4.938372","title":"A GMSK modulator using a /spl Delta//spl Sigma/ frequency discriminator-based synthesizer","year":2001,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":43,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; ON Semiconductor (Canada)","funders":"","keywords":"Delta-sigma modulation; Minimum-shift keying; Direct digital synthesizer; Frequency synthesizer; Electronic engineering; Modulation (music); dBc; Phase noise; Delta modulation; Voltage-controlled oscillator; Electrical engineering; Phase-locked loop; Engineering; Physics; Quadrature amplitude modulation; Pulse-amplitude modulation; Bit error rate; Acoustics; CMOS","score_opus":0.032693872815178125,"score_gpt":0.2758057032428001,"score_spread":0.243111830427622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1518040729","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.78876305,0.0009578238,0.2084642,0.000041996813,0.0010879004,0.000140781,0.00004394946,0.00022732752,0.00027296634],"genre_scores_gemma":[0.99513423,0.00051309733,0.0038995391,0.00008095505,0.00022334693,0.000006898462,0.000001423419,0.000092542134,0.000047948695],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9977408,0.00003824164,0.0008679044,0.0002265665,0.00047956652,0.0006469271],"domain_scores_gemma":[0.9988016,0.000077240984,0.0003345088,0.00037141054,0.00022290925,0.00019236832],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002855099,0.00037985042,0.0005575956,0.00041382076,0.00013156384,0.000058657773,0.0005256269,0.00016301959,0.00006014998],"category_scores_gemma":[0.00012929644,0.00034183526,0.00021320992,0.00039170237,0.00013731043,0.000630421,0.000024885114,0.00053124817,0.000014065804],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054354972,0.00030407228,0.0042442987,0.0003359247,0.0005209348,0.0018259828,0.00066068297,0.6686478,0.27692884,0.00033382376,0.0007377519,0.045405477],"study_design_scores_gemma":[0.0069135027,0.0011154822,0.005352883,0.0036098887,0.00094547565,0.0029386336,0.0018333717,0.3677106,0.5564797,0.040020086,0.0090558175,0.0040245852],"about_ca_topic_score_codex":0.00000827364,"about_ca_topic_score_gemma":0.0000059812905,"teacher_disagreement_score":0.30093727,"about_ca_system_score_codex":0.0003689725,"about_ca_system_score_gemma":0.000099198915,"threshold_uncertainty_score":0.9999034},"labels":[],"label_agreement":null},{"id":"W1523547124","doi":"10.1109/iscas.2015.7169285","title":"Minimum jitter adaptive decision feedback equalizer for 4PAM serial links","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; Adaptive equalizer; Computer science; Equalizer; CMOS; Cadence; Serial communication; IBM; Least mean squares filter; Electronic engineering; Channel (broadcasting); Intersymbol interference; Noise (video); Computer hardware; Adaptive filter; Algorithm; Engineering; Telecommunications; Artificial intelligence","score_opus":0.05608660645972777,"score_gpt":0.291536254193275,"score_spread":0.23544964773354723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1523547124","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.069423325,0.0001707191,0.9119072,0.00013838256,0.0019114572,0.00035682306,0.0000198213,0.0010832006,0.014989068],"genre_scores_gemma":[0.7312269,0.00003409842,0.26422533,0.00019115298,0.0003707561,0.00011152176,0.000013564193,0.000054591972,0.0037720816],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993089,0.0000037365937,0.00017806815,0.00015250451,0.00011965278,0.00023716332],"domain_scores_gemma":[0.9995797,0.00008423513,0.00001789696,0.00020440141,0.000060082966,0.000053679873],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000092482645,0.00013668118,0.00014631989,0.000052010775,0.000027409695,0.00002088341,0.00017012033,0.00021186967,0.000069664035],"category_scores_gemma":[0.00008667996,0.0001094432,0.000042574913,0.00007620532,0.000031797448,0.00015378202,0.000072303,0.00012567457,0.00012572687],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00076847937,0.000103454266,0.00022575415,0.00005733325,0.00018919064,0.000008991043,0.0007636862,0.036209013,0.00414024,0.01500762,0.59399015,0.3485361],"study_design_scores_gemma":[0.005733569,0.00087349326,0.000092518945,0.000083864135,0.00004595317,0.00000705068,0.00281881,0.100756265,0.056896195,0.12743147,0.7042094,0.0010514007],"about_ca_topic_score_codex":0.0000017425385,"about_ca_topic_score_gemma":0.0000056344957,"teacher_disagreement_score":0.6618036,"about_ca_system_score_codex":0.000053681593,"about_ca_system_score_gemma":0.000008764586,"threshold_uncertainty_score":0.44629642},"labels":[],"label_agreement":null},{"id":"W1526396015","doi":"10.1109/iscas.2004.1328765","title":"Spurs modeling in direct digital period synthesizers related to phase accumulator truncation","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Spurious relationship; Direct digital synthesizer; Accumulator (cryptography); Truncation (statistics); Jitter; Electronic engineering; Control theory (sociology); Computer science; Engineering; Phase-locked loop; Algorithm; Frequency synthesizer","score_opus":0.020516476023928813,"score_gpt":0.27493714949909254,"score_spread":0.25442067347516373,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1526396015","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9320271,0.000079828205,0.05924218,0.00012171678,0.00011402351,0.00016799738,0.0000051755574,0.0010771198,0.00716485],"genre_scores_gemma":[0.9958273,0.000027115368,0.0039760796,0.000012333662,0.00000469015,0.00002450082,0.000005774579,0.000021333637,0.00010083493],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99937814,0.0000017820944,0.00019219876,0.00014995123,0.00008273719,0.00019517796],"domain_scores_gemma":[0.99976814,0.000011645995,0.000009173191,0.00016388351,0.000010603285,0.000036540896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000039818453,0.00011545313,0.00011894317,0.00013685308,0.000025489162,0.000034929137,0.00011443888,0.000071168426,0.000019216204],"category_scores_gemma":[0.0000979031,0.00010880848,0.00002498413,0.00025203917,0.000012499498,0.00032895867,0.000026101892,0.00009529615,0.00005329822],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008633668,0.00003979067,0.000080187376,0.0000069682224,0.000011542219,0.000005350246,0.00025672573,0.9523649,0.0018667347,0.0006350783,0.00001176437,0.044712275],"study_design_scores_gemma":[0.0024857868,0.00014618147,0.00006147474,0.00016150605,0.000013087367,0.000008486674,0.0024617445,0.95208275,0.032711685,0.0076690866,0.0014572949,0.000740932],"about_ca_topic_score_codex":0.000007111358,"about_ca_topic_score_gemma":0.0000064765804,"teacher_disagreement_score":0.06380023,"about_ca_system_score_codex":0.00016907291,"about_ca_system_score_gemma":0.000008298261,"threshold_uncertainty_score":0.44370812},"labels":[],"label_agreement":null},{"id":"W1526755338","doi":"10.1109/isscs.2005.1511289","title":"On &amp;#x0394;&amp;#x03A3; fractional-n frequency synthesizers","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Phase noise; Frequency synthesizer; Electronic engineering; Delta-sigma modulation; Computer science; Noise (video); Control theory (sociology); Engineering; Telecommunications; Bandwidth (computing)","score_opus":0.013786527581176792,"score_gpt":0.2361047312685371,"score_spread":0.2223182036873603,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1526755338","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17445233,0.0004382066,0.34142125,0.00042424694,0.001004596,0.00021934019,0.00002568835,0.0047216336,0.47729272],"genre_scores_gemma":[0.9302667,0.00010887583,0.05674006,0.0001448262,0.00014301659,0.00005364477,0.000033465567,0.000050640447,0.012458792],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99913645,0.0000062853906,0.00019833098,0.00019021677,0.00018748897,0.00028125834],"domain_scores_gemma":[0.99945563,0.00013357453,0.000023676948,0.00033704285,0.00002123997,0.000028821516],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0000509346,0.00018467022,0.00013822454,0.00012039488,0.00007851572,0.000023351939,0.0001768806,0.00012368339,0.001220819],"category_scores_gemma":[0.000069631526,0.00016257737,0.0000538873,0.0001612685,0.000055299475,0.00015256903,0.000021607597,0.00021108857,0.0011457371],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024847686,0.0003076623,0.0039527905,0.000101979356,0.00017882731,0.000013061355,0.000046279474,0.122731194,0.05381015,0.59781855,0.19390978,0.027104892],"study_design_scores_gemma":[0.0003663692,0.000041775675,0.0017724752,0.000054820262,0.000021690017,0.000013542928,0.000070431015,0.0004376616,0.013210155,0.28187624,0.701381,0.0007538166],"about_ca_topic_score_codex":0.00005674494,"about_ca_topic_score_gemma":0.00009034809,"teacher_disagreement_score":0.7558144,"about_ca_system_score_codex":0.00010844676,"about_ca_system_score_gemma":0.000005934877,"threshold_uncertainty_score":0.9996922},"labels":[],"label_agreement":null},{"id":"W1527227073","doi":"10.1109/esscirc.2003.1257227","title":"A 9-16Gb/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Detector; Dual loop; Phase detector; CMOS; Phase frequency detector; Computer science; Electronic engineering; Data recovery; Phase-locked loop; Synchronous circuit; Clock rate; Clock signal; Electrical engineering; Loop (graph theory); Computer hardware; Engineering; Telecommunications; Charge pump; Voltage; Capacitor; Mathematics","score_opus":0.02211960252203573,"score_gpt":0.24684191410840467,"score_spread":0.22472231158636893,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1527227073","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6766569,0.0012795266,0.3206256,0.00007067651,0.00005756919,0.00019128608,0.0000992514,0.0006203415,0.00039885193],"genre_scores_gemma":[0.97629964,0.00064659916,0.022803616,0.0000547889,0.000028356326,0.000015585563,0.000023845627,0.000037722708,0.0000898308],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9992088,0.0000030538454,0.00012832762,0.00031336362,0.00009942226,0.00024702324],"domain_scores_gemma":[0.9993718,0.000027143291,0.00002211679,0.0005122967,0.000010397433,0.000056226203],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005051309,0.00019091407,0.00016581178,0.00007136977,0.000058035548,0.000043652177,0.00016513959,0.0000584757,0.000013438627],"category_scores_gemma":[0.000023765866,0.00014064879,0.000008613519,0.00012091225,0.00010482514,0.00022432036,0.00017445566,0.00019210852,0.000003215171],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011851944,0.00010612506,0.0011684388,0.00027429636,0.0002661446,0.00019111783,0.000246312,0.01731783,0.011963996,0.0012767428,0.00027512328,0.9667953],"study_design_scores_gemma":[0.063177966,0.010976297,0.009284677,0.0021673362,0.0008535256,0.003511713,0.0026988916,0.082531504,0.22017647,0.49982002,0.095190644,0.009610947],"about_ca_topic_score_codex":0.000019288356,"about_ca_topic_score_gemma":0.00025505677,"teacher_disagreement_score":0.95718443,"about_ca_system_score_codex":0.000023483963,"about_ca_system_score_gemma":0.000011808125,"threshold_uncertainty_score":0.5735491},"labels":[],"label_agreement":null},{"id":"W1529213596","doi":"10.1109/iscas.1995.521460","title":"Bit-error rate measurements for a high frequency interpolated frequency-hopping spread-spectrum system","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Frequency-hopping spread spectrum; Phase-locked loop; Interpolation (computer graphics); Computer science; Frequency synthesizer; Spread spectrum; Transmission (telecommunications); Frequency deviation; Electronic engineering; Bit error rate; Phase (matter); Direct digital synthesizer; Phase distortion; Automatic frequency control; Physics; Phase noise; Algorithm; Telecommunications; Engineering; Decoding methods; Frame (networking)","score_opus":0.046158247551899144,"score_gpt":0.23729403023327975,"score_spread":0.1911357826813806,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1529213596","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2607761,0.003999777,0.6355329,0.00092634856,0.0056172344,0.0029787163,0.00014393491,0.018091403,0.071933545],"genre_scores_gemma":[0.97410107,0.00006142022,0.024979595,0.00004008611,0.00007079218,0.00021389696,0.000011051764,0.00006759316,0.00045450905],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984311,0.000018374663,0.0004668221,0.0003355083,0.00017350497,0.00057471864],"domain_scores_gemma":[0.9993135,0.00004475938,0.000070522365,0.00044554615,0.00006017149,0.0000655285],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001640509,0.0003236549,0.0003230503,0.0002023753,0.00012606087,0.000048996095,0.00038878855,0.00016661572,0.0002502094],"category_scores_gemma":[0.00006397441,0.00028858025,0.00008315461,0.00029768518,0.00004578539,0.00030759352,0.000050745122,0.00019157158,0.00015668216],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006243627,0.0003959591,0.008990121,0.003294858,0.0024630583,0.00011209429,0.0009378281,0.0062098913,0.7207347,0.2048987,0.014537739,0.037362594],"study_design_scores_gemma":[0.008184243,0.0009812631,0.0012400463,0.002888229,0.00043731468,0.0000979687,0.0030002492,0.35375327,0.5710496,0.04779576,0.005363769,0.005208315],"about_ca_topic_score_codex":0.00005453774,"about_ca_topic_score_gemma":0.000051046896,"teacher_disagreement_score":0.71332496,"about_ca_system_score_codex":0.00036170994,"about_ca_system_score_gemma":0.0000054026114,"threshold_uncertainty_score":0.9999566},"labels":[],"label_agreement":null},{"id":"W1530570089","doi":"","title":"Single Quadrant Digital Waveform Frequency Synthesis","year":2012,"lang":"en","type":"article","venue":"RePEc: Research Papers in Economics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Waveform; Quadrant (abdomen); Quarter (Canadian coin); Direct digital synthesizer; Computer science; Frequency synthesizer; Telecommunications; Geography; Phase-locked loop; Medicine","score_opus":0.02760206782979835,"score_gpt":0.2676637327533466,"score_spread":0.24006166492354825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1530570089","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.67748505,0.0002663986,0.00005057429,0.000044537705,0.0003062472,0.00017221944,0.000026482625,0.00031402303,0.32133448],"genre_scores_gemma":[0.9969011,0.0014955689,0.0010903018,0.000005997621,0.00009165192,0.0000794277,0.0000046281657,0.000039415423,0.00029193127],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99865735,0.000011875258,0.00026247784,0.00017828502,0.000114233946,0.00077578204],"domain_scores_gemma":[0.9992405,0.00024073034,0.000021072845,0.00038638373,0.000017012962,0.00009426943],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029094014,0.00014411623,0.00018379807,0.00021334586,0.000070807146,0.00005431957,0.0002940597,0.00012193001,0.00007640872],"category_scores_gemma":[0.0003311922,0.00013946278,0.000049098388,0.000120927136,0.00015766908,0.0005653418,0.000118058604,0.00033660477,0.00005470753],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008883892,0.00013289262,0.0097294785,0.0000392615,0.00003827813,0.0000063239504,0.00016494123,0.0007369157,0.0015733655,0.001316638,0.000031609732,0.98622143],"study_design_scores_gemma":[0.0026622214,0.0011984209,0.020541284,0.0007753568,0.0000431686,0.00019576433,0.021706976,0.03287705,0.17348886,0.030700719,0.7106535,0.005156728],"about_ca_topic_score_codex":0.0000031234713,"about_ca_topic_score_gemma":0.0000148091995,"teacher_disagreement_score":0.9810647,"about_ca_system_score_codex":0.0005536036,"about_ca_system_score_gemma":0.000015610234,"threshold_uncertainty_score":0.5687127},"labels":[],"label_agreement":null},{"id":"W1533609545","doi":"10.1109/iscas.1998.698950","title":"A GSM modulator using a ΔΣ frequency discriminator based synthesizer","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Instituto de Telecomunicações","keywords":"Discriminator; GSM; Frequency synthesizer; Electronic engineering; Transmitter; Delta-sigma modulation; Computer science; Frequency modulation; Direct digital synthesizer; Radio transmitter design; Modulation (music); Quadrature amplitude modulation; Radio frequency; Signal generator; Converters; Phase-locked loop; Electrical engineering; Engineering; Phase noise; CMOS; Telecommunications; Bit error rate; Physics; Chip; Voltage; Acoustics; Detector; Decoding methods","score_opus":0.038824329674730984,"score_gpt":0.21762183888277037,"score_spread":0.17879750920803938,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1533609545","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7027611,0.0010912467,0.2582661,0.00020423383,0.00056636106,0.00029048338,0.000016952292,0.0038569,0.032946583],"genre_scores_gemma":[0.9487296,0.000023973747,0.050837725,0.00005014486,0.000023810397,0.000016753891,6.129887e-7,0.000029440233,0.000287993],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993479,0.0000047597405,0.00014637042,0.00014508021,0.000105503575,0.00025036873],"domain_scores_gemma":[0.99962986,0.00002590865,0.000014634648,0.00028030374,0.0000126535315,0.000036637713],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000025990352,0.00014600862,0.00012830259,0.00007932109,0.000051426006,0.000017897415,0.00015383192,0.00007563636,0.0009721846],"category_scores_gemma":[0.000039304745,0.00012299544,0.000043194286,0.00013076316,0.0000437222,0.00015390078,0.000024014496,0.00009684418,0.00007089948],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017648676,0.000815728,0.008185442,0.0013638507,0.00053064444,0.0002914969,0.0007892494,0.13184442,0.46644118,0.090837345,0.014277099,0.2846059],"study_design_scores_gemma":[0.0002463942,0.000023692723,0.00019822174,0.00005659339,0.000024329383,0.0000052470796,0.00015923055,0.95543957,0.03853744,0.002849587,0.0020729117,0.00038677195],"about_ca_topic_score_codex":0.0000063779303,"about_ca_topic_score_gemma":0.000001712175,"teacher_disagreement_score":0.82359517,"about_ca_system_score_codex":0.000069855516,"about_ca_system_score_gemma":0.0000023749717,"threshold_uncertainty_score":0.99994105},"labels":[],"label_agreement":null},{"id":"W1536270838","doi":"10.1109/iscas.1996.539981","title":"RF to digital direct conversion receiver using PLL-Σ/Δ architecture: possibilities and problems","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Electronic engineering; Computer science; Noise (video); Delta-sigma modulation; Domain (mathematical analysis); Architecture; Phase noise; Engineering; CMOS; Mathematics; Artificial intelligence","score_opus":0.019634898955337793,"score_gpt":0.20368870798207847,"score_spread":0.18405380902674068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1536270838","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94764876,0.00068411906,0.017467279,0.000107153064,0.00018973547,0.00023529874,0.000015179592,0.0011548745,0.032497574],"genre_scores_gemma":[0.9929406,0.00009482256,0.004491056,0.000033615273,0.000017444974,0.0000049755913,0.0000012602152,0.000015699972,0.0024005412],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994882,0.0000017639527,0.00010027652,0.0001505292,0.00007575943,0.00018348078],"domain_scores_gemma":[0.999776,0.000028021042,0.000008676081,0.00013673298,0.000010549028,0.000039985767],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018897194,0.000116113246,0.00010576339,0.00007578915,0.000047660928,0.000049236634,0.00007556234,0.00004661407,0.0001083301],"category_scores_gemma":[0.000026006657,0.00009498417,0.000017195664,0.00010484292,0.00005483391,0.00019390414,0.00007148772,0.00007545513,0.00002114212],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039551054,0.00015447485,0.014072005,0.00080811046,0.00028303172,0.000036079222,0.00649456,0.19005013,0.04777799,0.0010177068,0.013869975,0.7253964],"study_design_scores_gemma":[0.0034938266,0.001309925,0.0020233341,0.0009241666,0.00011559293,0.00021303016,0.006898089,0.33514208,0.20994654,0.026009602,0.40913028,0.0047935247],"about_ca_topic_score_codex":0.00000562858,"about_ca_topic_score_gemma":0.0000022198824,"teacher_disagreement_score":0.72060287,"about_ca_system_score_codex":0.00003672219,"about_ca_system_score_gemma":9.449761e-7,"threshold_uncertainty_score":0.3873342},"labels":[],"label_agreement":null},{"id":"W1537863894","doi":"10.1109/iccd.2004.1347912","title":"A signal integrity test bed for PCB buses","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Signal integrity; Physical design; Graphics; Interconnection; Electronic engineering; Crosstalk; Embedded system; Printed circuit board; Circuit design; Implementation; Computer hardware; Engineering; Telecommunications","score_opus":0.023652944565640356,"score_gpt":0.25755004962744926,"score_spread":0.2338971050618089,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1537863894","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07990516,0.00019450251,0.9075977,0.00030953632,0.00021991004,0.00027477255,0.000026265827,0.0027556056,0.008716516],"genre_scores_gemma":[0.9318812,0.00003115,0.067784846,0.000041116993,0.000030067067,0.00004534369,0.000003184817,0.000010986951,0.00017208714],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996603,4.917839e-7,0.00008216279,0.000075840326,0.000039971084,0.00014125064],"domain_scores_gemma":[0.9998153,0.00005265845,0.000006507933,0.00009396777,0.00001662028,0.000014972962],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00002371761,0.00007464892,0.00007259221,0.000030010515,0.000034372424,0.000009821438,0.00010234527,0.000051434447,0.000047120786],"category_scores_gemma":[0.00006595684,0.000060058046,0.000024589692,0.00006250979,0.000027442344,0.000074594194,0.000019584679,0.00008861106,0.00002084751],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052388186,0.0007418678,0.009126989,0.0005883256,0.00030158955,0.000023934213,0.0005789615,0.07244773,0.16879049,0.33974195,0.025293685,0.3823121],"study_design_scores_gemma":[0.0015328448,0.0003288571,0.00039938057,0.00006428946,0.000020784246,0.0000070731326,0.00070278265,0.0050036027,0.78594065,0.14532822,0.06015145,0.000520046],"about_ca_topic_score_codex":0.000007155086,"about_ca_topic_score_gemma":0.00001769721,"teacher_disagreement_score":0.85197604,"about_ca_system_score_codex":0.000040148272,"about_ca_system_score_gemma":0.0000076039187,"threshold_uncertainty_score":0.2449096},"labels":[],"label_agreement":null},{"id":"W1540520144","doi":"10.1109/iscas.2003.1205660","title":"Phase noise in a back-gate biased low-voltage VCO","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; Phase noise; Noise (video); Electrical engineering; Physics; Voltage; CMOS; Flicker noise; Low voltage; Noise generator; Noise temperature; Optoelectronics; Materials science; Noise figure; Engineering; Computer science","score_opus":0.016495751544303026,"score_gpt":0.25786106871676784,"score_spread":0.24136531717246482,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1540520144","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8211381,0.00036987165,0.081153184,0.000031394597,0.00035018145,0.0002497559,0.00000997238,0.0011590162,0.09553852],"genre_scores_gemma":[0.9930929,0.00011705891,0.005157093,0.000057827478,0.000007671357,0.000020920796,0.0000034687168,0.00001933692,0.0015237083],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994048,0.0000051577945,0.00015874808,0.0001249786,0.00006334951,0.00024299316],"domain_scores_gemma":[0.999719,0.000022561511,0.000010594455,0.00021177746,0.000007278462,0.000028793356],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000056571258,0.00011944781,0.00011938108,0.000104721905,0.000016114072,0.000011009094,0.00010677395,0.0000626985,0.00060901145],"category_scores_gemma":[0.000048980746,0.00010695202,0.000030259083,0.00023331605,0.00002824806,0.000113726484,0.0000165121,0.000118494856,0.0002486488],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010653509,0.0029484502,0.0048685516,0.00067118957,0.00024783378,0.000530627,0.00073469843,0.118831724,0.506912,0.062375948,0.026161773,0.2756107],"study_design_scores_gemma":[0.010917168,0.00027330473,0.00016573371,0.0001501398,0.000017441582,0.000012036241,0.0007959107,0.055283796,0.70286554,0.008828747,0.2194842,0.0012059741],"about_ca_topic_score_codex":0.000004171579,"about_ca_topic_score_gemma":0.0000142557365,"teacher_disagreement_score":0.2744047,"about_ca_system_score_codex":0.000039694907,"about_ca_system_score_gemma":0.0000050405374,"threshold_uncertainty_score":0.6668248},"labels":[],"label_agreement":null},{"id":"W1542223774","doi":"10.1109/iscas.1994.409271","title":"A fast CMOS voltage-controlled ring oscillator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"CMC Microsystems","keywords":"Ring oscillator; CMOS; Ring (chemistry); Voltage; Electrical engineering; Capacitive sensing; Voltage-controlled oscillator; Computer science; Electronic engineering; Physics; Engineering; Chemistry","score_opus":0.01226605909546024,"score_gpt":0.20087159036157756,"score_spread":0.18860553126611732,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1542223774","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19343804,0.0024204203,0.24197078,0.00023805945,0.0012667989,0.0007346934,0.000008683021,0.009359712,0.5505628],"genre_scores_gemma":[0.9865641,0.00015746537,0.0044058706,0.000044468496,0.00005108392,0.000044152646,3.9388885e-7,0.000020180265,0.008712274],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994269,0.000001950867,0.0001492609,0.00011034335,0.000086644875,0.00022491562],"domain_scores_gemma":[0.9997285,0.000025767844,0.000012771704,0.00019330683,0.00001051083,0.000029150819],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000029349481,0.000118195145,0.00017451173,0.00006167636,0.000044693486,0.000019569166,0.00013265145,0.00005542251,0.00095077953],"category_scores_gemma":[0.000035703022,0.000093748444,0.000045695942,0.000106852116,0.000023534996,0.00010644541,0.00003658603,0.00009728031,0.00033619915],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000065148066,0.000210265,0.0041916813,0.0002029423,0.00068258337,0.00008289718,0.0008441116,0.058563456,0.05854555,0.032086156,0.06837869,0.77614653],"study_design_scores_gemma":[0.0068779783,0.00008981969,0.00022682849,0.000042218708,0.000037489353,0.000013569539,0.0006144847,0.7726012,0.020541698,0.0019754444,0.19616292,0.0008163237],"about_ca_topic_score_codex":0.0000012246568,"about_ca_topic_score_gemma":0.0000028403597,"teacher_disagreement_score":0.79312605,"about_ca_system_score_codex":0.000030927193,"about_ca_system_score_gemma":6.6711317e-7,"threshold_uncertainty_score":0.9999625},"labels":[],"label_agreement":null},{"id":"W1543524198","doi":"10.1109/iccad.2004.1382559","title":"The care and feeding of your statistical static timer","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Timer; Computer science; Embedded system; Microcontroller","score_opus":0.010281591224250791,"score_gpt":0.2568939381375958,"score_spread":0.24661234691334502,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1543524198","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5236468,0.009754122,0.3693633,0.00061870617,0.00035621127,0.00035212655,0.00006484587,0.0012320463,0.09461187],"genre_scores_gemma":[0.9630851,0.00029266992,0.03642913,0.0000070410765,0.000009773647,0.000003019221,8.4324876e-7,0.000005051035,0.0001673779],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997647,0.0000013781033,0.00007200496,0.000036370267,0.00004411056,0.00008145782],"domain_scores_gemma":[0.9998612,0.000054844993,0.0000060278644,0.0000586421,0.000009620985,0.000009695587],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018358722,0.00003860892,0.000044739798,0.000011209127,0.000030003968,0.000006620997,0.000044541168,0.00001472153,0.000028914847],"category_scores_gemma":[0.00002039108,0.000024061548,0.000004405241,0.000023756947,0.000050005212,0.000034202072,0.000021435562,0.000040717397,0.0000048676447],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000029938055,0.000004575198,0.0006998403,0.00005932294,0.00003125919,7.244158e-7,0.00052094844,0.0027145417,0.001414066,0.04223975,0.0031530403,0.9491589],"study_design_scores_gemma":[0.0018486935,0.0005061244,0.008277005,0.00014238645,0.00012806593,0.00001814977,0.0549659,0.3002657,0.13139164,0.026469637,0.47485816,0.0011285333],"about_ca_topic_score_codex":0.0000013123015,"about_ca_topic_score_gemma":0.000004173859,"teacher_disagreement_score":0.9480304,"about_ca_system_score_codex":0.000010351681,"about_ca_system_score_gemma":0.0000013605187,"threshold_uncertainty_score":0.098120145},"labels":[],"label_agreement":null},{"id":"W1544485292","doi":"10.1109/iscas.2006.1693525","title":"Quantization noise reduction using multiphase PLLs","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Voltage-controlled oscillator; dBc; Phase noise; Delta-sigma modulation; CMOS; Clock generator; Noise shaping; Electronic engineering; Quantization (signal processing); Frequency synthesizer; Phase-locked loop; Electrical engineering; Engineering; Physics; Voltage; Computer science; Jitter","score_opus":0.015322368033034,"score_gpt":0.24489178826205216,"score_spread":0.22956942022901816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1544485292","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4568278,0.00010108609,0.5387441,0.000010183493,0.0002817421,0.00005963791,0.0000013272272,0.0009361263,0.003038016],"genre_scores_gemma":[0.9505918,0.000025682955,0.049003337,0.0000027731369,0.000059197402,0.000003049992,0.000008254039,0.000011340789,0.00029456356],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996817,0.0000019601714,0.00009969659,0.0000704277,0.000048003712,0.000098175966],"domain_scores_gemma":[0.99987423,0.0000034591765,0.000011885437,0.00009040028,0.000012881422,0.0000071187746],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000017571687,0.00006136064,0.00004817189,0.000057668818,0.000035954505,0.000010173938,0.000037464768,0.000039743536,0.00003154275],"category_scores_gemma":[0.0000051864913,0.00005806492,0.00001260783,0.00011694587,0.000018341678,0.0001503326,0.00000898798,0.000037660702,0.000014037571],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000023175194,0.00002416583,0.00037740282,0.000013324499,0.0000061073843,0.0000011938351,0.000010542294,0.63322634,0.34882164,0.003686296,0.0008141711,0.013016475],"study_design_scores_gemma":[0.00029165644,0.0000114878,0.00022568762,0.000013808095,0.000009667101,0.000008381138,0.00014023235,0.5770934,0.41534704,0.0021701925,0.0044926587,0.00019577108],"about_ca_topic_score_codex":0.000030452311,"about_ca_topic_score_gemma":0.0000028859902,"teacher_disagreement_score":0.493764,"about_ca_system_score_codex":0.000036525103,"about_ca_system_score_gemma":0.000001615368,"threshold_uncertainty_score":0.23678188},"labels":[],"label_agreement":null},{"id":"W1546301006","doi":"10.1109/mwscas.2002.1187094","title":"A ROM based fractional-N frequency synthesizer for wireless communications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Wireless; Frequency synthesizer; Transceiver; Phase-locked loop; Computer science; Phase noise; Fixed wireless; Electronic engineering; Wireless network; Engineering; Wi-Fi array; Electrical engineering; Telecommunications","score_opus":0.028775487135836726,"score_gpt":0.2703317792017072,"score_spread":0.24155629206587048,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1546301006","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0057588876,0.00035510107,0.932972,0.00037896782,0.00017955241,0.00024967315,0.00002225173,0.001134203,0.05894937],"genre_scores_gemma":[0.8278437,0.00006602561,0.17153627,0.00006789558,0.000005726381,0.00019006096,0.000007801999,0.000014488301,0.00026802873],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996542,0.000006496545,0.00010383309,0.00007126899,0.000046333713,0.00011791773],"domain_scores_gemma":[0.999319,0.00020586864,0.000012822744,0.0004209824,0.000026048523,0.000015288988],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000501741,0.00007191068,0.00007188131,0.000039273025,0.00008133231,0.000009608369,0.00018749766,0.00005102763,0.00015915766],"category_scores_gemma":[0.00007645659,0.00006621602,0.000030249856,0.000077594515,0.00003950026,0.00008340002,0.000009868274,0.00007184334,0.000020386944],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000039737693,0.00015458088,0.0012203921,0.00007647294,0.000104511135,7.628092e-7,0.000028981533,0.0063963365,0.015743798,0.9432019,0.006508408,0.026559858],"study_design_scores_gemma":[0.0010375847,0.00006904561,0.0008129944,0.00006680731,0.000051676398,0.000004846633,0.0005774459,0.13207088,0.08587212,0.1349754,0.64366627,0.0007949058],"about_ca_topic_score_codex":0.0000024686865,"about_ca_topic_score_gemma":0.00001354454,"teacher_disagreement_score":0.8220848,"about_ca_system_score_codex":0.000037502003,"about_ca_system_score_gemma":0.000009920194,"threshold_uncertainty_score":0.27002108},"labels":[],"label_agreement":null},{"id":"W1551491875","doi":"10.1109/ccece.2015.7129170","title":"A DLL fractional M/N frequency synthesizer","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Direct digital synthesizer; Frequency synthesizer; Phase-locked loop; Frequency multiplier; Computer science; Electronic engineering; Delta-sigma modulation; Delay-locked loop; Loop (graph theory); Frequency modulation; Bandwidth (computing); Mathematics; Engineering; Telecommunications","score_opus":0.029924637413289993,"score_gpt":0.24160536878667474,"score_spread":0.21168073137338475,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1551491875","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06911991,0.00067254424,0.23487322,0.00035454915,0.0010966776,0.000108612905,0.0000062088407,0.0040448904,0.6897234],"genre_scores_gemma":[0.9749006,0.000027076465,0.023648337,0.000048941743,0.00004830813,0.000015579883,0.0000014697388,0.000010571727,0.0012990936],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996979,0.0000016884734,0.00006489005,0.000057079615,0.00007890597,0.00009953882],"domain_scores_gemma":[0.99982905,0.000016460419,0.000005373836,0.000104383944,0.000016386564,0.000028334314],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000030450938,0.000055568264,0.000049439328,0.000029985798,0.000012625259,0.000006750744,0.00007496809,0.00003917434,0.00025196408],"category_scores_gemma":[0.000045713,0.000045874112,0.000012246188,0.00005522208,0.000018675562,0.00012039484,0.000014664985,0.00006559489,0.00030039242],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021486343,0.00019622204,0.01120504,0.00007923167,0.00031753661,0.00007338146,0.0003635048,0.038045775,0.016335303,0.38993433,0.32826635,0.21516185],"study_design_scores_gemma":[0.0008711734,0.000116041534,0.0020447574,0.000034310287,0.000023968238,0.0000495704,0.001414849,0.022743918,0.049878508,0.3465691,0.5753226,0.00093116844],"about_ca_topic_score_codex":0.0000037308876,"about_ca_topic_score_gemma":0.0000020177636,"teacher_disagreement_score":0.90578073,"about_ca_system_score_codex":0.00003890747,"about_ca_system_score_gemma":0.000005761208,"threshold_uncertainty_score":0.3861037},"labels":[],"label_agreement":null},{"id":"W1561432596","doi":"10.1109/amicd.1996.569375","title":"A single-loop second-order ΔΣ frequency discriminator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Discriminator; Delta-sigma modulation; Bandwidth (computing); Electronic engineering; Computer science; Radio frequency; BiCMOS; Loop (graph theory); Noise shaping; Electrical engineering; Engineering; Telecommunications; Transistor; Mathematics; Detector","score_opus":0.02737821490884332,"score_gpt":0.2156795168016224,"score_spread":0.18830130189277908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1561432596","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2634223,0.002233416,0.03271202,0.00033082342,0.0008620267,0.00020284766,0.000014346544,0.0044239894,0.6957982],"genre_scores_gemma":[0.9657902,0.0001128786,0.02000206,0.000094835996,0.00003374128,0.000024701798,0.000002328218,0.000029218425,0.013910021],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994285,0.0000025918368,0.00013193343,0.00012642704,0.000075908356,0.00023462255],"domain_scores_gemma":[0.9996968,0.000014974388,0.000010974745,0.0002309417,0.00001645484,0.000029878118],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000015526144,0.00012596173,0.000102314385,0.000057284782,0.00003686352,0.00001851136,0.00015731536,0.00006913685,0.0053860852],"category_scores_gemma":[0.000025385798,0.00010640641,0.000025644764,0.00015038025,0.000043101103,0.00017623063,0.000034957815,0.00011365328,0.00029341123],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000032406317,0.00043996063,0.002423613,0.00034208738,0.00023125744,0.000091917296,0.000823595,0.0009072317,0.11458141,0.07776136,0.110376135,0.6920182],"study_design_scores_gemma":[0.0020919074,0.00053675316,0.0008151041,0.00013929608,0.00008628556,0.00007806478,0.003083324,0.057348024,0.3020462,0.059325963,0.5714653,0.002983738],"about_ca_topic_score_codex":0.0000017182288,"about_ca_topic_score_gemma":0.000013052348,"teacher_disagreement_score":0.7023679,"about_ca_system_score_codex":0.00003891425,"about_ca_system_score_gemma":9.614253e-7,"threshold_uncertainty_score":0.99552315},"labels":[],"label_agreement":null},{"id":"W1562709409","doi":"10.1109/cicc.1999.777365","title":"Fully integrated low phase-noise PLLs using closed-loop voltage-to-frequency converter architectures","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Voltage-controlled oscillator; Phase noise; Phase-locked loop; PLL multibit; Bandwidth (computing); Electronic engineering; Frequency synthesizer; Voltage; Electrical engineering; Noise shaping; Phase frequency detector; Noise (video); Computer science; Engineering; Charge pump; Telecommunications; Capacitor","score_opus":0.015191148057334201,"score_gpt":0.2607762713132971,"score_spread":0.2455851232559629,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1562709409","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5715114,0.0002079123,0.4197804,0.000021946624,0.0004594271,0.000265793,0.000019505711,0.0012123516,0.006521297],"genre_scores_gemma":[0.96756923,0.00002250286,0.031333994,0.00021980079,0.00002835182,0.000024260964,0.000007950448,0.000052155487,0.0007417406],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99881727,0.000016389495,0.00028943268,0.0002684077,0.0001500787,0.00045840346],"domain_scores_gemma":[0.99940926,0.00003565317,0.000027909682,0.0003887325,0.00004766242,0.00009076214],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007445643,0.0002956861,0.0002526869,0.00021476077,0.00007100713,0.000038261493,0.00026712753,0.00012412787,0.0006015991],"category_scores_gemma":[0.000112160844,0.00024216817,0.000060158964,0.00038413957,0.00007792057,0.00009512391,0.00003648274,0.00027907168,0.00010127627],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000259106,0.00018447725,0.0009553935,0.0001150303,0.0001988728,0.00006403139,0.0002810379,0.02595915,0.822143,0.006510067,0.0027643843,0.14079863],"study_design_scores_gemma":[0.0022439521,0.00026382165,0.00008912526,0.0001633889,0.000054798373,0.00004672974,0.00069723255,0.04586356,0.9149327,0.012207001,0.022210022,0.0012276244],"about_ca_topic_score_codex":0.000023368744,"about_ca_topic_score_gemma":0.000007884555,"teacher_disagreement_score":0.39605787,"about_ca_system_score_codex":0.00009713186,"about_ca_system_score_gemma":0.000024607327,"threshold_uncertainty_score":0.98753315},"labels":[],"label_agreement":null},{"id":"W1565767837","doi":"10.1109/iscas.2002.1010572","title":"A linear phase detector for arbitrary clock signals","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Detector; Phase detector; Waveform; Electronic engineering; Phase noise; Topology (electrical circuits); Transistor; CMOS; Linear phase; Phase detector characteristic; Noise (video); Computer science; Phase (matter); Physics; Electrical engineering; Phase-locked loop; Engineering; Telecommunications; Voltage","score_opus":0.024470938084412787,"score_gpt":0.2897292807640231,"score_spread":0.2652583426796103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1565767837","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.097245835,0.00083119015,0.8808951,0.000028638913,0.00033176952,0.00037317118,0.00002284369,0.0018799033,0.018391566],"genre_scores_gemma":[0.862411,0.00006970859,0.13641874,0.000093333474,0.000042323765,0.00010922553,0.0000037131995,0.000029289453,0.00082264346],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995535,0.000002696404,0.00011658561,0.00009586581,0.000044472898,0.00018687427],"domain_scores_gemma":[0.9997718,0.000045083943,0.000009252237,0.00013539894,0.000013044131,0.000025475014],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000041264302,0.00009452665,0.0000961435,0.000040759664,0.000031417167,0.0000066191155,0.00008008968,0.000056181427,0.00015561336],"category_scores_gemma":[0.000058389236,0.00008081423,0.00003828263,0.00007802034,0.000017097229,0.000067197456,0.000007437334,0.00006510386,0.000025257452],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012264798,0.0006791271,0.0002871499,0.0005939641,0.0005117313,0.000033631124,0.00019129056,0.026287563,0.4063102,0.16266575,0.0443661,0.35795084],"study_design_scores_gemma":[0.0009594556,0.00014443096,0.0000013613709,0.0000080612745,0.000009254888,0.0000028479085,0.00008580262,0.01848138,0.709974,0.010449832,0.25968352,0.000200027],"about_ca_topic_score_codex":2.451844e-7,"about_ca_topic_score_gemma":6.7776523e-7,"teacher_disagreement_score":0.7651652,"about_ca_system_score_codex":0.000014380466,"about_ca_system_score_gemma":0.000004851142,"threshold_uncertainty_score":0.32955086},"labels":[],"label_agreement":null},{"id":"W1568756610","doi":"10.1109/iscas.2006.1693513","title":"A new area-efficient 4-PAM 10 Gb/s CMOS serial link transmitter","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Transmitter; CMOS; Electrical engineering; Emphasis (telecommunications); Amplifier; Multiplexing; Electronic engineering; Serial communication; Inverter; Channel (broadcasting); Computer science; Engineering; Physics; Telecommunications; Voltage","score_opus":0.0077867167122726635,"score_gpt":0.1968996059069296,"score_spread":0.18911288919465694,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1568756610","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10156855,0.00031074297,0.80308855,0.00070779165,0.0009479606,0.0002757555,0.000009436287,0.0034124937,0.089678705],"genre_scores_gemma":[0.9382279,0.00003136597,0.038470507,0.00009304796,0.00055354595,0.000027187663,0.000014883246,0.000045672572,0.02253588],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992991,0.0000024411943,0.00017575637,0.00014847664,0.00010951095,0.00026473036],"domain_scores_gemma":[0.9997276,0.00001225843,0.000011275349,0.00020633706,0.000011482807,0.000031062445],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000024235502,0.00014963913,0.00012543298,0.000054921387,0.000033649972,0.000024166882,0.00015608939,0.000099357305,0.0015402444],"category_scores_gemma":[0.000004144427,0.0001243565,0.00004823445,0.00012529005,0.000022783699,0.000054358585,0.000022695456,0.00010847462,0.0001829713],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046312627,0.000103557875,0.0003220894,0.000075504264,0.000086586086,0.00003260306,0.00014861676,0.4654432,0.022743087,0.00949483,0.19961582,0.30188778],"study_design_scores_gemma":[0.0016399219,0.000113057315,0.00072636927,0.00004109121,0.00003540897,0.000011025812,0.00009098083,0.050096612,0.12176141,0.0061944094,0.8185081,0.0007816164],"about_ca_topic_score_codex":0.000029472374,"about_ca_topic_score_gemma":0.000016509126,"teacher_disagreement_score":0.8366594,"about_ca_system_score_codex":0.00003398261,"about_ca_system_score_gemma":0.0000075625885,"threshold_uncertainty_score":0.9993725},"labels":[],"label_agreement":null},{"id":"W1569010608","doi":"10.1109/ims3tw.2015.7177879","title":"A jitter injection signal generation and extraction system for embedded test of high-speed data I/O","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Transceiver; Jitter; CMOS; SIGNAL (programming language); Electronic engineering; Computer science; Chip; Voltage; Transmission (telecommunications); Electronic circuit; Sampling (signal processing); Computer hardware; Electrical engineering; Engineering; Telecommunications","score_opus":0.07594882220387626,"score_gpt":0.2906275341277734,"score_spread":0.21467871192389715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1569010608","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21685229,0.00007295604,0.7816229,0.000034933244,0.00031608285,0.0001951224,0.00003452665,0.00039605357,0.00047512716],"genre_scores_gemma":[0.9776787,0.0000088901315,0.022054888,0.000005714362,0.00006590408,0.000010646172,0.00007660772,0.000008553046,0.000090076406],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99966395,0.000003928923,0.0001175443,0.00009899914,0.000056260433,0.000059336307],"domain_scores_gemma":[0.99973404,0.000030136078,0.000026359663,0.00015817185,0.000037947084,0.000013369956],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010938423,0.00005570415,0.000073958705,0.00004366061,0.00001600237,0.000012922933,0.000056709287,0.000046175966,0.0000027436854],"category_scores_gemma":[0.000037510155,0.000048269536,0.000005290998,0.000044559994,0.000011360282,0.00031805484,0.00002979989,0.000033723703,0.0000013063624],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005638949,0.00009343626,0.001152185,0.00048511222,0.00010573072,0.0000014761923,0.00031722404,0.08317598,0.80107707,0.0071652858,0.025732664,0.08063747],"study_design_scores_gemma":[0.00061825186,0.00017100513,0.00013683685,0.000021297905,0.000023182629,0.000014316919,0.00091073895,0.7931817,0.20322627,0.00034602027,0.0012292352,0.00012110559],"about_ca_topic_score_codex":0.000013048136,"about_ca_topic_score_gemma":0.000014706415,"teacher_disagreement_score":0.7608264,"about_ca_system_score_codex":0.00003112415,"about_ca_system_score_gemma":0.0000047806557,"threshold_uncertainty_score":0.19683746},"labels":[],"label_agreement":null},{"id":"W1572972604","doi":"10.1109/iscas.2006.1693364","title":"A phase-domain 2nd-order continuous time ΔΣ-modulator for frequency digitization","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Demodulation; Delta-sigma modulation; Frequency domain; Computer science; Electronic engineering; SIGNAL (programming language); Digitization; Phase-locked loop; Time domain; Property (philosophy); Wireless; Continuous phase modulation; Frequency modulation; Phase (matter); Noise (video); Radio frequency; Phase noise; Bandwidth (computing); Telecommunications; Engineering; Physics; Channel (broadcasting)","score_opus":0.004988625386353359,"score_gpt":0.2254349245220687,"score_spread":0.22044629913571534,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1572972604","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13147773,0.00018624846,0.83447295,0.000080059166,0.0001801305,0.00039823574,0.000049258815,0.0021112557,0.031044116],"genre_scores_gemma":[0.8907976,0.000014056658,0.103854775,0.000045036868,0.00013545132,0.00013754873,0.00014336697,0.000053077532,0.004819051],"study_design_codex":"bench_or_experimental","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99939096,0.0000022922839,0.00018268524,0.00013300413,0.000070155475,0.00022091258],"domain_scores_gemma":[0.9997399,0.000026005207,0.000021774442,0.0001550944,0.000041365554,0.000015852293],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000032743465,0.0001243297,0.00013235121,0.000056672936,0.000046672976,0.000025938516,0.00009864008,0.00007512897,0.0001348075],"category_scores_gemma":[0.000023464536,0.00011364523,0.000031707346,0.000120098826,0.000030174133,0.00016123535,0.000013741831,0.00004343186,0.000042225463],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004749955,0.0009980387,0.0017398841,0.00024618837,0.00023060739,0.000017545459,0.000110879555,0.020147286,0.41523856,0.2788846,0.09170217,0.19063675],"study_design_scores_gemma":[0.0086210305,0.00062581734,0.00020853305,0.000067838395,0.00005281685,0.000013355769,0.0002066479,0.11402781,0.15421551,0.3899382,0.3305786,0.0014438136],"about_ca_topic_score_codex":0.0000068892687,"about_ca_topic_score_gemma":0.0000050919994,"teacher_disagreement_score":0.7593199,"about_ca_system_score_codex":0.000040742918,"about_ca_system_score_gemma":0.000004736022,"threshold_uncertainty_score":0.4634318},"labels":[],"label_agreement":null},{"id":"W1573242351","doi":"10.1109/iscas.2001.921898","title":"A three-stage coupled ring oscillator with quadrature outputs","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Ring oscillator; Quadrature (astronomy); Vackář oscillator; Ring (chemistry); Delay line oscillator; Control theory (sociology); Physics; Variable-frequency oscillator; Local oscillator; Mathematics; Phase (matter); Topology (electrical circuits); Phase-locked loop; Computer science; Phase noise; Quantum mechanics; Voltage; Optics","score_opus":0.016486362203423376,"score_gpt":0.20635467558187856,"score_spread":0.1898683133784552,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1573242351","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25779217,0.002524582,0.64424115,0.00025614433,0.00047903135,0.0004040138,0.000013240369,0.0069475938,0.08734204],"genre_scores_gemma":[0.98138326,0.00009893874,0.015347364,0.000041764702,0.000032951662,0.000017143431,0.0000014372124,0.000028635677,0.0030485045],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994158,0.0000010063751,0.000097186,0.00013714294,0.0001175228,0.0002313315],"domain_scores_gemma":[0.9996794,0.00001315962,0.000013850721,0.00024675822,0.000014368356,0.00003250036],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000020432642,0.00014147985,0.00012195602,0.00005003767,0.000049037048,0.000024082929,0.00013390512,0.00007611879,0.0005105977],"category_scores_gemma":[0.000008590257,0.00010095901,0.00001906063,0.00015987604,0.00003638928,0.00012173953,0.00003085518,0.00016047669,0.00008479057],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013622097,0.00054978346,0.0628335,0.0013402547,0.001621051,0.0007719029,0.0027681922,0.3094341,0.045243405,0.28237367,0.09109224,0.20183569],"study_design_scores_gemma":[0.0014659066,0.00020462937,0.0010169621,0.00009870781,0.000027863889,0.00001965766,0.0006232863,0.7821391,0.010874425,0.0009978904,0.20149182,0.0010397101],"about_ca_topic_score_codex":0.000004138359,"about_ca_topic_score_gemma":0.00009043831,"teacher_disagreement_score":0.7235911,"about_ca_system_score_codex":0.00003188314,"about_ca_system_score_gemma":0.0000013342842,"threshold_uncertainty_score":0.5590687},"labels":[],"label_agreement":null},{"id":"W1577000851","doi":"10.1109/mwscas.2002.1187056","title":"Jitter analysis of a PLL-based CDR with a bang-bang phase detector","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Detector; Phase-locked loop; Phase detector; Clock recovery; Computer science; Electronic engineering; Data recovery; Emphasis (telecommunications); Transceiver; Spice; Broadband; Telecommunications; Electrical engineering; Engineering; CMOS; Voltage; Computer hardware; Clock signal","score_opus":0.009052088737223669,"score_gpt":0.2391809598127275,"score_spread":0.23012887107550384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1577000851","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6304167,0.00010373901,0.36501494,0.000013962639,0.00003161827,0.00008491969,0.000011147333,0.00043488294,0.003888111],"genre_scores_gemma":[0.9816981,0.000005486367,0.018086921,0.00004315751,0.0000032767214,0.000020770301,0.0000045289457,0.000013923558,0.00012383537],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99947244,0.000006206025,0.00013761452,0.00011724372,0.00010221938,0.00016429917],"domain_scores_gemma":[0.9996358,0.000033298318,0.00002445346,0.00026046453,0.000022773229,0.000023191347],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000039680453,0.00011379185,0.00020271185,0.00025738985,0.00001779131,0.000006701982,0.00009089898,0.00004499699,0.0004304888],"category_scores_gemma":[0.000021519316,0.00008303723,0.00006013528,0.0007332211,0.000042158623,0.000054896464,0.0000067027995,0.00006471735,0.0000053914014],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003172855,0.0009658866,0.054614514,0.00040623985,0.009357211,0.00010203396,0.0004604747,0.7323829,0.121674195,0.0052414965,0.00202277,0.07245499],"study_design_scores_gemma":[0.0030461994,0.00053816166,0.00088357186,0.000039510138,0.0010898961,0.0000019894235,0.0003975063,0.13910486,0.84229696,0.00018023832,0.011828169,0.0005929356],"about_ca_topic_score_codex":0.0000046476302,"about_ca_topic_score_gemma":0.0000391494,"teacher_disagreement_score":0.7206228,"about_ca_system_score_codex":0.000024851126,"about_ca_system_score_gemma":0.000006651624,"threshold_uncertainty_score":0.47135508},"labels":[],"label_agreement":null},{"id":"W1578366754","doi":"10.1109/tencon.2003.1273121","title":"Phase-locked loop design for flexible mode tracking","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institutes of Health Research","keywords":"Phase-locked loop; Control theory (sociology); Filter (signal processing); Low-pass filter; Tracking (education); Detector; PLL multibit; Computer science; Phase detector; Filter design; Loop (graph theory); Electronic engineering; All-pass filter; Tracking error; High-pass filter; Engineering; Phase noise; Telecommunications; Mathematics; Control (management); Electrical engineering; Artificial intelligence","score_opus":0.0631679832919647,"score_gpt":0.3246477148417806,"score_spread":0.2614797315498159,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1578366754","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01817066,0.00015696262,0.9770111,0.00005505084,0.00014877848,0.00024005535,0.0000048874954,0.0022582626,0.0019542712],"genre_scores_gemma":[0.7292357,0.00005098636,0.26994008,0.000034935823,0.000030534004,0.000080546284,0.0000045394163,0.000025966667,0.0005967002],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99949104,0.0000013119778,0.000119092474,0.00010911209,0.000054950553,0.00022449536],"domain_scores_gemma":[0.9997827,0.000027628841,0.000010490841,0.00014190433,0.000016666496,0.000020640302],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003998002,0.000103465194,0.000100877514,0.00005245027,0.00005096349,0.00001635257,0.00012612538,0.000058903963,0.000022334394],"category_scores_gemma":[0.000021472855,0.00009267531,0.000031261145,0.00008992184,0.000021317815,0.00014720381,0.0000129205,0.000060503928,0.000016719594],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021721282,0.00011075596,0.0000030681956,0.000042225663,0.000040986357,0.0000021747417,0.00007854153,0.81954867,0.044785816,0.018919742,0.0015503587,0.114895955],"study_design_scores_gemma":[0.0021665953,0.00017258611,8.096523e-7,0.000019767402,0.000010487427,0.0000022017375,0.00014305196,0.068860136,0.865337,0.057414502,0.00566607,0.00020680764],"about_ca_topic_score_codex":0.0000021519868,"about_ca_topic_score_gemma":0.0000014958166,"teacher_disagreement_score":0.82055116,"about_ca_system_score_codex":0.00005658493,"about_ca_system_score_gemma":0.000007286034,"threshold_uncertainty_score":0.37791896},"labels":[],"label_agreement":null},{"id":"W1579490680","doi":"10.1109/iscas.2004.1328179","title":"A calibration technique for a high-resolution flash time-to-digital converter","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Arbiter; Computer science; Offset (computer science); Flash (photography); Converters; Quantization (signal processing); Electronic engineering; Calibration; Computer hardware; Algorithm; Engineering; Electrical engineering; Voltage; Mathematics","score_opus":0.00685465085759943,"score_gpt":0.2080257905686465,"score_spread":0.20117113971104708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1579490680","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032270479,0.0000084238645,0.9926068,0.00020290498,0.0000620672,0.00048307408,0.00002213576,0.0012544631,0.0021330388],"genre_scores_gemma":[0.90604687,0.0000027132594,0.09185688,0.000092088856,0.000035866262,0.00038460913,0.000038362858,0.000024159419,0.0015184238],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99959797,8.005758e-7,0.00010502006,0.00010109641,0.000050701055,0.00014443144],"domain_scores_gemma":[0.99983233,0.000009751879,0.000008461849,0.0001118075,0.000015823975,0.000021810212],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000020637464,0.00008481125,0.000075114454,0.000062546256,0.000026704336,0.00002681944,0.00007760795,0.00007027855,0.000053799537],"category_scores_gemma":[0.000017948036,0.00007668669,0.000020122312,0.00008728115,0.000015762653,0.00024647525,0.000024020817,0.000040498035,0.00019939749],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010142166,0.00019081048,0.00007057651,0.0002265304,0.00016516107,0.0000075321627,0.00021606637,0.15806742,0.49759725,0.14653073,0.06632227,0.13050424],"study_design_scores_gemma":[0.001184634,0.00039275928,0.000040715797,0.00006680229,0.000013774982,0.000009180734,0.00004403275,0.054481816,0.80732626,0.07074131,0.06512326,0.0005754425],"about_ca_topic_score_codex":0.000002080531,"about_ca_topic_score_gemma":0.0000015728234,"teacher_disagreement_score":0.9028199,"about_ca_system_score_codex":0.000102125116,"about_ca_system_score_gemma":0.0000060125612,"threshold_uncertainty_score":0.31271923},"labels":[],"label_agreement":null},{"id":"W1583170243","doi":"10.1109/iccad.2004.1382658","title":"Dynamic range estimation for nonlinear systems","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer science; Nonlinear system; Polynomial; Dynamic range; Range (aeronautics); Noise (video); Algorithm; Mathematics; Parallel computing; Artificial intelligence","score_opus":0.009859771334648633,"score_gpt":0.2564008649316756,"score_spread":0.24654109359702694,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1583170243","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012963762,0.0004190693,0.9825237,0.00008234291,0.00023485623,0.00021091476,0.000013324331,0.0012033465,0.0023487124],"genre_scores_gemma":[0.6807359,0.000055608754,0.31785884,0.000012619485,0.000033710025,0.00007942806,0.000017140737,0.000014522092,0.0011922207],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99972975,7.464037e-7,0.00008657626,0.000052627776,0.00003468079,0.00009561553],"domain_scores_gemma":[0.99986905,0.000015968066,0.000007726287,0.00008844915,0.000010141569,0.0000086906],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000026615036,0.000053081418,0.000057972586,0.000029903886,0.000020342151,0.000010007406,0.00005711172,0.000036170222,0.00001007762],"category_scores_gemma":[0.000011257366,0.00004561192,0.000014035373,0.000035177487,0.000007935552,0.0000962891,0.000007033195,0.000027861262,0.000038876184],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000028102331,0.00001199806,0.000023575541,0.00010214879,0.000018137958,2.0867411e-7,0.000021439348,0.77531,0.00051089743,0.0037715146,0.002262752,0.21796454],"study_design_scores_gemma":[0.00013956359,0.000010060484,0.0000096852045,0.0000072186845,0.000003201308,9.2307573e-7,0.000035772064,0.9535447,0.00063206546,0.00016361894,0.045392536,0.000060676433],"about_ca_topic_score_codex":6.5389054e-7,"about_ca_topic_score_gemma":0.0000039657357,"teacher_disagreement_score":0.6677721,"about_ca_system_score_codex":0.00004024266,"about_ca_system_score_gemma":0.0000011929055,"threshold_uncertainty_score":0.186},"labels":[],"label_agreement":null},{"id":"W1583880723","doi":"10.1109/icecs.1998.814824","title":"High-speed ECL-compatible serial I/O in 0.35 μm CMOS","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"CMOS; Electronic circuit; Chip; Computer science; Interface (matter); Electronic engineering; SIGNAL (programming language); Serial communication; Process (computing); Integrated injection logic; Computer hardware; Mixed-signal integrated circuit; Electrical engineering; Engineering; Digital electronics; Telecommunications; Pass transistor logic","score_opus":0.018355632732407343,"score_gpt":0.20939902990102113,"score_spread":0.1910433971686138,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1583880723","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94772524,0.00027704024,0.0040373937,0.00014519131,0.001005566,0.00018464217,0.0000060614248,0.001981603,0.044637255],"genre_scores_gemma":[0.990566,0.00016278161,0.0075675696,0.00003057263,0.000060930422,0.000009226929,0.000002852269,0.000016699627,0.0015833376],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994159,0.0000036654496,0.00016048907,0.000114845956,0.00007792308,0.00022719866],"domain_scores_gemma":[0.99975944,0.000015886566,0.00001074219,0.00018790997,0.0000060012244,0.00002005215],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000026247471,0.00011073074,0.00013556937,0.00008675449,0.000020935102,0.000014753626,0.00015300854,0.000071905386,0.0012680428],"category_scores_gemma":[0.000012517707,0.00010014843,0.000018005228,0.00018775783,0.000022963906,0.00014130102,0.00004007222,0.000119394426,0.00025461355],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004160336,0.0004818068,0.012227121,0.00021124455,0.00015513436,0.00012197479,0.00086946884,0.4205732,0.056324776,0.053698864,0.1099017,0.3453931],"study_design_scores_gemma":[0.0068064244,0.00048016838,0.0043458263,0.00015623849,0.000027719989,0.000017897099,0.0010585476,0.4624033,0.3603718,0.02214976,0.1400034,0.0021789132],"about_ca_topic_score_codex":0.00002810905,"about_ca_topic_score_gemma":0.000049050355,"teacher_disagreement_score":0.34321418,"about_ca_system_score_codex":0.00004605473,"about_ca_system_score_gemma":9.918714e-7,"threshold_uncertainty_score":0.99964494},"labels":[],"label_agreement":null},{"id":"W1584463995","doi":"10.1109/iscas.2003.1205717","title":"A sigma-delta based open-loop frequency modulator","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Delta-sigma modulation; Delta modulation; Voltage-controlled oscillator; Noise shaping; Frequency modulation; Quantization (signal processing); Modulation (music); Phase noise; Phase modulation; Electronic engineering; Physics; Computer science; Electrical engineering; Engineering; Bandwidth (computing); Telecommunications; Acoustics; Pulse-amplitude modulation; Optics; CMOS","score_opus":0.020755184080440095,"score_gpt":0.249352878306027,"score_spread":0.2285976942255869,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1584463995","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.076545194,0.0006021516,0.54451895,0.00016174902,0.00067013194,0.00049909076,0.000016232952,0.0029105402,0.37407595],"genre_scores_gemma":[0.9190807,0.000023436609,0.079443,0.0001325977,0.0000078812545,0.000046406938,0.0000036379186,0.000024487952,0.00123785],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994133,0.000006559835,0.00013628369,0.00014836465,0.00007794535,0.00021754498],"domain_scores_gemma":[0.9995794,0.000019457737,0.000011754254,0.00033837018,0.000016215077,0.00003479276],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006193926,0.00012292124,0.000118147196,0.0000491726,0.000045273555,0.00003576531,0.0003219362,0.00006676993,0.0007638114],"category_scores_gemma":[0.000059813658,0.000106690844,0.000021906068,0.0001680918,0.000026792863,0.0001871764,0.000038905284,0.00009598695,0.00006143883],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012768923,0.00038213588,0.009884981,0.00019971633,0.00022300622,0.000076190925,0.00007431935,0.13409586,0.053205464,0.67601573,0.046390016,0.079439774],"study_design_scores_gemma":[0.0034712718,0.00025096105,0.0005704199,0.000095188734,0.000042032214,0.000013625417,0.00046647593,0.16763377,0.44182813,0.12095562,0.2627357,0.0019368081],"about_ca_topic_score_codex":0.000010709826,"about_ca_topic_score_gemma":0.000010008656,"teacher_disagreement_score":0.8425355,"about_ca_system_score_codex":0.000039016995,"about_ca_system_score_gemma":0.00001223587,"threshold_uncertainty_score":0.8363199},"labels":[],"label_agreement":null},{"id":"W158522594","doi":"10.1109/mnrc15848.2009.5338942","title":"Jitter tolerance estimation of a 3X oversampling CDR using event-driven simulation","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Oversampling; Computer science; Bit error rate; Data recovery; MATLAB; Real-time computing; Algorithm; Electronic engineering; Computer hardware; Engineering; Telecommunications; Bandwidth (computing)","score_opus":0.024332865995843937,"score_gpt":0.3036627615702689,"score_spread":0.27932989557442495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W158522594","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36199096,0.000045836074,0.6373665,0.00001169631,0.0000526788,0.000049975653,8.1731645e-7,0.00019424713,0.00028734418],"genre_scores_gemma":[0.9138536,0.000009613816,0.086075544,0.000022289729,0.0000138653895,8.5380447e-7,0.0000023667183,0.000005281928,0.00001658739],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996187,0.0000020740304,0.00014434717,0.00006888023,0.00007209612,0.00009387582],"domain_scores_gemma":[0.99982446,0.000018693545,0.00002792578,0.00010420242,0.000016240489,0.000008481953],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000021012285,0.00006675116,0.000083020124,0.00005019477,0.000022079868,0.000006485107,0.000051537234,0.00004135786,0.000020894608],"category_scores_gemma":[0.000016551157,0.000064656655,0.000020379215,0.00009451049,0.000010071743,0.00019979385,0.000008646879,0.000045345587,0.0000028436677],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021053645,0.0000062966674,0.00016550897,0.00001098543,0.0000042577094,2.3178843e-7,0.00003957772,0.9641171,0.009162509,0.0004194121,0.000009788593,0.026062202],"study_design_scores_gemma":[0.000111685906,0.000016352948,0.0006301008,0.00003651702,0.000004918312,3.7599534e-7,0.000024298795,0.981435,0.015607894,0.0019819755,0.00007911739,0.000071746006],"about_ca_topic_score_codex":0.0000013718486,"about_ca_topic_score_gemma":3.3739056e-7,"teacher_disagreement_score":0.55186266,"about_ca_system_score_codex":0.000035459514,"about_ca_system_score_gemma":0.0000021411422,"threshold_uncertainty_score":0.2636622},"labels":[],"label_agreement":null},{"id":"W1587685964","doi":"10.1109/iscas.2015.7168691","title":"Multi-phase bang-bang digital phase lock loop with accelerated frequency acquisition","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Lock (firearm); Phase detector; Phase-locked loop; Delay-locked loop; Loop (graph theory); Computer science; Feedback loop; Phase (matter); Power (physics); Detector; Control theory (sociology); Electronic engineering; Physics; Electrical engineering; Engineering; Jitter; Voltage; Telecommunications; Control (management); Mathematics","score_opus":0.04920497731714526,"score_gpt":0.30500078406236797,"score_spread":0.25579580674522273,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1587685964","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6378017,0.0003411912,0.35115913,0.000048896127,0.00019487353,0.00025401323,0.00006130246,0.0025997306,0.0075391666],"genre_scores_gemma":[0.9819166,0.000015829151,0.01710688,0.00003760132,0.000039418326,0.000030839416,0.00011145305,0.00003576232,0.00070561684],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99918675,0.0000038700314,0.00018328436,0.00019278502,0.00014952534,0.00028375807],"domain_scores_gemma":[0.9995273,0.000011349948,0.000028055174,0.00025638478,0.00008240637,0.00009453097],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000035114368,0.00020214071,0.00015589173,0.00009291904,0.000041149782,0.000086358195,0.00016927106,0.000089129455,0.00011896594],"category_scores_gemma":[0.000024408768,0.00015654678,0.000022639211,0.0002612212,0.00006088289,0.0007738436,0.00003692962,0.00013089174,0.00012759733],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009420928,0.0070526805,0.008365453,0.00038408505,0.0012068325,0.0013604093,0.0016056164,0.05466967,0.16233473,0.005009944,0.044401303,0.71266717],"study_design_scores_gemma":[0.06761318,0.0055319164,0.00027294157,0.00033625215,0.00017624222,0.00020787363,0.0063920924,0.44257328,0.4448405,0.005028842,0.022941122,0.0040857745],"about_ca_topic_score_codex":0.0000060182515,"about_ca_topic_score_gemma":0.0000061941228,"teacher_disagreement_score":0.7085814,"about_ca_system_score_codex":0.000093489594,"about_ca_system_score_gemma":0.00001687959,"threshold_uncertainty_score":0.6383793},"labels":[],"label_agreement":null},{"id":"W1590099611","doi":"10.1109/iscas.2003.1205927","title":"A 10Gb/s CDR with a half-rate bang-bang phase detector","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Detector; Physics; Phase (matter); Computer science; Optics","score_opus":0.010247453318060162,"score_gpt":0.23039499612812037,"score_spread":0.22014754281006021,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1590099611","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6044092,0.0007543334,0.3177045,0.000075304524,0.00033264104,0.0003548602,0.000008519815,0.0038914229,0.07246916],"genre_scores_gemma":[0.98168707,0.000044322944,0.016950497,0.000048657446,0.000014486222,0.000043374766,0.0000017043596,0.000029475013,0.0011804146],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99939567,0.0000073035308,0.00011148955,0.00014443332,0.000075912234,0.00026521547],"domain_scores_gemma":[0.99966484,0.000025065969,0.000014606987,0.00024050292,0.000016954846,0.000038016784],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000051510913,0.00015085908,0.00012447327,0.00006416744,0.000044820277,0.000020313972,0.00010762607,0.00005602566,0.00031327203],"category_scores_gemma":[0.000034644952,0.00011109443,0.000022357865,0.00019229113,0.000040842755,0.0001253313,0.000013650873,0.00011431289,0.000076443524],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043911344,0.0011548052,0.004419648,0.00072017143,0.0014607427,0.0007906388,0.00106725,0.04983865,0.2947894,0.11950256,0.021134915,0.5046821],"study_design_scores_gemma":[0.003465325,0.0006879241,0.00008164383,0.00006556918,0.000045813373,0.00004341197,0.0006524057,0.008366352,0.71223307,0.0025079607,0.27099156,0.0008589383],"about_ca_topic_score_codex":0.000003969959,"about_ca_topic_score_gemma":0.00003164499,"teacher_disagreement_score":0.50382316,"about_ca_system_score_codex":0.000035893045,"about_ca_system_score_gemma":0.0000075479898,"threshold_uncertainty_score":0.45302993},"labels":[],"label_agreement":null},{"id":"W1596794782","doi":"10.1109/iscas.1998.704460","title":"A two-loop third-order multistage ΔΣ frequency to digital converter","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Delta-sigma modulation; Quantization (signal processing); PLL multibit; Noise shaping; Electronic engineering; Converters; Frequency synthesizer; Demodulation; Control theory (sociology); Phase noise; Noise (video); Computer science; Engineering; Electrical engineering; CMOS; Algorithm","score_opus":0.014854819529254413,"score_gpt":0.22730501381432858,"score_spread":0.21245019428507417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1596794782","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09215704,0.00048722717,0.2965331,0.00046247,0.000770757,0.00042480417,0.00005128656,0.0050743907,0.6040389],"genre_scores_gemma":[0.9655458,0.00004161882,0.01958292,0.00024247821,0.000030795967,0.000031560954,0.000003466971,0.000027630265,0.014493747],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993345,0.000001590037,0.00014578349,0.00015626365,0.00009788314,0.00026397844],"domain_scores_gemma":[0.99964356,0.00001810478,0.0000087434855,0.00025666234,0.00002244965,0.000050456427],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000013607582,0.00014379996,0.00011698669,0.000063901774,0.000032087166,0.000049499035,0.00018221956,0.00005288561,0.0010366539],"category_scores_gemma":[0.000035785954,0.0001225131,0.000026899925,0.000164475,0.000032196636,0.00026759267,0.000059103513,0.000108901084,0.001368432],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009896612,0.00031248937,0.013051983,0.0001463214,0.00030501027,0.00019691994,0.0012634131,0.005608878,0.01804035,0.045597155,0.11614244,0.79932517],"study_design_scores_gemma":[0.0061556725,0.0007002203,0.0015174121,0.00020083049,0.000066577275,0.000091365364,0.004103991,0.3926239,0.043893326,0.016450493,0.5292328,0.004963441],"about_ca_topic_score_codex":0.0000074911336,"about_ca_topic_score_gemma":0.000008887152,"teacher_disagreement_score":0.87338877,"about_ca_system_score_codex":0.00003480131,"about_ca_system_score_gemma":0.0000012132505,"threshold_uncertainty_score":0.99987656},"labels":[],"label_agreement":null},{"id":"W1612592539","doi":"10.1109/iscas.2003.1205683","title":"A CMOS current-controlled oscillator and its applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"CMOS; Electrical engineering; Current (fluid); Dissipation; Voltage; Electronic engineering; Sensitivity (control systems); Power (physics); Digital control; Biasing; Computer science; Physics; Engineering","score_opus":0.010655817881364585,"score_gpt":0.24038345145064413,"score_spread":0.22972763356927955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1612592539","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11461344,0.04854089,0.6413222,0.00016516399,0.0012624213,0.00281959,0.000020738016,0.005627127,0.18562841],"genre_scores_gemma":[0.99495053,0.0011078763,0.003128846,0.000012033201,0.000014035106,0.00027143979,7.161901e-7,0.000009452344,0.00050509727],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99968904,0.0000025526615,0.00008482922,0.00008110313,0.00003774711,0.00010471151],"domain_scores_gemma":[0.99983984,0.000023450551,0.000007959027,0.00009609563,0.000010734782,0.000021915783],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000027531049,0.00006621331,0.00009185642,0.000031457912,0.00003504409,0.000008879217,0.00004506343,0.000026155343,0.000051722236],"category_scores_gemma":[0.00003184218,0.000053171923,0.000013721331,0.000076863966,0.000011965763,0.00004951736,0.0000104601495,0.000053317202,0.000037079382],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011692449,0.000078995945,0.0012451019,0.00015199365,0.00011876416,9.4884155e-7,0.00006513387,0.00113716,0.0085557345,0.70998144,0.0045703393,0.27408272],"study_design_scores_gemma":[0.002021051,0.000015375676,0.00004373553,0.000009173532,0.000018653622,0.0000040503455,0.00010144517,0.009626336,0.010040126,0.011172313,0.96669394,0.0002537886],"about_ca_topic_score_codex":7.2676585e-8,"about_ca_topic_score_gemma":4.8013163e-7,"teacher_disagreement_score":0.96212363,"about_ca_system_score_codex":0.000009896855,"about_ca_system_score_gemma":0.0000026135517,"threshold_uncertainty_score":0.21682881},"labels":[],"label_agreement":null},{"id":"W1639935035","doi":"10.1109/iwsoc.2004.41","title":"High-speed I/Os and PLLs for data communication applications","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; University of Alberta","funders":"","keywords":"Computer science; Phase-locked loop; Jitter; Telecommunications","score_opus":0.039410980854734004,"score_gpt":0.3178918653841159,"score_spread":0.2784808845293819,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1639935035","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0043575857,0.00016527725,0.9681574,0.0025400221,0.00046307038,0.006773946,0.0035054523,0.0017928974,0.012244317],"genre_scores_gemma":[0.9211007,0.000652096,0.057270467,0.00018055062,0.00055839063,0.015129959,0.0037833177,0.00015179483,0.001172739],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99830645,0.0000136638955,0.0005456344,0.0005803407,0.00027181886,0.00028208332],"domain_scores_gemma":[0.9970615,0.0007967011,0.00018755035,0.0017107466,0.00016050319,0.00008299108],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00023803444,0.00030558268,0.0002939746,0.00025138658,0.0003651883,0.000101773665,0.0013559448,0.00017382056,0.000010826151],"category_scores_gemma":[0.00004668136,0.00030570323,0.000077786055,0.00024201798,0.000113057125,0.00019127472,0.00010315475,0.0002029083,0.00019806316],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014580526,0.00045078874,0.000018940242,0.00022620763,0.0004451125,4.6492391e-7,0.00008566312,0.12063813,0.0050318795,0.8164031,0.014599494,0.04195441],"study_design_scores_gemma":[0.010190138,0.00059408246,0.00033726642,0.002335876,0.00041132077,0.000053510088,0.001775174,0.11329818,0.02637267,0.09097758,0.750761,0.002893215],"about_ca_topic_score_codex":0.000014942942,"about_ca_topic_score_gemma":0.000008610841,"teacher_disagreement_score":0.9167431,"about_ca_system_score_codex":0.000323697,"about_ca_system_score_gemma":0.00002396905,"threshold_uncertainty_score":0.9999395},"labels":[],"label_agreement":null},{"id":"W1648691657","doi":"10.1109/iscas.1999.777795","title":"An exact BIBO stability condition for Bode-type variable-amplitude digital equalizers","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"BIBO stability; Amplitude; Control theory (sociology); Transfer function; Mathematics; Multiplier (economics); Variable (mathematics); Bode plot; Amplitude distortion; Computer science; Mathematical analysis; Bandwidth (computing); Engineering; Nonlinear system; Physics; Telecommunications; Nonlinear distortion","score_opus":0.030343644131128167,"score_gpt":0.2919378162601929,"score_spread":0.2615941721290647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1648691657","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11313561,0.00004932335,0.86758316,0.0000065006834,0.00032318497,0.00026888063,0.00007816352,0.0011650166,0.017390167],"genre_scores_gemma":[0.9746942,0.000015175453,0.024992574,0.00002217942,0.000013686199,0.000038607835,0.00008490284,0.000020928568,0.00011778238],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99931026,0.000007144501,0.00017218487,0.00017961692,0.000081871636,0.0002489499],"domain_scores_gemma":[0.99952954,0.00007394265,0.000017969649,0.0002900743,0.0000460111,0.000042455576],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011598999,0.00012830542,0.00012624277,0.000049007383,0.00005385144,0.000058913603,0.00011240917,0.00008335968,0.00030445025],"category_scores_gemma":[0.00012638027,0.0001162399,0.000025824538,0.00015782336,0.00004249603,0.0005011001,0.000010621808,0.00006702539,0.000013238826],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000086600216,0.0004876476,0.008235443,0.00040632792,0.00023692742,0.0000030746796,0.0002029046,0.048887324,0.055683885,0.85198355,0.0046025543,0.029183779],"study_design_scores_gemma":[0.0023059365,0.0010095909,0.0005440775,0.00003714671,0.000058611364,0.0000095236965,0.0024179253,0.03509349,0.18472509,0.29720548,0.4750162,0.0015769469],"about_ca_topic_score_codex":0.0000018807427,"about_ca_topic_score_gemma":0.0000015001732,"teacher_disagreement_score":0.86155856,"about_ca_system_score_codex":0.00006990494,"about_ca_system_score_gemma":0.000012570053,"threshold_uncertainty_score":0.47401255},"labels":[],"label_agreement":null},{"id":"W166162649","doi":"10.1109/mnrc15848.2009.5338943","title":"Edge equalizer for high-speed electrical backplane transmission","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Equalizer; Computer science; Electronic engineering; Enhanced Data Rates for GSM Evolution; Nyquist frequency; Transmission (telecommunications); Nyquist–Shannon sampling theorem; Engineering; Bandwidth (computing); Telecommunications; Computer hardware","score_opus":0.015287105194752303,"score_gpt":0.25851470268238724,"score_spread":0.24322759748763495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W166162649","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011741332,0.00047126468,0.9724218,0.00043668694,0.00015670242,0.00024125242,0.0000042702654,0.0017683121,0.012758362],"genre_scores_gemma":[0.94072163,0.00021894964,0.056207877,0.00013761978,0.000062979525,0.000008810876,0.000020620502,0.000016542348,0.0026049463],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994811,0.0000022336749,0.00012504574,0.00010542304,0.00006531857,0.00022088827],"domain_scores_gemma":[0.9998103,0.000033111948,0.0000073041765,0.00010858069,0.000010916783,0.000029798017],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000032572312,0.00009936163,0.000114132534,0.00004791197,0.000032075903,0.000009070716,0.00010805178,0.00008515742,0.00014118926],"category_scores_gemma":[0.000010326777,0.00007741304,0.000028586237,0.00010032107,0.000009368669,0.0000634479,0.0000039573647,0.00007513164,0.000020975198],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003811387,0.000053362834,0.000010619566,0.000023114597,0.00001997538,0.0000027346646,0.000025705835,0.0014231323,0.06922791,0.06870726,0.034259845,0.82620823],"study_design_scores_gemma":[0.0016058307,0.0006175289,0.00030378602,0.000023545863,0.000024578296,0.000005861595,0.00002816217,0.04609488,0.47715366,0.07333336,0.40026766,0.0005411422],"about_ca_topic_score_codex":5.8921546e-7,"about_ca_topic_score_gemma":1.8160108e-7,"teacher_disagreement_score":0.92898035,"about_ca_system_score_codex":0.000023520963,"about_ca_system_score_gemma":0.000002601121,"threshold_uncertainty_score":0.31568122},"labels":[],"label_agreement":null},{"id":"W1668923173","doi":"10.1109/iscas.2003.1205649","title":"A new CMOS charge pump for low-voltage (1V) high-speed PLL applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; CMOS; Charge pump; Voltage; Electronic engineering; Low-power electronics; Power (physics); Electrical engineering; Phase frequency detector; PLL multibit; Power consumption; Computer science; Engineering; Capacitor; Physics; Phase noise","score_opus":0.011429521945515385,"score_gpt":0.23373875724418475,"score_spread":0.22230923529866936,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1668923173","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002767407,0.00017777334,0.97643775,0.00007499371,0.0001906205,0.00062655454,0.000021874877,0.0014454335,0.0182576],"genre_scores_gemma":[0.8332404,0.00028011558,0.12771195,0.00021299784,0.00017853524,0.0007217986,0.000049094942,0.00009467257,0.037510432],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99936587,0.0000015858553,0.0001522567,0.00016003339,0.000065318425,0.00025495284],"domain_scores_gemma":[0.99958074,0.000042678446,0.000017945269,0.00029212347,0.000018715285,0.000047820216],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000035946472,0.00013046816,0.00012607234,0.000054250795,0.00006009551,0.000016817272,0.00016636928,0.00008092446,0.00040313805],"category_scores_gemma":[0.00003318731,0.00011897863,0.000038162278,0.00015350297,0.000016951475,0.000097827615,0.000018395087,0.00007915878,0.0001691331],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000068677655,0.00008113025,0.00017966414,0.0001565691,0.0001035079,0.0000013039315,0.0000676024,0.0023257837,0.0497075,0.8446916,0.040350668,0.06232782],"study_design_scores_gemma":[0.00064252166,0.000030385647,0.000029048053,0.000009589391,0.000014506589,0.0000015894433,0.00009168716,0.0022812302,0.19471799,0.022653513,0.7792393,0.00028866617],"about_ca_topic_score_codex":0.0000048820784,"about_ca_topic_score_gemma":0.000003998997,"teacher_disagreement_score":0.8487258,"about_ca_system_score_codex":0.000038301332,"about_ca_system_score_gemma":0.000010243416,"threshold_uncertainty_score":0.48518077},"labels":[],"label_agreement":null},{"id":"W1674321717","doi":"10.1109/mwscas.2015.7282114","title":"A 12.88 MS/s 0.28 pJ/conv.step 8-bit stage-interleaved pulse-shrinking time-to-digital converter in 130 nm CMOS","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Kingston Health Sciences Centre; Toronto Metropolitan University","funders":"","keywords":"CMOS; Linearity; Time-to-digital converter; Electronic engineering; Least significant bit; Dynamic range; Integral nonlinearity; Computer science; Materials science; Voltage; Converters; Engineering; Electrical engineering","score_opus":0.019666708664304172,"score_gpt":0.2304676751434097,"score_spread":0.21080096647910554,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1674321717","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28449184,0.00028831747,0.22066894,0.0006437236,0.0014238887,0.0013890133,0.00007562572,0.0060596685,0.48495898],"genre_scores_gemma":[0.96932614,0.000009598277,0.005045234,0.00023287203,0.00007008961,0.00006278906,0.000018218187,0.00007096142,0.02516408],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984299,0.000010351755,0.00040056085,0.00034788315,0.0002450717,0.00056620844],"domain_scores_gemma":[0.9992762,0.000050032028,0.000036458954,0.0004534488,0.000044481305,0.00013937363],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00013296766,0.00031334505,0.00034018676,0.00023892632,0.000028695944,0.00012570874,0.0004501445,0.00015677522,0.00096520025],"category_scores_gemma":[0.000099609824,0.00028878538,0.000060064467,0.00018533863,0.000056968198,0.00054036017,0.0002758003,0.00030142494,0.0022797359],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031660078,0.00046833482,0.026659759,0.00037869994,0.000544156,0.0005951284,0.0034844244,0.02441667,0.0077656317,0.0029089858,0.09742677,0.83503485],"study_design_scores_gemma":[0.004900537,0.0006499378,0.001150118,0.00041338426,0.00003191119,0.00004155145,0.0041629057,0.27927157,0.019635057,0.0025334454,0.68479824,0.0024113385],"about_ca_topic_score_codex":0.00003430942,"about_ca_topic_score_gemma":0.00007831428,"teacher_disagreement_score":0.8326235,"about_ca_system_score_codex":0.0002311952,"about_ca_system_score_gemma":0.000019994195,"threshold_uncertainty_score":0.9999564},"labels":[],"label_agreement":null},{"id":"W1675565185","doi":"10.1109/iscas.2004.1329017","title":"Shunt-peaking in MCML gates and its application in the design of a 20 Gb/s half-rate phase detector","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Detector; CMOS; Shunt (medical); Electronic engineering; Logic gate; Current-mode logic; Computer science; Fabrication; Electrical engineering; Engineering; Medicine","score_opus":0.022543940568083433,"score_gpt":0.26593959646983134,"score_spread":0.24339565590174791,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1675565185","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8114586,0.0005265318,0.18711059,0.0001132533,0.000017123524,0.00036380248,0.0000015179355,0.00014290158,0.0002657042],"genre_scores_gemma":[0.9962283,0.00014513823,0.0035152424,0.000016985186,0.000004801031,0.000077539844,9.773304e-7,0.0000069077055,0.000004140842],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996098,0.000009334513,0.00013875563,0.00008645735,0.00004347407,0.000112158625],"domain_scores_gemma":[0.9998178,0.00004834883,0.000019277619,0.00010067986,0.0000072472544,0.000006646086],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001370366,0.00007160019,0.0000824256,0.000075213036,0.000013405847,0.0000062738695,0.00010719322,0.000039283714,0.0000034272898],"category_scores_gemma":[0.000030361964,0.00005173569,0.0000058850137,0.00019257059,0.000019408455,0.00009218502,0.000017487575,0.00007911968,0.0000020112068],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047596284,0.00016144765,0.00074977154,0.00013946653,0.000019292524,0.000009717392,0.0012380347,0.27322546,0.6406961,0.012068438,0.000011496954,0.07163318],"study_design_scores_gemma":[0.0030540759,0.0002663971,0.0015396546,0.0001394472,0.000011922867,0.000006488559,0.0013539956,0.1718022,0.8017287,0.019035146,0.0007170612,0.00034490184],"about_ca_topic_score_codex":0.000020192281,"about_ca_topic_score_gemma":0.000060032664,"teacher_disagreement_score":0.18476969,"about_ca_system_score_codex":0.000027042357,"about_ca_system_score_gemma":0.0000035719504,"threshold_uncertainty_score":0.21097203},"labels":[],"label_agreement":null},{"id":"W1677344072","doi":"10.1109/icecs.1999.812212","title":"New circuit techniques based on a high performance frequency-to-voltage converter","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Electronic engineering; Computer science; Voltage; Waveform; Phase-locked loop; CMOS; Electrical engineering; Phase noise; Engineering","score_opus":0.011168739107725032,"score_gpt":0.20966051163240323,"score_spread":0.1984917725246782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1677344072","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01681373,0.000026926375,0.854981,0.000060702903,0.00026043758,0.0002526085,0.0000034715551,0.0027337137,0.12486743],"genre_scores_gemma":[0.9451721,0.000025662548,0.052625794,0.0005404661,0.000020091968,0.000046324294,0.0000019994081,0.000026744354,0.0015408613],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993172,0.0000037071807,0.0001376684,0.00016612136,0.0001208913,0.00025440316],"domain_scores_gemma":[0.9995628,0.000019889529,0.000011465842,0.0003351416,0.000014525112,0.000056204946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000049571692,0.00016108362,0.00012750766,0.00012437058,0.000036444457,0.000016072141,0.00017883578,0.0000856406,0.0007090694],"category_scores_gemma":[0.000024012486,0.00013862934,0.000022433804,0.0001891954,0.000017647182,0.00010740013,0.000011844677,0.00013991285,0.00018728363],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014606665,0.000098781544,0.006366474,0.00017201173,0.000060219973,0.00002565022,0.00010219618,0.005737417,0.058500394,0.14371264,0.035386316,0.7498233],"study_design_scores_gemma":[0.0004212184,0.0004033375,0.000728219,0.00009928047,0.00000957702,0.0000034548693,0.000040431398,0.00747118,0.8990237,0.008676769,0.08248013,0.0006426966],"about_ca_topic_score_codex":0.000010180233,"about_ca_topic_score_gemma":0.0000022025383,"teacher_disagreement_score":0.9283583,"about_ca_system_score_codex":0.00007209569,"about_ca_system_score_gemma":0.000016381446,"threshold_uncertainty_score":0.77638125},"labels":[],"label_agreement":null},{"id":"W1678954651","doi":"10.1109/mwscas.2015.7282113","title":"0.25&amp;#x2013;4 ns 185 MS/s 4-bit pulse-shrinking time-to-digital converter in 130 nm CMOS using a 2-step conversion scheme","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Linearity; Figure of merit; Materials science; Time-to-digital converter; Electronic engineering; Pulse (music); Pulse-width modulation; Voltage; Optoelectronics; Electrical engineering; Engineering; Jitter","score_opus":0.03491197145130761,"score_gpt":0.2508706109621616,"score_spread":0.215958639510854,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1678954651","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7078603,0.00022023014,0.23631169,0.00020050882,0.00075516634,0.0006522027,0.000024724835,0.0023121263,0.05166304],"genre_scores_gemma":[0.9388176,0.000010996782,0.056786187,0.00020558323,0.00008872511,0.000022441185,0.000028644568,0.000080634134,0.003959168],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99849045,0.000009431668,0.0003472554,0.00033274235,0.00027771422,0.00054242025],"domain_scores_gemma":[0.9993139,0.000041653635,0.000040109917,0.00039723364,0.00006384434,0.00014327743],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00012960272,0.00029480216,0.0003118846,0.0002755757,0.000050245955,0.00010289461,0.00033965358,0.00018576306,0.00061685],"category_scores_gemma":[0.000092968214,0.0002851479,0.000055396955,0.0003699196,0.00006958188,0.0006921895,0.00030358342,0.00026847064,0.0021697995],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006480015,0.0012647653,0.1701938,0.001337166,0.0012465453,0.00047069843,0.005563907,0.098168276,0.21072505,0.005437747,0.13469891,0.3702451],"study_design_scores_gemma":[0.0036120326,0.00021868017,0.00048388488,0.0004687706,0.00003687509,0.000065750966,0.0016099558,0.4545526,0.014229786,0.0012565589,0.5214728,0.0019923311],"about_ca_topic_score_codex":0.00004818951,"about_ca_topic_score_gemma":0.000017770753,"teacher_disagreement_score":0.38677388,"about_ca_system_score_codex":0.00032052599,"about_ca_system_score_gemma":0.00003121214,"threshold_uncertainty_score":0.99996006},"labels":[],"label_agreement":null},{"id":"W1686925915","doi":"10.1109/iwsoc.2004.1","title":"10 GHz PLL using active shunt-peaked MCML gates and improved frequency acquisition XOR phase detector in 0.18 /spl mu/m CMOS","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; CMOS; Detector; Electronic engineering; Electronic circuit; Phase detector; XOR gate; Phase frequency detector; Logic gate; Electrical engineering; Engineering; Computer science; Physics; Optoelectronics; Voltage; Charge pump; Phase noise","score_opus":0.02516838873262775,"score_gpt":0.31064195702394887,"score_spread":0.2854735682913211,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1686925915","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8598618,0.00009915035,0.120474145,0.00039048435,0.0007137089,0.004531269,0.0012921304,0.0015328951,0.011104411],"genre_scores_gemma":[0.98980904,0.000042320906,0.0066857357,0.00004188159,0.00026514483,0.002568363,0.00017268377,0.000081903905,0.0003329114],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982689,0.000018881601,0.000554599,0.0005401543,0.00026152274,0.00035592203],"domain_scores_gemma":[0.99885345,0.00029794624,0.00019155243,0.00044125647,0.00013029054,0.00008551173],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013445866,0.0003640146,0.000327061,0.00042700008,0.00017835535,0.00007335323,0.0003885242,0.00021107483,0.000092723494],"category_scores_gemma":[0.000051703653,0.000364511,0.000102362166,0.0003271803,0.00008714337,0.00022961061,0.00003303498,0.00022977035,0.00013817036],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020171483,0.0021812918,0.00012607765,0.0006258484,0.0010783126,0.000028827857,0.0008163261,0.21739292,0.6464241,0.053306285,0.0010116003,0.07499122],"study_design_scores_gemma":[0.030675255,0.002623581,0.0012094456,0.0070698303,0.00038803028,0.00017137728,0.00471941,0.40326178,0.51059014,0.023407035,0.011014853,0.0048692734],"about_ca_topic_score_codex":0.000031760344,"about_ca_topic_score_gemma":0.000013267044,"teacher_disagreement_score":0.18586886,"about_ca_system_score_codex":0.0008991837,"about_ca_system_score_gemma":0.000030543648,"threshold_uncertainty_score":0.9998807},"labels":[],"label_agreement":null},{"id":"W1719451509","doi":"10.1109/iscas.2006.1693367","title":"A CMOS circuit for embedded GHz measurement of digital signal rise time degradation","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Fonds Québécois de la Recherche sur la Nature et les Technologies","keywords":"Jitter; Undersampling; Electronic engineering; Computer science; CMOS; Time domain; Asynchronous communication; Sampling (signal processing); Static timing analysis; Asynchronous circuit; Detector; Chip; SIGNAL (programming language); Clock signal; Synchronous circuit; Engineering; Telecommunications","score_opus":0.021427451678271207,"score_gpt":0.2114843919487897,"score_spread":0.1900569402705185,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1719451509","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034310203,0.00016520308,0.9451886,0.000027641783,0.000073971736,0.00030795895,0.00003490861,0.0006353078,0.019256216],"genre_scores_gemma":[0.994164,0.00000357601,0.0048374315,0.0000034734046,0.000015986565,0.000037901278,0.000020324716,0.000013322817,0.00090397726],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99947995,0.0000018070837,0.00016690325,0.00008352687,0.0001478523,0.00011997952],"domain_scores_gemma":[0.99978983,0.000019312556,0.000025156776,0.00010282582,0.000053071617,0.000009809456],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006629935,0.00008216065,0.00009696518,0.000045854245,0.000016094973,0.000015228086,0.0000768697,0.000037174144,0.000047008863],"category_scores_gemma":[0.000020037774,0.0000733129,0.00003675993,0.00006437013,0.000019118306,0.0001663832,0.000012674829,0.000031157666,0.0000129197115],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054990454,0.00045689,0.0015065196,0.0003652671,0.00028059492,0.0000027327405,0.0001056276,0.100537285,0.45093274,0.02564225,0.040401697,0.37971342],"study_design_scores_gemma":[0.0022249448,0.0003314809,0.0005850095,0.000091766546,0.00007481788,0.0000041572816,0.0002599806,0.1745913,0.71695405,0.07459142,0.029512301,0.00077873433],"about_ca_topic_score_codex":0.000002024186,"about_ca_topic_score_gemma":0.0000024712524,"teacher_disagreement_score":0.9598538,"about_ca_system_score_codex":0.000046426918,"about_ca_system_score_gemma":0.0000065300082,"threshold_uncertainty_score":0.29896134},"labels":[],"label_agreement":null},{"id":"W1731155812","doi":"10.1109/pacrim.2001.953691","title":"A Hammerstein type equalizer for the Wiener type fiber-wireless channel","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Nonlinear distortion; Computer science; Channel (broadcasting); Nonlinear system; Distortion (music); Multipath propagation; Wireless; Electronic engineering; Compensation (psychology); Radio over fiber; Control theory (sociology); Polynomial; Telecommunications; Mathematics; Engineering; Physics; Amplifier; Bandwidth (computing)","score_opus":0.0560671629303226,"score_gpt":0.257135251457973,"score_spread":0.2010680885276504,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1731155812","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0924947,0.027430901,0.52595395,0.0067237997,0.011040172,0.0035006667,0.00006833056,0.010871566,0.32191595],"genre_scores_gemma":[0.95403117,0.0006910013,0.0022644694,0.00015713823,0.00009664695,0.00005754276,0.0000033216004,0.000037148962,0.042661555],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995198,0.000002729971,0.00009934294,0.00009988596,0.00006640914,0.00021178773],"domain_scores_gemma":[0.9996384,0.000076237004,0.000011986768,0.00022534306,0.000031763775,0.000016294027],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004179476,0.00010144637,0.000088714216,0.000028784703,0.00006684188,0.000014817061,0.00017889471,0.00006229202,0.00068135245],"category_scores_gemma":[0.000029168057,0.0000638333,0.00002821803,0.00016927229,0.000035852212,0.000064333566,0.000035594203,0.00007053041,0.00023480947],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052048683,0.000096478245,0.00003399319,0.00015873725,0.0004053533,0.000006700576,0.00066888356,0.03945432,0.0043328376,0.036317214,0.39867207,0.5198014],"study_design_scores_gemma":[0.000340101,0.00012210963,0.000008193295,0.000014589369,0.000024410521,0.0000028517015,0.0003846038,0.25888878,0.008619744,0.0016698057,0.72965676,0.00026807614],"about_ca_topic_score_codex":0.0000034026395,"about_ca_topic_score_gemma":0.0000047530325,"teacher_disagreement_score":0.8615365,"about_ca_system_score_codex":0.000019325455,"about_ca_system_score_gemma":0.0000013811791,"threshold_uncertainty_score":0.7460332},"labels":[],"label_agreement":null},{"id":"W1754664634","doi":"10.1109/test.2004.1387335","title":"A high-throughput 5 Gbps timing and jitter test module featuring localized processing","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"CMC Microsystems (Canada)","funders":"","keywords":"Jitter; Vernier scale; Computer science; Device under test; Computer hardware; Electronic engineering; Static timing analysis; Throughput; Printed circuit board; Digital signal processing; Embedded system; Engineering; Scattering parameters","score_opus":0.011475235056724995,"score_gpt":0.23032669380309267,"score_spread":0.2188514587463677,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1754664634","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6381934,0.0022353118,0.34166005,0.0012182246,0.00023342983,0.00031366953,0.0000058315436,0.004888294,0.011251756],"genre_scores_gemma":[0.8667857,0.00011844457,0.1320124,0.00009608599,0.00008395963,0.000016253272,0.0000018772938,0.000025805632,0.00085946603],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99933577,0.0000020782088,0.00014292695,0.0001772156,0.000084018866,0.00025800432],"domain_scores_gemma":[0.9997669,0.00002653385,0.000017214312,0.00014250018,0.000016800332,0.000030040825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000038085513,0.00014948228,0.0001415481,0.000057594512,0.00008396652,0.000050026334,0.0000961747,0.00007378064,0.000048228285],"category_scores_gemma":[0.000028517896,0.00012819009,0.0000132906525,0.00012074109,0.000051139363,0.00033472595,0.00007689449,0.0001401701,0.000022504344],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000058767173,0.000047055077,0.0021822047,0.00020277234,0.000033031112,0.000010055871,0.00028661144,0.026689904,0.0077505056,0.0006487668,0.0027987072,0.9593445],"study_design_scores_gemma":[0.002231325,0.000096292686,0.0022800511,0.00033557275,0.000053460997,0.00006517545,0.0006303061,0.63984317,0.24699546,0.0029348012,0.103220984,0.0013134213],"about_ca_topic_score_codex":0.0000038208163,"about_ca_topic_score_gemma":0.0000068656514,"teacher_disagreement_score":0.95803106,"about_ca_system_score_codex":0.000047036825,"about_ca_system_score_gemma":0.0000035701123,"threshold_uncertainty_score":0.522744},"labels":[],"label_agreement":null},{"id":"W1756751914","doi":"10.1109/icm.1998.825619","title":"A low-voltage current-controlled oscillator with low supply dependency","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Low voltage; Electrical engineering; Current (fluid); Dependency (UML); Voltage; Power (physics); Low-power electronics; BiCMOS; Optoelectronics; Electronic engineering; Materials science; Physics; Computer science; Engineering; Transistor","score_opus":0.007560185021642341,"score_gpt":0.20360140673681562,"score_spread":0.19604122171517327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1756751914","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6428607,0.00799904,0.24297905,0.00018408513,0.0017726446,0.0016683581,0.00004094243,0.008360299,0.094134845],"genre_scores_gemma":[0.9955972,0.00066501007,0.0020547821,0.000022323336,0.00005009798,0.00007805967,0.0000022783324,0.000031025516,0.0014992217],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990864,0.0000039254364,0.00019498414,0.00019181662,0.00018196553,0.00034094337],"domain_scores_gemma":[0.99956834,0.00003154969,0.000025040015,0.00029888237,0.000023868102,0.000052286974],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000033041448,0.00020601241,0.00025898824,0.00009302832,0.000053565498,0.000029033445,0.0002105038,0.000066383705,0.0011811993],"category_scores_gemma":[0.00002529648,0.0001439095,0.000051043062,0.00017326236,0.000045150544,0.0001876898,0.00003725676,0.00018778752,0.00026556902],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022898843,0.00069455255,0.014617592,0.0005992176,0.00055571966,0.00014621246,0.00043255594,0.0126247555,0.011392046,0.011466014,0.032874383,0.914368],"study_design_scores_gemma":[0.051663,0.00127129,0.0015690667,0.0009907465,0.00031758554,0.00012256429,0.0013725691,0.60809934,0.12813464,0.008461356,0.19263077,0.005367076],"about_ca_topic_score_codex":0.0000016583655,"about_ca_topic_score_gemma":0.000013299938,"teacher_disagreement_score":0.9090009,"about_ca_system_score_codex":0.000041623196,"about_ca_system_score_gemma":0.0000036973518,"threshold_uncertainty_score":0.99973184},"labels":[],"label_agreement":null},{"id":"W1765862379","doi":"10.1007/s00034-015-0147-9","title":"Adaptive Decision Feedback Equalizer with Hexagon EOM and Jitter Detection","year":2015,"lang":"en","type":"article","venue":"Circuits Systems and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Jitter; Equalizer; Adaptive equalizer; Computer science; Control theory (sociology); Psychology; Artificial intelligence; Telecommunications","score_opus":0.03299566150370319,"score_gpt":0.23486519598538613,"score_spread":0.20186953448168293,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1765862379","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34746233,0.007246292,0.64348346,0.0000048945485,0.00013858381,0.00016211516,0.000001989919,0.00028615945,0.0012141936],"genre_scores_gemma":[0.99937207,0.000034922447,0.00038912753,0.0000097370685,0.00008228517,0.000021481634,8.6980947e-7,0.000024795372,0.0000646935],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99925613,0.000011642144,0.00017106939,0.00020437867,0.00016724202,0.00018956274],"domain_scores_gemma":[0.9996982,0.000028201815,0.000048174163,0.000077448174,0.00007304875,0.00007491203],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014185495,0.00015548027,0.00018361057,0.00007898416,0.00010965055,0.00012981333,0.00005288874,0.00009419214,0.000001269158],"category_scores_gemma":[0.0000099611725,0.0001174945,0.000008452624,0.00013059721,0.00006672432,0.00036212272,0.000025238896,0.00012479005,0.0000028806833],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031885786,0.000010419092,0.00084001647,0.0002937305,0.000030061236,0.000012080218,0.0009528597,0.008956419,0.0038310455,0.00012223491,0.00007129694,0.98484796],"study_design_scores_gemma":[0.0062460294,0.001949012,0.0030637525,0.0053897384,0.00019361325,0.0010417292,0.032030545,0.90155345,0.019745616,0.010244853,0.015815312,0.002726318],"about_ca_topic_score_codex":0.000008596368,"about_ca_topic_score_gemma":0.000004106366,"teacher_disagreement_score":0.98212165,"about_ca_system_score_codex":0.000047446327,"about_ca_system_score_gemma":0.000012896661,"threshold_uncertainty_score":0.47912866},"labels":[],"label_agreement":null},{"id":"W1765960886","doi":"10.1109/ccece.2005.1557278","title":"A900MHz-2GHz low-swing low-power 0.18&amp;amp;#x03BC;m CMOS PLL","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; PLL multibit; CMOS; Swing; Charge pump; Voltage; Electrical engineering; Chip; Power (physics); Physics; Voltage-controlled oscillator; Low-power electronics; Loop (graph theory); Electronic engineering; Control theory (sociology); Engineering; Computer science; Power consumption; Capacitor; Phase noise; Mathematics; Acoustics","score_opus":0.014037321678479856,"score_gpt":0.23822683535211064,"score_spread":0.2241895136736308,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1765960886","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54749155,0.0008145431,0.22593465,0.00018084866,0.0013722153,0.00035244058,0.000020880452,0.0060244007,0.21780843],"genre_scores_gemma":[0.9515273,0.0000979179,0.030991413,0.00013675212,0.00015922991,0.000044752076,0.000033762342,0.00008359285,0.016925273],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99849164,0.000007673313,0.00036671152,0.00030913582,0.00023724504,0.000587573],"domain_scores_gemma":[0.999228,0.000055209195,0.00003764143,0.0005870778,0.00003904853,0.00005304352],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000083908024,0.0003177515,0.00026571893,0.00014348628,0.000104829836,0.000059677397,0.00035989453,0.00019584566,0.0017049978],"category_scores_gemma":[0.000046974394,0.00028748886,0.00009318874,0.00029120335,0.000083300656,0.0002967887,0.00013305132,0.00029528627,0.0012077602],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000056416295,0.0006978259,0.011293661,0.00065259833,0.00041894545,0.00008590263,0.0004656046,0.17103092,0.18825105,0.03655618,0.53645474,0.05403616],"study_design_scores_gemma":[0.00095179386,0.000036585567,0.0010163739,0.00015024254,0.000029892806,0.000018055007,0.00024303606,0.0033582703,0.048183758,0.010354762,0.93438184,0.0012753899],"about_ca_topic_score_codex":0.0000446453,"about_ca_topic_score_gemma":0.000091148526,"teacher_disagreement_score":0.40403572,"about_ca_system_score_codex":0.000110119676,"about_ca_system_score_gemma":0.000009455524,"threshold_uncertainty_score":0.99995774},"labels":[],"label_agreement":null},{"id":"W1766722743","doi":"10.1109/iscas.2006.1693121","title":"A Compact 190μW PLL for Clock Control and Distribution In Ultra-Large Scale ICs","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Phase-locked loop; Synchronizing; CMOS; Computer science; Quantization (signal processing); Multiplier (economics); Electronic engineering; Electrical engineering; Topology (electrical circuits); Engineering; Algorithm","score_opus":0.004734065112607011,"score_gpt":0.21751039210856826,"score_spread":0.21277632699596125,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1766722743","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33386466,0.00040942486,0.6625041,0.00010824448,0.000083870334,0.00029581145,0.0002819314,0.00044411496,0.0020078535],"genre_scores_gemma":[0.9989073,0.000032824963,0.00083878654,0.000014627927,0.000019372006,0.000017949485,0.000060903007,0.000007389031,0.00010080229],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99956775,0.0000023217538,0.00011911999,0.00008265257,0.000037178354,0.00019097733],"domain_scores_gemma":[0.99986535,0.000038804505,0.000010638107,0.00006352186,0.000009292043,0.000012414673],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000046834455,0.000077682584,0.000109298664,0.0000244354,0.00002824052,0.000013392556,0.000039829934,0.000055176228,0.000004686355],"category_scores_gemma":[0.000010204818,0.000068159316,0.000016478469,0.000059864204,0.000021709417,0.00006562287,0.0000042729816,0.000058068912,0.000001813279],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029883027,0.000944387,0.4741907,0.0007499552,0.00016572658,0.000015749285,0.00022464781,0.0934353,0.06887812,0.23365322,0.08060653,0.04683681],"study_design_scores_gemma":[0.011287477,0.00027181144,0.09700379,0.00009119071,0.000045936256,0.00001134453,0.00079150853,0.5815754,0.05908128,0.03001129,0.21883056,0.0009984026],"about_ca_topic_score_codex":0.000015689959,"about_ca_topic_score_gemma":0.000078207544,"teacher_disagreement_score":0.6650427,"about_ca_system_score_codex":0.00004013783,"about_ca_system_score_gemma":0.0000016172887,"threshold_uncertainty_score":0.2779456},"labels":[],"label_agreement":null},{"id":"W1770460136","doi":"10.1109/iwsoc.2004.55","title":"Reconfigurable 2.5 GHz phase-locked loop for system on chip applications","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary; Simon Fraser University; University of Alberta","funders":"","keywords":"Phase-locked loop; Jitter; Phase frequency detector; Charge pump; CMOS; Phase detector; Chip; Electronic engineering; Power supply rejection ratio; Electrical engineering; Voltage; Engineering; Capacitor","score_opus":0.027568129839720668,"score_gpt":0.30723829650018203,"score_spread":0.27967016666046135,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1770460136","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012389979,0.00010631952,0.816344,0.0016568899,0.0019542312,0.013107811,0.0034870524,0.0051763044,0.14577737],"genre_scores_gemma":[0.94231474,0.00007557447,0.0060445797,0.00015111141,0.0010494888,0.04471409,0.000940027,0.00021527208,0.004495094],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9971805,0.000019904166,0.00091087725,0.0008461904,0.00047991774,0.00056256045],"domain_scores_gemma":[0.9972833,0.0008337744,0.000320075,0.0011524175,0.00025694826,0.00015349955],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00028006095,0.00054817845,0.00052244234,0.0004976346,0.0005043938,0.00012680309,0.0010384266,0.0003055017,0.000028833327],"category_scores_gemma":[0.000048814967,0.00053683476,0.00029606154,0.00044936023,0.00009541021,0.00013661526,0.000022885915,0.00033366153,0.0011518162],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003587444,0.001059168,0.0000065478453,0.00061314245,0.0006400536,0.0000022415193,0.00008084094,0.27195382,0.0096568195,0.669948,0.014026804,0.031653795],"study_design_scores_gemma":[0.01999986,0.0022481026,0.00006823874,0.0069694575,0.00048062042,0.00010846873,0.0037556558,0.07464399,0.16515577,0.022366442,0.69993705,0.0042663715],"about_ca_topic_score_codex":0.000007705543,"about_ca_topic_score_gemma":0.000004249724,"teacher_disagreement_score":0.9299248,"about_ca_system_score_codex":0.001210052,"about_ca_system_score_gemma":0.000049828675,"threshold_uncertainty_score":0.9997083},"labels":[],"label_agreement":null},{"id":"W1774516360","doi":"10.1109/iscas.2002.1010505","title":"Fractional-N frequency synthesizer for wireless communications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Frequency synthesizer; Wireless; Direct digital synthesizer; Electronic engineering; Transceiver; Delta-sigma modulation; Computer science; Dither; Radio frequency; Engineering; Phase noise; Telecommunications; CMOS; Noise shaping","score_opus":0.029346179031097472,"score_gpt":0.2757102454225184,"score_spread":0.2463640663914209,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1774516360","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0058473316,0.00065115927,0.8067746,0.00029743803,0.00027178618,0.00023485877,0.000014216248,0.0012688526,0.18463975],"genre_scores_gemma":[0.8770069,0.00029207824,0.12178687,0.000039833543,0.000007466508,0.00014943091,0.0000043879277,0.000013252214,0.00069981767],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99972,0.000003895192,0.000086291504,0.000055206532,0.00003458247,0.00010004259],"domain_scores_gemma":[0.9994902,0.00012573019,0.000009232939,0.00034262633,0.000020503707,0.0000116894835],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003908602,0.000056252986,0.000056710254,0.000027420258,0.00007069936,0.000007236915,0.00016213444,0.000041072843,0.00011278719],"category_scores_gemma":[0.000055547636,0.000051266554,0.000021827325,0.000057866597,0.000035949324,0.00008574702,0.0000114310005,0.00005970059,0.000026993734],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.09815e-7,0.000029797062,0.0003414358,0.000017969216,0.0000373994,1.4913483e-7,0.0000148874105,0.00046788555,0.0033039756,0.97713166,0.0034098716,0.015244353],"study_design_scores_gemma":[0.00035183335,0.000027619224,0.00022799417,0.000022022177,0.000021410828,0.0000059589456,0.00053587777,0.013180929,0.04935782,0.2193118,0.7165608,0.00039597778],"about_ca_topic_score_codex":0.0000012145244,"about_ca_topic_score_gemma":0.0000050003455,"teacher_disagreement_score":0.87115955,"about_ca_system_score_codex":0.000026861186,"about_ca_system_score_gemma":0.0000044609715,"threshold_uncertainty_score":0.20905894},"labels":[],"label_agreement":null},{"id":"W1783643490","doi":"10.1109/iscas.2001.921841","title":"Fast-locking low-jitter integrated CMOS phase-locked loop","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Jitter; Voltage-controlled oscillator; PLL multibit; Charge pump; Phase noise; Voltage; Phase frequency detector; CMOS; Electronic engineering; Transconductance; Noise (video); Physics; Amplifier; Control theory (sociology); Computer science; Topology (electrical circuits); Engineering; Electrical engineering; Capacitor; Transistor","score_opus":0.018069315933289646,"score_gpt":0.23422422103891244,"score_spread":0.2161549051056228,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1783643490","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.63726467,0.00075218966,0.27508658,0.00033020412,0.0010147857,0.00035880506,0.000016753553,0.007477248,0.07769878],"genre_scores_gemma":[0.9870572,0.00014424947,0.005832497,0.000165073,0.000051503524,0.000027856966,0.0000086591635,0.00003902391,0.0066739027],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99918336,0.0000050221474,0.00020548012,0.00017220758,0.000111577705,0.00032237216],"domain_scores_gemma":[0.9996277,0.000021321903,0.000018454924,0.000270032,0.000025521958,0.000036942973],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00002865417,0.00018962774,0.00016000564,0.00010121281,0.000052869666,0.000030431434,0.00021588535,0.0001010241,0.0022808395],"category_scores_gemma":[0.000023531307,0.0001560087,0.00004109046,0.00025292483,0.000049649003,0.00016746201,0.000048762373,0.00022039148,0.00044377169],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008018808,0.00019974807,0.00038236668,0.00006668833,0.00013145138,0.000044814402,0.00029191704,0.0060980525,0.033128515,0.00097139727,0.038766775,0.91991025],"study_design_scores_gemma":[0.0025896847,0.00017653189,0.000029432256,0.00014120646,0.00003247908,0.00002126258,0.0012632987,0.59303766,0.22787236,0.0007519761,0.1730511,0.0010329769],"about_ca_topic_score_codex":0.0000037931186,"about_ca_topic_score_gemma":0.0000036437136,"teacher_disagreement_score":0.9188773,"about_ca_system_score_codex":0.000054905107,"about_ca_system_score_gemma":0.0000014720355,"threshold_uncertainty_score":0.99863124},"labels":[],"label_agreement":null},{"id":"W1797055701","doi":"10.1109/iscas.2003.1206313","title":"Clock recovery in high-speed multilevel serial links","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Oversampling; Baud; Computer science; Sampling (signal processing); SIGNAL (programming language); Clock recovery; Clock signal; Phase detector; Detector; CMOS; Electronic engineering; Algorithm; Real-time computing; Jitter; Computer hardware; Transmission (telecommunications); Engineering; Telecommunications","score_opus":0.013977496246322437,"score_gpt":0.22494847482320598,"score_spread":0.21097097857688354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1797055701","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93562764,0.00018819886,0.027171534,0.000045037334,0.0019006472,0.00018976757,0.000007881543,0.0012658817,0.033603385],"genre_scores_gemma":[0.97026664,0.00016164848,0.027866667,0.000042514668,0.000034954934,0.000009333025,0.0000032499804,0.000019026233,0.0015959821],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99946433,0.00000624959,0.00015469242,0.000114600676,0.000057402085,0.00020272395],"domain_scores_gemma":[0.9997765,0.000025850122,0.000009992648,0.00016208708,0.000008178966,0.00001743234],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005099886,0.000102661375,0.000115236035,0.00007275585,0.00001575248,0.000010227554,0.00009369555,0.00018061086,0.00020028626],"category_scores_gemma":[0.00006629991,0.000094306015,0.000018776025,0.00010504349,0.000016545495,0.00011111675,0.00002024794,0.00021654119,0.000071342576],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007905017,0.00025243053,0.0091856,0.00014617719,0.00013750352,0.000073426345,0.00025989738,0.57345724,0.03728356,0.10609561,0.014875219,0.25815427],"study_design_scores_gemma":[0.007953566,0.00034573235,0.010946218,0.00015480458,0.000025753145,0.000022327991,0.001053671,0.059314467,0.5385707,0.09224668,0.28697878,0.0023872817],"about_ca_topic_score_codex":0.000012197464,"about_ca_topic_score_gemma":0.000024274834,"teacher_disagreement_score":0.5141428,"about_ca_system_score_codex":0.000052458963,"about_ca_system_score_gemma":0.0000051187867,"threshold_uncertainty_score":0.38456878},"labels":[],"label_agreement":null},{"id":"W1800913809","doi":"10.1109/iscas.2002.1010189","title":"A CMOS phase-locked loop with an auto-calibrated VCO","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Voltage-controlled oscillator; Phase-locked loop; Phase noise; CMOS; Phase frequency detector; PLL multibit; Frequency synthesizer; Electronic engineering; Loop (graph theory); Sensitivity (control systems); Delay-locked loop; Engineering; Electrical engineering; Charge pump; Voltage; Capacitor","score_opus":0.014670217088221593,"score_gpt":0.24816009695194305,"score_spread":0.23348987986372147,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1800913809","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.61291283,0.00018097534,0.33172968,0.000046505284,0.00025006532,0.00026518962,0.000006450216,0.005871297,0.048736986],"genre_scores_gemma":[0.96504307,0.00002427,0.032677684,0.000054011332,0.0000102743015,0.000027592561,0.000008114163,0.000034238386,0.002120724],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994151,0.000007711854,0.00011297041,0.0001479205,0.00008418152,0.00023214145],"domain_scores_gemma":[0.9996505,0.00001023774,0.000012275333,0.0002651435,0.000016261505,0.0000456169],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003215916,0.00013864112,0.00011796503,0.00005150094,0.000040452782,0.00002247502,0.000120148856,0.000065487846,0.00040667393],"category_scores_gemma":[0.000012559294,0.00010209236,0.00001635829,0.00023914003,0.00004629705,0.00023447977,0.0000104252995,0.00010577995,0.00003783978],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003743028,0.0026222304,0.0073523317,0.00036973326,0.0015110536,0.00043572707,0.00087997544,0.062448725,0.22085929,0.24722715,0.03748337,0.4184361],"study_design_scores_gemma":[0.007093783,0.001796792,0.00013314257,0.00006654038,0.00007738183,0.0000699289,0.0019798616,0.23613305,0.49949604,0.0080603985,0.24347463,0.0016184603],"about_ca_topic_score_codex":0.0000025697798,"about_ca_topic_score_gemma":0.000007161586,"teacher_disagreement_score":0.41681767,"about_ca_system_score_codex":0.000021678696,"about_ca_system_score_gemma":0.00000943815,"threshold_uncertainty_score":0.44527945},"labels":[],"label_agreement":null},{"id":"W1803916727","doi":"10.1109/iscas.2006.1693512","title":"A new current-mode incremental signaling scheme with applications to Gb/s parallel links","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Swing; Electronic engineering; Bandwidth (computing); Computer science; CMOS; Electrical impedance; Scheme (mathematics); SIGNAL (programming language); Noise (video); Electrical engineering; Telecommunications; Engineering","score_opus":0.013781766266514221,"score_gpt":0.2665193860588595,"score_spread":0.25273761979234527,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1803916727","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014764632,0.0002850556,0.9755175,0.00009644397,0.000042025575,0.00031225948,0.0000053388535,0.00115672,0.007820028],"genre_scores_gemma":[0.4679528,0.000025704529,0.53104925,0.000040728806,0.00012647198,0.0001890932,0.000024427949,0.000025631944,0.00056586537],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993594,0.0000015526034,0.00014596619,0.00015963407,0.000114816314,0.0002185763],"domain_scores_gemma":[0.9997181,0.000009036765,0.000014837165,0.00019471634,0.000015515536,0.000047769616],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018646859,0.00013230745,0.00009823436,0.00006981887,0.0000544846,0.000023656728,0.0001683412,0.00006020443,0.000071040544],"category_scores_gemma":[0.0000018160453,0.000111789464,0.000018804783,0.00020972405,0.000015693111,0.00009526767,0.00004880938,0.00018132817,0.00009162852],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042389776,0.00020840885,0.011677942,0.00014832368,0.00013388011,0.0000048046195,0.000120410376,0.4455695,0.07723572,0.13812806,0.040229496,0.28650108],"study_design_scores_gemma":[0.0023494335,0.00022661261,0.0007440702,0.00020084831,0.00006393936,0.000012297815,0.00050826644,0.03695609,0.13366798,0.026166307,0.7972801,0.0018240713],"about_ca_topic_score_codex":0.000050882285,"about_ca_topic_score_gemma":0.0000449729,"teacher_disagreement_score":0.7570506,"about_ca_system_score_codex":0.000052796426,"about_ca_system_score_gemma":0.0000105512045,"threshold_uncertainty_score":0.45586422},"labels":[],"label_agreement":null},{"id":"W1821043348","doi":"10.1109/iscas.2001.921956","title":"An improved bang-bang phase detector for clock and data recovery applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"Jitter; Phase detector; Phase-locked loop; Voltage-controlled oscillator; Electronic engineering; CMOS; Detector; Charge pump; Phase noise; Phase frequency detector; Electronic circuit; Clock recovery; Physics; Computer science; Electrical engineering; Voltage; Capacitor; Clock signal; Engineering","score_opus":0.04283776307424038,"score_gpt":0.30938646775600176,"score_spread":0.2665487046817614,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1821043348","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014422658,0.0013028507,0.9812738,0.00005825136,0.000092020084,0.000542809,0.00029372817,0.0011179652,0.0008959375],"genre_scores_gemma":[0.8690866,0.00079710956,0.12866871,0.0000706351,0.00012593625,0.00043861783,0.00014460584,0.000041193238,0.000626543],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995373,0.0000015754208,0.00010275951,0.0001894943,0.00002799204,0.00014090874],"domain_scores_gemma":[0.99934155,0.00003504859,0.000013039629,0.0005697625,0.000010573416,0.000030058156],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000033501783,0.00008340963,0.00007717584,0.000036544203,0.000056890767,0.000023938996,0.00024634955,0.000050580376,0.000057050926],"category_scores_gemma":[0.000018546503,0.00007611401,0.000009977596,0.00006419365,0.000023242848,0.0002749333,0.00005376858,0.000050469247,0.000006843309],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005470313,0.00006315529,0.000022211392,0.00004392308,0.000026705931,2.295547e-7,0.000012904047,0.00016957657,0.024830794,0.0004991614,0.003746172,0.9705797],"study_design_scores_gemma":[0.000866608,0.0001827342,0.000012853425,0.0000049913724,0.00002242421,0.0000026040839,0.00012597856,0.70793515,0.01712057,0.0013070374,0.27217317,0.00024586704],"about_ca_topic_score_codex":0.0000019589381,"about_ca_topic_score_gemma":0.0000142530425,"teacher_disagreement_score":0.9703338,"about_ca_system_score_codex":0.000013536038,"about_ca_system_score_gemma":0.000001144522,"threshold_uncertainty_score":0.31038392},"labels":[],"label_agreement":null},{"id":"W1826188091","doi":"10.1109/iscas.2006.1693099","title":"A CMOS Integrated Linear Voltage-to-Pulse-Delay-Time Converter for Time Based Analog-to-Digital Converters","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":75,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"CMOS; Voltage; Inverter; Converters; Integrating ADC; Electronic engineering; Computer science; Time-to-digital converter; Pulse-width modulation; Power (physics); Electrical engineering; Voltage source; Engineering; Clock signal; Physics; Negative impedance converter","score_opus":0.006020081422505272,"score_gpt":0.20962764590892038,"score_spread":0.20360756448641512,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1826188091","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023779716,0.00001884235,0.96565485,0.00028148058,0.00030297038,0.000861606,0.0003083232,0.0027920469,0.0060001914],"genre_scores_gemma":[0.95125407,0.0000012856923,0.030305753,0.0011178483,0.00009557278,0.00021039024,0.00035992955,0.00011787044,0.016537309],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986706,0.000004366571,0.00034181788,0.0003391838,0.00014741284,0.00049661304],"domain_scores_gemma":[0.9993376,0.00009101915,0.00002581203,0.00034532306,0.00009637879,0.00010385494],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00006315181,0.00031754607,0.00032789086,0.00024706504,0.00005465139,0.00006925665,0.00031857492,0.00014659071,0.00064106955],"category_scores_gemma":[0.000055583587,0.00027530116,0.0001008874,0.00038036177,0.000056343426,0.00022090497,0.000054491,0.00012997596,0.0019267787],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003968864,0.00034113854,0.0013393958,0.00019438422,0.00043751398,0.00006587254,0.00012074252,0.06841528,0.116930366,0.0008528629,0.6467401,0.16416547],"study_design_scores_gemma":[0.0009990106,0.00027541124,0.00006438203,0.000040483505,0.00002333094,0.0000033332126,0.000056468565,0.8616868,0.021892196,0.00035339134,0.11403697,0.0005681655],"about_ca_topic_score_codex":0.00002148035,"about_ca_topic_score_gemma":0.0000063737893,"teacher_disagreement_score":0.93534905,"about_ca_system_score_codex":0.000113296046,"about_ca_system_score_gemma":0.000019668309,"threshold_uncertainty_score":0.9999699},"labels":[],"label_agreement":null},{"id":"W1838196265","doi":"10.1109/icecs.2000.911531","title":"Very short locking time PLL based on controlled gain technique","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; PLL multibit; Jitter; Voltage-controlled oscillator; Phase frequency detector; Charge pump; Control theory (sociology); Voltage; Frequency divider; Loop gain; Phase detector; Detector; Physics; Phase margin; Automatic frequency control; Electronic engineering; Computer science; Engineering; Optics; Electrical engineering; CMOS; Telecommunications; Operational amplifier; Control (management)","score_opus":0.01200708722710921,"score_gpt":0.21046838421081945,"score_spread":0.19846129698371023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1838196265","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00595167,0.00020968074,0.58982354,0.00014314169,0.00019403883,0.0008537583,0.00000567421,0.0058520064,0.3969665],"genre_scores_gemma":[0.98840195,0.00003217477,0.009070444,0.00015561788,0.000026885065,0.0001495648,0.0000025044958,0.000027781152,0.0021330803],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993488,0.000007475401,0.00016467828,0.00013640526,0.00011808989,0.00022452183],"domain_scores_gemma":[0.99960715,0.00008240603,0.000010517987,0.00026434378,0.000011541627,0.000024020826],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007939776,0.00015148014,0.00021076041,0.00012122624,0.000039017064,0.000014567979,0.00015129875,0.00010191094,0.0008689907],"category_scores_gemma":[0.000043357966,0.00012474261,0.000054991157,0.00011932523,0.000027093609,0.00006141211,0.000021105514,0.00015633636,0.00019828358],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017961118,0.00040997608,0.00085145904,0.00011966796,0.00024082912,0.00013371503,0.000050877552,0.6496428,0.104930006,0.0033292524,0.05885703,0.18125477],"study_design_scores_gemma":[0.00088749593,0.00008575394,0.00001118279,0.000042887343,0.00000945737,0.0000017590053,0.000012504972,0.9265688,0.06317327,0.00030538684,0.008655033,0.0002464836],"about_ca_topic_score_codex":4.266967e-7,"about_ca_topic_score_gemma":2.9173685e-7,"teacher_disagreement_score":0.9824503,"about_ca_system_score_codex":0.000061622195,"about_ca_system_score_gemma":0.0000016246756,"threshold_uncertainty_score":0.9514839},"labels":[],"label_agreement":null},{"id":"W1844584739","doi":"10.1109/icm.1998.825617","title":"A BiCMOS wide-lock range fully integrated PLL","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Voltage-controlled oscillator; Phase-locked loop; PLL multibit; Lock (firearm); Charge pump; BiCMOS; Dissipation; Electronic engineering; Electrical engineering; Voltage; Phase frequency detector; Power (physics); Block (permutation group theory); Computer science; Engineering; Physics; Phase noise; Transistor; Capacitor","score_opus":0.01629091974099571,"score_gpt":0.1918206959948307,"score_spread":0.17552977625383498,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1844584739","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16548967,0.0036202844,0.19700669,0.0009727996,0.0013291929,0.00057123957,0.00002525453,0.014921957,0.6160629],"genre_scores_gemma":[0.98259366,0.00036663044,0.008210765,0.0001262273,0.00002325104,0.000027231885,0.0000027893811,0.000024695284,0.008624745],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99946547,0.0000032910177,0.00013051888,0.00011085327,0.000076221484,0.00021363162],"domain_scores_gemma":[0.9997147,0.000025314808,0.000009905512,0.00020608479,0.000017252833,0.000026757083],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000022488193,0.00012436138,0.00011151312,0.000070352784,0.000030115209,0.000015453006,0.00016179579,0.00007420812,0.0015695898],"category_scores_gemma":[0.000039410766,0.00009824481,0.000028386574,0.00021420325,0.00003377037,0.00010706645,0.00003183789,0.00014026773,0.00051454676],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014704863,0.00015977383,0.0064056325,0.00011674254,0.00021794143,0.00007929897,0.0004573714,0.007637889,0.0043721832,0.012845397,0.4536126,0.51408046],"study_design_scores_gemma":[0.00094462326,0.00012423721,0.00029306943,0.000053235548,0.000020549773,0.0000146745,0.0006764576,0.12768406,0.019146169,0.0040041083,0.8463514,0.00068740646],"about_ca_topic_score_codex":0.000005167676,"about_ca_topic_score_gemma":0.000010156952,"teacher_disagreement_score":0.817104,"about_ca_system_score_codex":0.00003636214,"about_ca_system_score_gemma":0.0000010763915,"threshold_uncertainty_score":0.9993431},"labels":[],"label_agreement":null},{"id":"W1850200234","doi":"10.1109/mwscas.1998.759527","title":"Design of general-order shaping transfer functions for Bode-type variable-amplitude digital equalizers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Passband; Transfer function; Band-pass filter; Low-pass filter; High-pass filter; Control theory (sociology); Frequency response; Stopband; Amplitude; Cutoff frequency; Mathematics; Prototype filter; Digital filter; Filter (signal processing); Electronic engineering; Computer science; Physics; Engineering; Optics; Electrical engineering","score_opus":0.0771770210416063,"score_gpt":0.2593385319461152,"score_spread":0.18216151090450894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1850200234","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014364182,0.0002853463,0.9894668,0.000024898056,0.0002342814,0.00023086893,0.00002165214,0.0005774298,0.0077223405],"genre_scores_gemma":[0.7118241,0.000279281,0.27906734,0.00007758942,0.00006060507,0.000115462244,0.000027357803,0.000067577035,0.00848065],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993574,0.0000031424272,0.00020576286,0.00013106513,0.00007682193,0.00022577964],"domain_scores_gemma":[0.99966985,0.000077594144,0.000009030841,0.0001658192,0.00005456079,0.00002312954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004286134,0.00012439812,0.00014557039,0.00006781112,0.000047870504,0.000023401326,0.00011513187,0.00007718898,0.00042727095],"category_scores_gemma":[0.000039072103,0.000112841924,0.000032544827,0.00021701105,0.00003438284,0.00021658084,0.000013556497,0.000061132225,0.000015684273],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027014947,0.00010388508,0.00008265486,0.00014893942,0.00026882518,7.698837e-7,0.00015663619,0.8776985,0.04085359,0.031884965,0.009053736,0.039720487],"study_design_scores_gemma":[0.0015685946,0.0004001801,0.000012418291,0.00005818589,0.00008889487,0.0000058309115,0.00043152802,0.87025917,0.025763787,0.012103162,0.08850794,0.00080033403],"about_ca_topic_score_codex":0.0000016561377,"about_ca_topic_score_gemma":2.895835e-7,"teacher_disagreement_score":0.71039945,"about_ca_system_score_codex":0.000024894282,"about_ca_system_score_gemma":0.0000040613654,"threshold_uncertainty_score":0.46783173},"labels":[],"label_agreement":null},{"id":"W1850277960","doi":"10.1109/iscas.2004.1329333","title":"Low complexity digital PLL for instant acquisition CDR","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Asynchronous communication; Phase-locked loop; Computer science; Field-programmable gate array; Electronic engineering; Application-specific integrated circuit; Digital signal processing; Computer hardware; Ultra low power; CMOS; Digital signal; Low-power electronics; Power (physics); Electrical engineering; Engineering; Jitter; Physics; Telecommunications","score_opus":0.02245615070932063,"score_gpt":0.24181194756067062,"score_spread":0.21935579685134998,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1850277960","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1988363,0.0000454854,0.7794977,0.000105311825,0.00016517767,0.00019632492,0.00006761228,0.0015059634,0.019580116],"genre_scores_gemma":[0.98344684,0.000013981883,0.01628833,0.000038589,0.000020677768,0.000020291616,0.000028920855,0.000010880933,0.00013149362],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99964267,3.567191e-7,0.00008894374,0.00007820335,0.000048955862,0.00014084623],"domain_scores_gemma":[0.99984866,0.000008935642,0.000008140911,0.00010551951,0.000012872647,0.000015891837],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000012745688,0.00007363867,0.000068749425,0.000027600838,0.000035083973,0.000023964156,0.00007837591,0.000037813523,0.000024163352],"category_scores_gemma":[0.000008724424,0.0000642367,0.000025263655,0.000051897383,0.00004036554,0.00021332852,0.000023618988,0.000038816383,0.000026566902],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004829784,0.0002376212,0.00032221418,0.00029872567,0.00008190625,0.0000096978765,0.00020934084,0.06564528,0.008280139,0.78241146,0.0021170976,0.14033823],"study_design_scores_gemma":[0.0027516247,0.00038740068,0.00074170757,0.00009262411,0.0000133785525,0.000011257249,0.00091596413,0.0062199393,0.23212685,0.70734656,0.048640687,0.00075198984],"about_ca_topic_score_codex":7.8432936e-7,"about_ca_topic_score_gemma":0.0000032519704,"teacher_disagreement_score":0.7846105,"about_ca_system_score_codex":0.000063307205,"about_ca_system_score_gemma":0.0000030855895,"threshold_uncertainty_score":0.26194966},"labels":[],"label_agreement":null},{"id":"W1851494072","doi":"10.1109/ccece.2003.1226383","title":"Architectures and design considerations of CMOS charge pumps for phase-locked loops","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Charge pump; Phase-locked loop; Voltage; Charge (physics); Electronic engineering; Noise (video); Electrical engineering; Phase noise; Computer science; Engineering; Materials science; Physics; Capacitor","score_opus":0.03367928812542111,"score_gpt":0.27747060828336495,"score_spread":0.24379132015794383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1851494072","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11081573,0.0002817569,0.8873155,0.000158599,0.000055720084,0.00035945163,0.000021629816,0.00036489288,0.0006267064],"genre_scores_gemma":[0.8699026,0.000036411733,0.12990808,0.000032157328,0.000010174316,0.00005072199,0.0000023371729,0.00000912941,0.00004837417],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996598,0.0000021958238,0.00011554421,0.00007614349,0.000035867783,0.00011045902],"domain_scores_gemma":[0.99978334,0.00007782519,0.000013562172,0.00009268126,0.000016708276,0.000015913032],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000032223154,0.00007455832,0.000100006284,0.000049663566,0.000042495445,0.00000703979,0.00003618988,0.000037250284,0.000033835033],"category_scores_gemma":[0.00006062393,0.000062275045,0.0000160741,0.000037672133,0.000056327426,0.000029668177,0.000011530399,0.000041848423,0.0000013146431],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007050638,0.0003141039,0.000107133514,0.00037478175,0.0003166438,0.0000070445803,0.0012060936,0.28758323,0.38519263,0.25242317,0.0033959416,0.069008715],"study_design_scores_gemma":[0.0016886385,0.00017586813,0.000016366073,0.000017016293,0.000014633723,0.000007769968,0.00009290302,0.0074533154,0.8619562,0.1275813,0.0008595179,0.00013650615],"about_ca_topic_score_codex":0.0000022333531,"about_ca_topic_score_gemma":0.0000043511836,"teacher_disagreement_score":0.7590869,"about_ca_system_score_codex":0.000010395991,"about_ca_system_score_gemma":0.000007093688,"threshold_uncertainty_score":0.25395027},"labels":[],"label_agreement":null},{"id":"W1851834615","doi":"10.1109/iscas.2006.1693789","title":"A 0.18-μm CMOS Clock and Data Recovery Circuit with Extended Operation Range","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; CMOS; Pseudorandom binary sequence; Electronic engineering; Electrical engineering; Dissipation; Data recovery; Clock recovery; Detector; Phase detector; Clock skew; Computer science; Physics; Clock signal; Voltage; Engineering; Binary number; Computer hardware","score_opus":0.02838997646324373,"score_gpt":0.24175055575213789,"score_spread":0.21336057928889415,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1851834615","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21620406,0.0032614789,0.689514,0.00025054315,0.00032140844,0.0006517062,0.000099140685,0.002953937,0.08674372],"genre_scores_gemma":[0.98616594,0.0002735848,0.012039997,0.000035045963,0.000049943086,0.000018641396,0.000076162585,0.000018771378,0.0013218988],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99953103,0.0000030671943,0.00009762677,0.00017269855,0.00006985292,0.00012572919],"domain_scores_gemma":[0.999587,0.000013412653,0.000010469598,0.00036780632,0.00000938245,0.000011944682],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000041054784,0.00009260664,0.00008583254,0.000035982055,0.000039254162,0.000035541612,0.00014469751,0.0000454764,0.000077956516],"category_scores_gemma":[0.0000074986165,0.000071234324,0.0000050487824,0.00006723056,0.000028578397,0.00035966278,0.00006741249,0.00006672807,0.000009761894],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000116644616,0.0002470759,0.015534284,0.00037306937,0.00030508614,0.00009022645,0.00012878106,0.040511254,0.018943775,0.071226,0.11611183,0.736412],"study_design_scores_gemma":[0.009931414,0.0012254417,0.05495677,0.00035482112,0.000287628,0.00031318082,0.001837249,0.36599976,0.050000455,0.07115815,0.43978232,0.0041528107],"about_ca_topic_score_codex":0.000027415435,"about_ca_topic_score_gemma":0.00009927584,"teacher_disagreement_score":0.7699619,"about_ca_system_score_codex":0.000018124263,"about_ca_system_score_gemma":0.000004036339,"threshold_uncertainty_score":0.29048514},"labels":[],"label_agreement":null},{"id":"W1858411388","doi":"10.1109/test.2004.1387389","title":"A high-resolution flash time-to-digital converter and calibration scheme","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Jitter; Computer science; Time-to-digital converter; Flash (photography); Electronic engineering; Quantization (signal processing); Converters; Electronic circuit; CMOS; Clock signal; Electrical engineering; Engineering; Voltage; Physics","score_opus":0.005154954703060682,"score_gpt":0.1889651621999925,"score_spread":0.1838102074969318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1858411388","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48190898,0.00018550629,0.4915998,0.0013434392,0.00016103515,0.00031279467,0.00002347678,0.0032732405,0.021191724],"genre_scores_gemma":[0.9659617,0.000011851016,0.029896088,0.00011689372,0.000051922856,0.000011080932,0.000011729981,0.000011820042,0.003926922],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996768,0.0000010088369,0.000080633625,0.00008370825,0.00004962138,0.00010818457],"domain_scores_gemma":[0.99987495,0.0000070648694,0.0000055668497,0.0000799711,0.0000072254775,0.000025221983],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000012947029,0.00006821234,0.000058889655,0.00004095935,0.000020190704,0.000033981993,0.000042181,0.000043072025,0.00022973811],"category_scores_gemma":[0.000008789531,0.00006106813,0.000007786232,0.00005379412,0.000018308601,0.0003577156,0.000033883072,0.000040690455,0.0005872286],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024102486,0.000056857563,0.0008386932,0.000047937938,0.000088508794,0.0000030475287,0.00014826591,0.021745047,0.046752013,0.02129102,0.115333304,0.7936712],"study_design_scores_gemma":[0.00035280237,0.00005404041,0.00024147391,0.000012771338,0.000004256481,0.0000040823825,0.000026617132,0.7842802,0.021174226,0.0007484896,0.19285442,0.00024663628],"about_ca_topic_score_codex":8.247287e-7,"about_ca_topic_score_gemma":0.0000015975809,"teacher_disagreement_score":0.79342455,"about_ca_system_score_codex":0.00003401419,"about_ca_system_score_gemma":0.0000015920372,"threshold_uncertainty_score":0.7547832},"labels":[],"label_agreement":null},{"id":"W1859137248","doi":"10.1109/iwsoc.2004.61","title":"SOC design of an IF subsampling terminal for a gigabit wireless LAN with asymmetric equalization","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Gigabit; Computer science; Terminal (telecommunication); Equalization (audio); Bandwidth (computing); Wireless lan; Wireless; QAM; Quadrature amplitude modulation; Computer hardware; Base station; Electronic engineering; Computer network; Engineering; Bit error rate; Telecommunications; Channel (broadcasting)","score_opus":0.03550726622755309,"score_gpt":0.30874157059979124,"score_spread":0.27323430437223817,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1859137248","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02619876,0.000010555649,0.9687125,0.00008890739,0.00019960014,0.0020629775,0.00029110655,0.0005756078,0.0018599712],"genre_scores_gemma":[0.9632517,0.000024227162,0.03206836,0.000024431438,0.00021595114,0.0038761536,0.00027062363,0.00008436571,0.00018418561],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985125,0.000015028135,0.0004834922,0.00038649162,0.00033768397,0.00026477274],"domain_scores_gemma":[0.9984829,0.0005855345,0.00022377545,0.00043288406,0.00021206372,0.00006283012],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022034792,0.0002648685,0.00029064697,0.00045002255,0.00015690325,0.000051998744,0.00048679992,0.00014232918,0.0000041420544],"category_scores_gemma":[0.000035557478,0.00024000474,0.000086499196,0.00043116385,0.00005899843,0.00013911832,0.000013214432,0.00012134289,0.000026943848],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003336726,0.0003403975,0.00003300493,0.00021337948,0.0002108301,0.0000015805324,0.00012223289,0.8137054,0.0062215487,0.15765315,0.00020485603,0.020959962],"study_design_scores_gemma":[0.016636448,0.005834786,0.0008269693,0.007183081,0.0005662494,0.00016394068,0.004974732,0.61299294,0.2976807,0.03826837,0.010700736,0.00417102],"about_ca_topic_score_codex":0.000007240096,"about_ca_topic_score_gemma":0.0000036236854,"teacher_disagreement_score":0.93705297,"about_ca_system_score_codex":0.00033807952,"about_ca_system_score_gemma":0.000034831184,"threshold_uncertainty_score":0.9787109},"labels":[],"label_agreement":null},{"id":"W1862926453","doi":"10.1109/iscas.2002.1010739","title":"An overview of design techniques for CMOS phase detectors","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Detector; Lock (firearm); Computer science; Reliability (semiconductor); Sensitivity (control systems); Electronic engineering; Phase detector; Sampling (signal processing); Nonlinear system; Engineering; Electrical engineering; Physics; Telecommunications","score_opus":0.09661998807205523,"score_gpt":0.3642144563972239,"score_spread":0.26759446832516864,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1862926453","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0058132634,0.0007331506,0.99092144,0.0000023068353,0.00005052536,0.0002972065,0.0000052490573,0.00095695746,0.0012199146],"genre_scores_gemma":[0.59378386,0.0003590504,0.40569678,0.000011428273,0.000005152085,0.000088409666,0.0000011289852,0.000015705817,0.00003850825],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996343,0.0000066675625,0.00012492886,0.00007577137,0.00004019896,0.00011813644],"domain_scores_gemma":[0.9997375,0.000032832628,0.000015634769,0.00017925935,0.000018779794,0.00001600209],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008713925,0.00007974204,0.00010818439,0.00004764045,0.000016825124,0.0000039189595,0.00009926422,0.000051069735,0.000052564144],"category_scores_gemma":[0.000036936908,0.000067102636,0.000025252746,0.000085333435,0.000021790445,0.00009371418,0.0000046899145,0.0000325846,9.578888e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021276404,0.00021794604,0.000076911776,0.00031761656,0.000063761654,0.000001341766,0.00005655856,0.0022734848,0.31432587,0.056273647,0.0018798752,0.6244917],"study_design_scores_gemma":[0.00019702439,0.00025295254,0.0000012885035,0.000012811987,0.0000066191055,7.360904e-7,0.00004692411,0.0028094605,0.97045827,0.008111721,0.018008325,0.00009385861],"about_ca_topic_score_codex":6.8047007e-7,"about_ca_topic_score_gemma":7.061062e-7,"teacher_disagreement_score":0.6561324,"about_ca_system_score_codex":0.000014957042,"about_ca_system_score_gemma":0.0000040134014,"threshold_uncertainty_score":0.2736366},"labels":[],"label_agreement":null},{"id":"W1870585997","doi":"10.1109/iscas.2004.1328243","title":"A CMOS time amplifier for Femto-second resolution timing measurement","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Femto-; Computer science; Electronic engineering; Amplifier; CMOS; Dynamic range; Electrical engineering; Engineering; Computer network","score_opus":0.04559912367675475,"score_gpt":0.24172808454723363,"score_spread":0.19612896087047887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1870585997","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011993728,0.00036711583,0.965306,0.00015144308,0.00034134873,0.00042030538,0.000010295857,0.0014509517,0.019958816],"genre_scores_gemma":[0.88221383,0.000029257659,0.113791876,0.00010493282,0.00008443415,0.00019177135,0.000010586478,0.000043660963,0.0035296609],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993946,0.0000015671748,0.00013584402,0.00012609958,0.00012031082,0.00022160429],"domain_scores_gemma":[0.9997508,0.000009742442,0.000014037237,0.00016499795,0.000037974776,0.00002247305],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010752653,0.00010168747,0.00009383102,0.000049836948,0.00006239576,0.000014678199,0.0000996629,0.00006254708,0.00016360176],"category_scores_gemma":[0.000035606787,0.00009264116,0.0000349412,0.00006666264,0.000019674306,0.0001034788,0.000023140099,0.00006144264,0.00010119495],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009392895,0.00023297523,0.00009509436,0.0005750244,0.0004771909,0.0000088505585,0.0005256063,0.2869544,0.38257968,0.049081836,0.0862605,0.19311489],"study_design_scores_gemma":[0.0032795623,0.00031239845,0.00029460475,0.00018067216,0.000056605975,0.000011373836,0.00034206556,0.03624715,0.35987467,0.068487786,0.52984226,0.0010708554],"about_ca_topic_score_codex":0.000001778601,"about_ca_topic_score_gemma":0.000011149315,"teacher_disagreement_score":0.87022007,"about_ca_system_score_codex":0.00019862248,"about_ca_system_score_gemma":0.0000084046815,"threshold_uncertainty_score":0.37777966},"labels":[],"label_agreement":null},{"id":"W1877535740","doi":"10.1109/smicnd.2000.890193","title":"A direct digitally delay generator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Jitter; Generator (circuit theory); Computer science; Synchronization (alternating current); Electronic engineering; Signal generator; Electrical engineering; Telecommunications; Engineering; Physics; Power (physics)","score_opus":0.014630235244379943,"score_gpt":0.19564567034628616,"score_spread":0.1810154351019062,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1877535740","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06259093,0.0014194787,0.041851006,0.00005733527,0.000311319,0.00007561437,0.000006121294,0.0039251973,0.889763],"genre_scores_gemma":[0.989243,0.00022499713,0.005204485,0.000046904937,0.000027291439,0.000011585439,8.0570624e-7,0.000012535178,0.005228404],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996956,8.9779024e-7,0.0000661213,0.00006659167,0.000046353736,0.00012444389],"domain_scores_gemma":[0.9998401,0.00000788271,0.000003860963,0.00012484935,0.000005830078,0.000017487911],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000085154325,0.00006594431,0.00005721939,0.000026047861,0.000018648127,0.000016217715,0.000083035826,0.000030421157,0.00041202526],"category_scores_gemma":[0.000009302399,0.000053536965,0.000016604548,0.00007081271,0.000014662006,0.000100661695,0.000020210926,0.000037182042,0.00022903387],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000022099634,0.000108285116,0.0016854055,0.00004944209,0.00018511446,0.00007636188,0.0001613059,0.034736767,0.013661582,0.010134898,0.28087866,0.65831995],"study_design_scores_gemma":[0.0002491421,0.000050355055,0.00007744712,0.0000094297975,0.000007407383,0.000011021161,0.000052631007,0.07493667,0.08054782,0.0007018588,0.84293187,0.00042436706],"about_ca_topic_score_codex":3.2130725e-7,"about_ca_topic_score_gemma":0.0000014399965,"teacher_disagreement_score":0.9266521,"about_ca_system_score_codex":0.000015042198,"about_ca_system_score_gemma":3.9195632e-7,"threshold_uncertainty_score":0.45113876},"labels":[],"label_agreement":null},{"id":"W1879270600","doi":"10.3233/scc-2001-233","title":"A high‐speed, on‐board multi‐carrier demodulator for DVB‐RCS applications","year":2001,"lang":"en","type":"article","venue":"Space Communications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"TransCanada (Canada); Ste. Anne's Hospital","funders":"","keywords":"Demodulation; Application-specific integrated circuit; Computer science; Digital Video Broadcasting; Transmission (telecommunications); Electronic engineering; Communications satellite; Digital signal processing; Carrier recovery; Data transmission; Computer hardware; Embedded system; Telecommunications; Engineering; Satellite","score_opus":0.04034604543332444,"score_gpt":0.306010395615741,"score_spread":0.2656643501824166,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1879270600","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016103948,0.0023795995,0.9557893,0.009111026,0.00034415108,0.002258917,0.00035050348,0.0036056635,0.010056846],"genre_scores_gemma":[0.7585881,0.0024633838,0.23579194,0.00013760715,0.00005155847,0.0012513075,0.00009553339,0.00005694984,0.0015636509],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.999315,0.000012344374,0.00018858165,0.00015904936,0.00008135376,0.00024364362],"domain_scores_gemma":[0.99757636,0.00020353841,0.00004249507,0.0020493062,0.00007238397,0.00005592259],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000064294014,0.0001556605,0.00015031522,0.00009925197,0.0003181678,0.000026360587,0.0009073284,0.00010112456,0.000023750625],"category_scores_gemma":[0.00007929395,0.00016099267,0.00006368182,0.0002934691,0.00014679036,0.00009846959,0.00016614546,0.0002167728,0.00008862018],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031517975,0.0007627291,0.004342201,0.000107772954,0.00041561053,0.0000010099052,0.0005695017,0.06421271,0.011321747,0.73338866,0.033279438,0.15156712],"study_design_scores_gemma":[0.00053262623,0.00003267414,0.000563358,0.000021638749,0.000028220435,0.000001510353,0.00036200747,0.028061116,0.0013428071,0.0063077197,0.96247154,0.0002747567],"about_ca_topic_score_codex":0.000009470854,"about_ca_topic_score_gemma":0.00007536894,"teacher_disagreement_score":0.9291921,"about_ca_system_score_codex":0.000089944406,"about_ca_system_score_gemma":0.000011332653,"threshold_uncertainty_score":0.65650904},"labels":[],"label_agreement":null},{"id":"W1886278556","doi":"10.1109/ccece.2000.849590","title":"A 600-MHz CMOS pulse equalizer for disk drive read channel applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"CMOS; Integrator; Equalizer; Total harmonic distortion; Physics; Electrical engineering; Chip; Cutoff frequency; Optoelectronics; Materials science; Electronic engineering; Channel (broadcasting); Voltage; Engineering","score_opus":0.03274970268777948,"score_gpt":0.2618844731069916,"score_spread":0.2291347704192121,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1886278556","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00060822564,0.0003918044,0.96080136,0.00026734936,0.00010915421,0.0005734661,0.000040625167,0.0014626522,0.035745338],"genre_scores_gemma":[0.92568547,0.00081630755,0.05040722,0.00014540428,0.00014886574,0.0031193448,0.000032615488,0.000062589475,0.019582208],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99942493,0.0000018679243,0.00013985024,0.00014735742,0.000061192935,0.00022481442],"domain_scores_gemma":[0.99961686,0.000042726493,0.000016525317,0.0002719517,0.000022511353,0.000029421628],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000025119325,0.00011364208,0.000106158484,0.000050170074,0.00006948127,0.000013536507,0.00016612317,0.00007031624,0.00031893284],"category_scores_gemma":[0.000019572852,0.000099100806,0.000039742295,0.00012804296,0.00003500544,0.00009490166,0.0000356187,0.00006727097,0.0001337071],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012140086,0.00033949307,0.00016965739,0.00031775952,0.00027758486,0.0000029368287,0.00089174556,0.017389204,0.0065670856,0.21974461,0.07703941,0.67724836],"study_design_scores_gemma":[0.00060062995,0.00007275184,0.000037078957,0.000019422636,0.000031065338,0.0000033034328,0.0006355069,0.12077221,0.008922204,0.039686657,0.8287353,0.00048389388],"about_ca_topic_score_codex":0.000002022303,"about_ca_topic_score_gemma":0.000004897627,"teacher_disagreement_score":0.9250772,"about_ca_system_score_codex":0.000030275247,"about_ca_system_score_gemma":9.154836e-7,"threshold_uncertainty_score":0.40412137},"labels":[],"label_agreement":null},{"id":"W1900853877","doi":"10.1109/iscas.2002.1010734","title":"An improved ROM compression technique for direct digital frequency synthesizers","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Direct digital synthesizer; Compression (physics); Data compression; Electronic engineering; Frequency synthesizer; Telecommunications; Phase-locked loop; Materials science; Algorithm; Engineering; Jitter","score_opus":0.009621935913470795,"score_gpt":0.2392525779735763,"score_spread":0.2296306420601055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1900853877","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011876829,0.00016583329,0.91594464,0.000012753423,0.0002238505,0.0006936312,0.00004243806,0.0028393494,0.06820067],"genre_scores_gemma":[0.90975946,0.000021778202,0.08975619,0.000008415879,0.000010116939,0.00022016252,0.000007846758,0.000027044023,0.00018899355],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994605,0.000004558611,0.00012949306,0.0001520519,0.00004703238,0.00020632044],"domain_scores_gemma":[0.9996223,0.000055138255,0.000015830696,0.00025510404,0.000016827678,0.00003483253],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000051212428,0.0001298606,0.0001234658,0.000047565187,0.000051219828,0.000033445573,0.0001509669,0.00009695789,0.00003326826],"category_scores_gemma":[0.000087550514,0.000105354775,0.00003524288,0.00006777228,0.000031601994,0.00030877625,0.000010623067,0.00007400331,0.0000035401513],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000673898,0.00007081376,0.00047885856,0.000059245573,0.000034916236,0.0000017296163,0.000022269323,0.00076857914,0.95138246,0.0072864834,0.0006203657,0.039267518],"study_design_scores_gemma":[0.00020538415,0.00012907482,0.00003679403,0.000029799785,0.0000073360234,0.0000031169293,0.00015239122,0.0034381892,0.96866614,0.015284217,0.011731332,0.00031620942],"about_ca_topic_score_codex":0.0000018746751,"about_ca_topic_score_gemma":0.0000017217506,"teacher_disagreement_score":0.89788264,"about_ca_system_score_codex":0.000035200865,"about_ca_system_score_gemma":0.000004745536,"threshold_uncertainty_score":0.4296243},"labels":[],"label_agreement":null},{"id":"W1908371826","doi":"10.1109/isvlsi.2015.109","title":"A Linear Comparator-Based Fully Digital Delay Element","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Comparator; Robustness (evolution); Linearity; CMOS; Electronic engineering; Dissipation; Voltage; Computer science; Propagation delay; Delay calculation; Electrical engineering; Engineering; Physics","score_opus":0.03420606891490248,"score_gpt":0.25786417408736506,"score_spread":0.2236581051724626,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1908371826","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2153295,0.00039662787,0.71900785,0.00018264478,0.00047888575,0.00022389644,0.000025561767,0.0036482404,0.0607068],"genre_scores_gemma":[0.98546374,0.000002895205,0.01410924,0.00005691431,0.000029631543,0.000015148158,0.000012989729,0.000012896477,0.00029655398],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994917,0.0000015965885,0.00012442662,0.000086262924,0.0001174929,0.00017851072],"domain_scores_gemma":[0.9997271,0.000010198589,0.0000099839635,0.00016718716,0.000028256321,0.000057293342],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000331606,0.00009829263,0.000090882226,0.00003972609,0.000015341515,0.000023937717,0.00012598324,0.000035413334,0.000043432658],"category_scores_gemma":[0.000015267691,0.00008137965,0.00001961097,0.000088455825,0.000026070387,0.00012098071,0.000032320815,0.00006748012,0.00022550634],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000063158484,0.0003003526,0.015457541,0.00008029903,0.0001918747,0.000070024245,0.0002052413,0.6940949,0.000884937,0.012913835,0.20433448,0.07140338],"study_design_scores_gemma":[0.0012287138,0.00022147897,0.000060786293,0.000014808718,0.000009281206,0.000004717795,0.0004500836,0.33784476,0.02159618,0.0017875619,0.6363394,0.0004422329],"about_ca_topic_score_codex":8.805595e-7,"about_ca_topic_score_gemma":0.0000017536352,"teacher_disagreement_score":0.7701342,"about_ca_system_score_codex":0.000051597104,"about_ca_system_score_gemma":0.000011864814,"threshold_uncertainty_score":0.33185658},"labels":[],"label_agreement":null},{"id":"W1911388298","doi":"10.1109/iscas.1999.780627","title":"Differential 0.35 μm CMOS circuits for 622 MHz/933 MHz monolithic clock and data recovery applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"CMOS; Voltage-controlled oscillator; Phase-locked loop; Electronic engineering; Computer science; Filter (signal processing); Integrated circuit; Chip; Data recovery; Electronic circuit; Charge pump; Integrated circuit design; Clock recovery; Controller (irrigation); Electrical engineering; Voltage; Engineering; Clock signal; Computer hardware; Phase noise; Capacitor; Telecommunications","score_opus":0.039322755703486326,"score_gpt":0.27781168209133583,"score_spread":0.23848892638784952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1911388298","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01752647,0.00072521786,0.97341514,0.00006347686,0.0002296554,0.0005855721,0.0001587275,0.0007788151,0.006516939],"genre_scores_gemma":[0.96635413,0.001355275,0.029808417,0.000062317406,0.0000903451,0.00046622506,0.00016664455,0.000053187956,0.001643474],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992118,0.000005187619,0.00018257622,0.00029097518,0.00007031165,0.00023918971],"domain_scores_gemma":[0.99917114,0.00007075941,0.000024160763,0.00067911774,0.000017217008,0.000037619917],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000046988866,0.00014503507,0.00014592774,0.00005521638,0.00010002706,0.000035709796,0.00030360915,0.000105173014,0.000047329555],"category_scores_gemma":[0.000049230275,0.00013427579,0.000021485028,0.00012099833,0.00004241225,0.0001939634,0.000102700404,0.00011473391,0.000013149724],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015498239,0.00022181861,0.002102731,0.00056308793,0.00041174804,0.0000012954971,0.000116251256,0.0034553614,0.016746689,0.16872449,0.016098876,0.7915422],"study_design_scores_gemma":[0.001206742,0.000109620356,0.0007336297,0.00003976221,0.0001072902,0.000018147686,0.00044761813,0.02222931,0.018157357,0.07272653,0.8833806,0.0008433899],"about_ca_topic_score_codex":0.0000045294437,"about_ca_topic_score_gemma":0.000012391386,"teacher_disagreement_score":0.9488276,"about_ca_system_score_codex":0.000025660309,"about_ca_system_score_gemma":0.000008607802,"threshold_uncertainty_score":0.54756075},"labels":[],"label_agreement":null},{"id":"W1918723080","doi":"10.1109/ccece.2004.1344975","title":"A clock frequency doubler using a passive integrator and emitter-coupled comparator circuit","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Comparator; Integrator; Clock signal; Frequency multiplier; SIGNAL (programming language); Synchronous circuit; Waveform; Electronic engineering; Electrical engineering; Computer science; XOR gate; Electronic circuit; Physics; Logic gate; CMOS; Engineering; Voltage","score_opus":0.025583927538611575,"score_gpt":0.24399890705789723,"score_spread":0.21841497951928565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1918723080","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.85909754,0.00045709003,0.13755547,0.000034329103,0.0001839492,0.00014755274,0.000003458169,0.00085358345,0.001667013],"genre_scores_gemma":[0.98794466,0.000073242765,0.01179851,0.000058717513,0.00003408506,0.000021669135,0.000002202301,0.000021939222,0.00004494492],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993204,0.0000029916857,0.00017900798,0.00016964786,0.000086152264,0.0002418321],"domain_scores_gemma":[0.99972206,0.000013980743,0.000023575052,0.000161856,0.000029134668,0.000049378785],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000022718199,0.00017427537,0.00018390127,0.00007752534,0.000066878194,0.000034506327,0.00011482063,0.00009112008,0.0000524973],"category_scores_gemma":[0.000014524101,0.0001451351,0.0000265355,0.00016111431,0.00007017858,0.00017165969,0.00004074478,0.00019731018,0.000019275796],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036801917,0.00031490318,0.02677722,0.0004901814,0.0007986575,0.000298319,0.0025364074,0.06509313,0.5573471,0.3183601,0.0014097719,0.026537398],"study_design_scores_gemma":[0.015499256,0.0008650071,0.005130309,0.0010343363,0.0003351843,0.0006511115,0.011490316,0.15545394,0.45421508,0.33472398,0.014777986,0.0058235037],"about_ca_topic_score_codex":0.00004187331,"about_ca_topic_score_gemma":0.000018772405,"teacher_disagreement_score":0.12884712,"about_ca_system_score_codex":0.000118257405,"about_ca_system_score_gemma":0.000014728552,"threshold_uncertainty_score":0.5918438},"labels":[],"label_agreement":null},{"id":"W1929620319","doi":"10.1109/iscas.2001.922361","title":"A new controlled gain phase-locked loop technique","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; PLL multibit; Jitter; Charge pump; Phase frequency detector; Loop gain; Phase detector; Control theory (sociology); CMOS; Voltage; Phase margin; Swing; Detector; Physics; Electronic engineering; Computer science; Engineering; Electrical engineering; Optics; Operational amplifier; Amplifier; Acoustics; Capacitor","score_opus":0.0178992435717662,"score_gpt":0.2512573222645487,"score_spread":0.23335807869278252,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1929620319","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0021335469,0.0007204431,0.90619296,0.00014560242,0.00013393715,0.00048296104,0.0000019575707,0.0034151666,0.08677341],"genre_scores_gemma":[0.875903,0.00042772896,0.092565246,0.00012257363,0.00007681692,0.00023215672,0.0000025115323,0.000042395175,0.030627547],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994105,0.0000043847617,0.00017538496,0.00011240542,0.000080480044,0.00021680979],"domain_scores_gemma":[0.99967915,0.000030740448,0.00001585231,0.00022244218,0.000010373343,0.00004143119],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00003955566,0.00013376593,0.00020891645,0.00008089844,0.00002833124,0.000014021269,0.00016133812,0.000087105036,0.001886959],"category_scores_gemma":[0.000035829562,0.00010798319,0.000048181206,0.00014647245,0.000020586665,0.000081897095,0.000026259011,0.00012163282,0.0001514917],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006535555,0.00019296657,0.000048807717,0.00004178749,0.00020949508,0.0000398996,0.00009612207,0.0032884127,0.11250021,0.013102153,0.21628636,0.65412843],"study_design_scores_gemma":[0.02447252,0.00042515382,0.0000042290403,0.00006768263,0.000058902293,0.00003309715,0.0002497576,0.27224386,0.42769137,0.014164586,0.259516,0.0010728538],"about_ca_topic_score_codex":0.000002274262,"about_ca_topic_score_gemma":0.0000014259817,"teacher_disagreement_score":0.87376946,"about_ca_system_score_codex":0.00003122757,"about_ca_system_score_gemma":0.0000022375543,"threshold_uncertainty_score":0.99902546},"labels":[],"label_agreement":null},{"id":"W1934374843","doi":"10.1109/iscas.2006.1693122","title":"Mixed-Signal Thermometer Filtering for Low-Complexity PLLs/DLLs","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Computer science; Phase-locked loop; Thermometer; Electronic engineering; Analog signal; Computer hardware; Engineering; Digital signal processing; Physics","score_opus":0.03573027294750396,"score_gpt":0.23129563568104808,"score_spread":0.19556536273354413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1934374843","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23049782,0.00012064817,0.7487038,0.000042102627,0.0003381859,0.00022606636,0.000031462205,0.0014584697,0.018581491],"genre_scores_gemma":[0.94315094,0.000008286494,0.055504646,0.000028917359,0.00009920841,0.00006526204,0.000014397697,0.000027249933,0.0011011172],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99936914,0.000002653186,0.00015928448,0.00013279132,0.000069154805,0.00026698908],"domain_scores_gemma":[0.99974644,0.000040686522,0.000015065301,0.00016779329,0.000014308437,0.000015702428],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000042568026,0.00013234542,0.00012546396,0.00005665593,0.000050867533,0.000021847576,0.00015988026,0.00005814507,0.0002634183],"category_scores_gemma":[0.000005449063,0.00011220546,0.000053536914,0.0000727398,0.000049101476,0.0001065343,0.000041582727,0.00006686166,0.000032290856],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053388834,0.00021040344,0.0013358396,0.00068972766,0.00019330975,0.000015514286,0.00007907161,0.047990054,0.43122703,0.124922775,0.06334132,0.32994157],"study_design_scores_gemma":[0.0009362448,0.0001056043,0.0031123257,0.000052133735,0.00002291046,0.000006635037,0.00012707654,0.05045946,0.7903648,0.09556776,0.058447503,0.0007975648],"about_ca_topic_score_codex":0.000008855903,"about_ca_topic_score_gemma":0.000013627958,"teacher_disagreement_score":0.7126531,"about_ca_system_score_codex":0.000031040654,"about_ca_system_score_gemma":0.0000018513897,"threshold_uncertainty_score":0.4575606},"labels":[],"label_agreement":null},{"id":"W1934536890","doi":"10.1109/cicc.1999.777353","title":"Giga bit per second per pin differential CMOS circuits for pseudo ECL signaling","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"CMOS; Electronic circuit; Transmitter; Retiming; Asynchronous communication; Computer science; Electronic engineering; Electrical engineering; SIGNAL (programming language); Engineering; Channel (broadcasting); Telecommunications","score_opus":0.017400865191903463,"score_gpt":0.23190682026400536,"score_spread":0.2145059550721019,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1934536890","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49783656,0.00020972508,0.48065045,0.000033265365,0.0007438182,0.00033899848,0.00002482941,0.0010333627,0.01912898],"genre_scores_gemma":[0.9866112,0.000018821096,0.009452156,0.000054668973,0.000066502565,0.000081501596,0.000008157574,0.000044028766,0.00366297],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99912554,0.0000063543907,0.0002005968,0.00020973715,0.00009919318,0.00035859802],"domain_scores_gemma":[0.9996495,0.000048964706,0.000020203373,0.00021218872,0.000028761237,0.000040378745],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000049191145,0.00019104521,0.00018074633,0.00007691123,0.00008901556,0.000037977716,0.00015569243,0.00012108383,0.003712231],"category_scores_gemma":[0.00003070067,0.00016739473,0.00007514278,0.0000640067,0.000033757187,0.00013880759,0.000024046596,0.00013946513,0.0000715336],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013328049,0.00017125977,0.0013604673,0.0005409734,0.0004187475,0.000006923615,0.000507092,0.0080844145,0.83015466,0.093910635,0.014735196,0.050096337],"study_design_scores_gemma":[0.002008587,0.0001827007,0.00023243691,0.000054053777,0.00007229261,0.000021493694,0.0010006771,0.010643995,0.75196534,0.019543499,0.21303344,0.0012414547],"about_ca_topic_score_codex":9.069729e-7,"about_ca_topic_score_gemma":0.0000047827207,"teacher_disagreement_score":0.48877463,"about_ca_system_score_codex":0.000043696153,"about_ca_system_score_gemma":0.000007532772,"threshold_uncertainty_score":0.9971985},"labels":[],"label_agreement":null},{"id":"W1936669903","doi":"10.1109/iscas.2003.1204977","title":"A CMOS three-state frequency detector complementary to an enhanced linear phase detector for PLL, DLL or high frequency clock skew measurement","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Phase frequency detector; Skew; Detector; Phase detector; CMOS; Clock skew; Electronic engineering; Phase (matter); Linear phase; Physics; Computer science; Electrical engineering; Engineering; Jitter; Telecommunications; Clock signal; Charge pump; Capacitor","score_opus":0.057527916590285263,"score_gpt":0.30374560712661614,"score_spread":0.24621769053633086,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1936669903","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32930002,0.00016720746,0.6658478,0.000050691,0.00071503,0.0016976454,0.00027073038,0.0014934946,0.000457414],"genre_scores_gemma":[0.69648767,0.00005956971,0.3022114,0.00015979787,0.000079512574,0.0007441022,0.00003092477,0.000093457194,0.00013360081],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9972826,0.00003111303,0.0007019215,0.0006154485,0.0004615985,0.0009072984],"domain_scores_gemma":[0.9986278,0.00006313381,0.000081953986,0.0007624725,0.00021813942,0.0002465441],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002972898,0.00053575926,0.00047559253,0.00016369535,0.00020968745,0.000045835364,0.0005333081,0.00012573418,0.0013936847],"category_scores_gemma":[0.00021916711,0.00044902577,0.00010565402,0.00039808924,0.00005722361,0.00035360336,0.00005693133,0.0002306711,0.00009387826],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035801303,0.00072765985,0.00033050097,0.00052334333,0.0005147783,0.000035555215,0.00039373626,0.0028386458,0.8405007,0.004170428,0.0015495304,0.1480571],"study_design_scores_gemma":[0.004949872,0.0022685006,0.000066257184,0.000083441606,0.00007880753,0.00000763703,0.000278346,0.0023602,0.9502666,0.016550636,0.021844437,0.0012452921],"about_ca_topic_score_codex":0.0001483585,"about_ca_topic_score_gemma":0.0027451655,"teacher_disagreement_score":0.36718762,"about_ca_system_score_codex":0.000454453,"about_ca_system_score_gemma":0.00006836174,"threshold_uncertainty_score":0.99979615},"labels":[],"label_agreement":null},{"id":"W1943406714","doi":"10.1109/iscas.2001.922200","title":"Strategies for on-chip sub-nanosecond signal capture and timing measurements","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Undersampling; Computer science; Chip; CMOS; Electronic engineering; Vernier scale; SIGNAL (programming language); Engineering; Physics","score_opus":0.07224123121169494,"score_gpt":0.2459843182845235,"score_spread":0.17374308707282854,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1943406714","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5704882,0.004572342,0.20089403,0.0003527706,0.00080569915,0.0011025058,0.000054929755,0.003006876,0.21872266],"genre_scores_gemma":[0.99536884,0.00006435123,0.003985022,0.000067122994,0.00002508465,0.000032512442,0.0000020666557,0.00001704841,0.0004379512],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994999,0.0000022760091,0.00010012679,0.00012487869,0.00008208325,0.0001906998],"domain_scores_gemma":[0.99982214,0.000029544588,0.000012016606,0.000098350945,0.000014578457,0.000023380424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000034384728,0.00012299657,0.00009959141,0.00004750306,0.000060012102,0.000037481615,0.00007719822,0.00006698391,0.00014727576],"category_scores_gemma":[0.000007602831,0.00010310691,0.000019879417,0.000040542953,0.000030173858,0.0001418643,0.00001442898,0.000081366015,0.000011408252],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000060243965,0.00024859366,0.002181603,0.0009183279,0.0006405517,0.000020547131,0.0018233627,0.059036214,0.2269386,0.06184065,0.11666453,0.5296268],"study_design_scores_gemma":[0.004801971,0.00096907775,0.0008194255,0.00028648047,0.00012448132,0.000027856993,0.009962465,0.20087528,0.63689387,0.057047118,0.085608944,0.0025830374],"about_ca_topic_score_codex":0.0000010428163,"about_ca_topic_score_gemma":0.000010888847,"teacher_disagreement_score":0.52704376,"about_ca_system_score_codex":0.00001951622,"about_ca_system_score_gemma":0.0000017657208,"threshold_uncertainty_score":0.42045778},"labels":[],"label_agreement":null},{"id":"W1943828029","doi":"10.1007/978-90-481-9398-1_4","title":"Transmitter Jitter Extractions on ATE","year":2010,"lang":"en","type":"book-chapter","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Transmitter; Computer science; Task (project management); Set (abstract data type); Time domain; Frequency domain; Domain (mathematical analysis); Real-time computing; Electronic engineering; Engineering; Telecommunications; Channel (broadcasting); Mathematics; Computer vision","score_opus":0.01296351933391313,"score_gpt":0.20514890076721595,"score_spread":0.19218538143330283,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1943828029","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00005197237,0.00008454286,0.013251421,0.0002637519,0.00084619585,0.00012656815,0.000022591039,0.0014926189,0.9838603],"genre_scores_gemma":[0.00462532,0.00059187127,0.004606814,0.0003379643,0.0002162099,0.000024552637,0.000021860913,0.00011850284,0.9894569],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993463,6.4613835e-7,0.00016835277,0.00019161688,0.00011534889,0.00017774853],"domain_scores_gemma":[0.9995331,0.000025326002,0.00002109181,0.00037883667,0.000012972345,0.000028661163],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000017537779,0.00028157738,0.0001825743,0.00013036048,0.000045419834,0.000016216016,0.00016744439,0.0004891967,0.00456833],"category_scores_gemma":[0.0000018122845,0.0002381795,0.00009448521,0.000010403729,0.000063060616,0.00006362642,0.000016048714,0.00096984726,0.0014217391],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015981348,0.000039280752,0.0000066644056,0.00016362997,0.00046952924,0.0000871082,0.00006900163,0.00074049796,0.006334255,0.45779297,0.074374266,0.45990682],"study_design_scores_gemma":[0.00007566859,0.000021931291,0.0000068718114,0.00003872354,0.00002097923,0.000004951225,0.0000025552902,0.000043407366,0.003227487,0.026689902,0.9695655,0.00030200373],"about_ca_topic_score_codex":7.4861396e-7,"about_ca_topic_score_gemma":0.000015481013,"teacher_disagreement_score":0.89519125,"about_ca_system_score_codex":0.000029779982,"about_ca_system_score_gemma":0.0000029621024,"threshold_uncertainty_score":0.9993558},"labels":[],"label_agreement":null},{"id":"W1947288993","doi":"10.1109/iscas.2006.1693794","title":"An Eye Detection Technique for Clock and Data Recovery Applications","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Computer science; Detector; Sampling (signal processing); SIGNAL (programming language); Point (geometry); Data sampling; Transistor; Detection theory; Computer hardware; Electronic engineering; Electrical engineering; Artificial intelligence; Engineering; Telecommunications; Mathematics; Voltage","score_opus":0.014769098780764493,"score_gpt":0.2830622296617699,"score_spread":0.2682931308810054,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1947288993","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022921043,0.00013731261,0.99512196,0.000013833002,0.000027780783,0.00036056913,0.00003798767,0.00078436866,0.0012240767],"genre_scores_gemma":[0.82788146,0.00011773579,0.17098519,0.000009063075,0.00006448103,0.00066208217,0.0000971125,0.000015686408,0.00016719947],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997132,0.00000111848,0.000070235015,0.00012145037,0.000020204761,0.000073804375],"domain_scores_gemma":[0.99962723,0.000012226198,0.000008225865,0.00033652326,0.000008114039,0.000007653658],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000038736896,0.000049326005,0.000041360137,0.000034540397,0.000044426313,0.000012626008,0.00012443308,0.000049208556,0.0000024393253],"category_scores_gemma":[0.000004023436,0.000046689114,0.0000049368095,0.000055000342,0.000014989495,0.00018572481,0.00003118688,0.00003516849,0.0000012025512],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000069682123,0.000046615158,0.0004905262,0.00008461495,0.000015976359,1.783823e-7,0.0000024106262,0.0035427443,0.37606207,0.013923138,0.0019641316,0.6038606],"study_design_scores_gemma":[0.00019532193,0.00010146324,0.0006514276,0.0000071710883,0.000016743677,0.0000040598393,0.00006712658,0.04745773,0.50895786,0.05619256,0.38606167,0.00028686257],"about_ca_topic_score_codex":0.000008307177,"about_ca_topic_score_gemma":0.00004332512,"teacher_disagreement_score":0.82558936,"about_ca_system_score_codex":0.000012579927,"about_ca_system_score_gemma":0.0000013546904,"threshold_uncertainty_score":0.19039269},"labels":[],"label_agreement":null},{"id":"W1957046898","doi":"10.1109/iscas.2001.921151","title":"A novel approach to the design of higher-order Bode-type variable-amplitude wave-digital equalizers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of Alberta","funders":"","keywords":"Transfer function; Multiplier (economics); Bilinear transform; Control theory (sociology); Amplitude; Amplitude distortion; Computer science; Digital filter; Mathematics; Frequency response; Engineering; Bandwidth (computing); Telecommunications; Physics; Artificial intelligence","score_opus":0.07699723564131142,"score_gpt":0.24657063255602352,"score_spread":0.1695733969147121,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1957046898","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00023171847,0.00018948862,0.9249681,0.00007628565,0.00018988129,0.00023789582,0.000009512025,0.00049196894,0.07360514],"genre_scores_gemma":[0.55726045,0.000048177633,0.43599516,0.00015223165,0.000037219474,0.00004728802,0.000004871007,0.000038694478,0.00641589],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992086,0.0000053193453,0.00020364576,0.00016164103,0.00015529743,0.00026546005],"domain_scores_gemma":[0.9994535,0.00007703019,0.000021724143,0.00037054496,0.000044523313,0.000032702897],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007994237,0.00015356771,0.00015863185,0.00005546082,0.000039862436,0.00003520832,0.0002920189,0.00007732876,0.00019427775],"category_scores_gemma":[0.000064787506,0.00010257742,0.00002302347,0.0004573783,0.00004832032,0.0001377834,0.000092306705,0.00010884731,0.00004893145],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021182044,0.00032294204,0.000040609535,0.00008796716,0.00023845113,0.0000011790995,0.00038164188,0.8348412,0.010999036,0.10084167,0.032519918,0.019704184],"study_design_scores_gemma":[0.0014489512,0.00038583862,0.00010837792,0.00006083701,0.00006824035,0.000025145702,0.0010310484,0.5860144,0.007927654,0.007411063,0.3942712,0.0012472619],"about_ca_topic_score_codex":0.0000040109867,"about_ca_topic_score_gemma":1.6253144e-7,"teacher_disagreement_score":0.5570288,"about_ca_system_score_codex":0.000031246396,"about_ca_system_score_gemma":0.0000039807414,"threshold_uncertainty_score":0.41829857},"labels":[],"label_agreement":null},{"id":"W1959458189","doi":"10.1109/pacrim.1993.407332","title":"Soft-decision algorithm and readable erasure correction for a BFSK demodulator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Erasure; Demodulation; Frequency-shift keying; Computer science; Algorithm; Digital signal processing; Keying; Cryptography; Computer hardware; Telecommunications; Channel (broadcasting)","score_opus":0.012991203565946382,"score_gpt":0.2172059423328167,"score_spread":0.20421473876687032,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1959458189","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007725429,0.000788606,0.98822665,0.000030181098,0.0007259693,0.00015882969,0.000005369593,0.0008368832,0.0015020815],"genre_scores_gemma":[0.45564213,0.0011814964,0.5336533,0.00006739322,0.00013501741,0.00010652674,0.0000059672648,0.00005282206,0.009155326],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99957526,0.0000013195872,0.00009907127,0.00011974589,0.00006064815,0.00014397404],"domain_scores_gemma":[0.9997767,0.000056477715,0.000010213954,0.00011466697,0.000019695726,0.000022236825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003789725,0.000086335654,0.00009040106,0.00004634974,0.000064112006,0.000017013565,0.000048971935,0.00007646762,0.00008548175],"category_scores_gemma":[0.000037522706,0.00007325717,0.0000177344,0.00006504452,0.000016426693,0.00012774614,0.000018817087,0.000061361,0.000016713],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019598976,0.00000847933,0.00008282793,0.000008529992,0.000009992598,4.0354752e-7,0.000015735852,0.0013501506,0.00030973536,0.000071957045,0.028302388,0.96983784],"study_design_scores_gemma":[0.00027967032,0.00006528556,0.000107978485,0.0000148788995,0.0000073575825,0.000009608711,0.00007553376,0.91386646,0.004951243,0.0032783414,0.07720589,0.00013775918],"about_ca_topic_score_codex":0.000002138083,"about_ca_topic_score_gemma":0.0000028554703,"teacher_disagreement_score":0.9697001,"about_ca_system_score_codex":0.000025955746,"about_ca_system_score_gemma":7.290708e-7,"threshold_uncertainty_score":0.29873407},"labels":[],"label_agreement":null},{"id":"W1961930787","doi":"10.1109/iscas.2003.1205659","title":"Performance characteristics of an ultra-low power VCO","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; CMOS; Electrical engineering; Transistor; Voltage; Low voltage; Power (physics); Electronic engineering; Ultra low power; Engineering; Materials science; Physics; Power consumption","score_opus":0.006077647699996453,"score_gpt":0.2031803743698056,"score_spread":0.19710272666980916,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1961930787","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9386642,0.00002397267,0.0024817055,0.0000022288682,0.00019300311,0.000038758906,0.0000039416423,0.00031554565,0.058276672],"genre_scores_gemma":[0.99523705,0.000111866524,0.0043244613,0.0000118689595,0.000005147191,0.000003746349,0.0000023669745,0.0000105771305,0.00029292225],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99963355,0.0000025166157,0.000121913174,0.00006229044,0.00005687138,0.00012283462],"domain_scores_gemma":[0.99976546,0.0000073893843,0.000015057289,0.00017907939,0.000015693733,0.000017348204],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000034590772,0.000071783346,0.00009026302,0.000031406733,0.000016061835,0.000003852458,0.00008879738,0.00004244727,0.00019423725],"category_scores_gemma":[0.000019071696,0.000061654035,0.000016252337,0.000068224675,0.000030348938,0.00012341933,0.0000033702709,0.000060536542,0.000017110777],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040048606,0.0006232961,0.09268813,0.0009114986,0.00028712468,0.000022228314,0.0009770548,0.0088013895,0.40111056,0.059514318,0.0018169879,0.43320736],"study_design_scores_gemma":[0.00026481546,0.00017530845,0.012664119,0.000032451262,0.000008776295,0.000008205286,0.0002921218,0.0037803373,0.9643384,0.0003371884,0.017778011,0.00032022924],"about_ca_topic_score_codex":2.3398242e-7,"about_ca_topic_score_gemma":2.1751154e-7,"teacher_disagreement_score":0.5632279,"about_ca_system_score_codex":0.000010180106,"about_ca_system_score_gemma":0.0000028080078,"threshold_uncertainty_score":0.25141788},"labels":[],"label_agreement":null},{"id":"W1962883489","doi":"10.1109/icecs.1998.814862","title":"A systolic architecture for Kalman-filter-based signal reconstruction using the wave pipeline method","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Trois-Rivières","funders":"","keywords":"Pipeline (software); Computer science; Architecture; Systolic array; Signal processing; Kalman filter; SIGNAL (programming language); Computer hardware; Real-time computing; Electronic engineering; Digital signal processing; Computer architecture; Computer engineering; Embedded system; Engineering; Very-large-scale integration; Artificial intelligence","score_opus":0.05274014869061636,"score_gpt":0.27548903512414724,"score_spread":0.22274888643353088,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1962883489","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0054199463,0.0002357477,0.9917285,0.00019761114,0.00023002761,0.00027907416,0.000011210072,0.00059993553,0.0012979467],"genre_scores_gemma":[0.37508008,0.00001529282,0.62429845,0.000106296204,0.00012411471,0.000056788213,0.0000031068384,0.000027628363,0.0002882338],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999392,0.000014282223,0.00017185991,0.00013413417,0.00007405377,0.00021367392],"domain_scores_gemma":[0.99960357,0.000121432386,0.000030240724,0.0002021006,0.000024219504,0.000018466377],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000092811286,0.00013559013,0.00013026505,0.00008300618,0.000105429994,0.0000183203,0.000113621725,0.000075939875,0.00019088833],"category_scores_gemma":[0.000026099626,0.00008837797,0.00006338023,0.00013661072,0.00004481363,0.00005515102,0.000016990112,0.00014948142,0.0000027595397],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000947938,0.000014692168,0.000011957741,0.00008251421,0.000038398855,0.0000015746893,0.00007228731,0.3031751,0.01433073,0.0007067844,0.0011031739,0.6804533],"study_design_scores_gemma":[0.00025645646,0.000027688158,0.0000012597969,0.000026361955,0.000022373273,0.00005572273,0.00013829728,0.9438486,0.0458598,0.002272355,0.0073594595,0.00013161582],"about_ca_topic_score_codex":0.0000033947458,"about_ca_topic_score_gemma":0.0000057065818,"teacher_disagreement_score":0.6803217,"about_ca_system_score_codex":0.000048562742,"about_ca_system_score_gemma":0.00000292402,"threshold_uncertainty_score":0.36039492},"labels":[],"label_agreement":null},{"id":"W1963203227","doi":"10.1109/iscas.2003.1205665","title":"A dual edge-triggered phase-frequency detector architecture [frequency synthesizer applications]","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase frequency detector; Duty cycle; Phase-locked loop; Detector; Computer science; Direct digital synthesizer; Electronic engineering; Enhanced Data Rates for GSM Evolution; Frequency synthesizer; Phase detector; Dual (grammatical number); Phase (matter); Engineering; Electrical engineering; Phase noise; Voltage; Telecommunications; Physics; Charge pump; Capacitor","score_opus":0.011248237299865535,"score_gpt":0.24460633094287654,"score_spread":0.233358093643011,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1963203227","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04953036,0.0034797871,0.80598116,0.0001108182,0.00043675525,0.0011063928,0.000054873773,0.0049986998,0.13430113],"genre_scores_gemma":[0.90266156,0.00017785073,0.09573672,0.00005028678,0.000077789744,0.0005745852,0.0000079678775,0.000059301557,0.0006539053],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988753,0.00001792506,0.00028292244,0.00027687193,0.00015317576,0.00039377963],"domain_scores_gemma":[0.99924326,0.000085667314,0.00003433575,0.0005335089,0.000034668374,0.00006857055],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007966253,0.00025479475,0.00021023581,0.00014355869,0.00010150374,0.000026930848,0.0002427433,0.00014977633,0.00056651013],"category_scores_gemma":[0.00011033965,0.00021718277,0.000068014684,0.00036228623,0.00009252765,0.00011407302,0.00002120718,0.00026020757,0.00016466751],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013664599,0.00039779991,0.00041115965,0.00026657103,0.0002924175,0.000039998904,0.00017054274,0.0015220117,0.29205006,0.18195601,0.002159434,0.5207203],"study_design_scores_gemma":[0.002494583,0.0002506433,0.00008973252,0.00006781014,0.0000986077,0.00014722598,0.00042322278,0.0005833522,0.4631668,0.27709892,0.253843,0.0017360734],"about_ca_topic_score_codex":0.0000027879987,"about_ca_topic_score_gemma":0.0000065022814,"teacher_disagreement_score":0.85313123,"about_ca_system_score_codex":0.00007965976,"about_ca_system_score_gemma":0.000021776024,"threshold_uncertainty_score":0.8856456},"labels":[],"label_agreement":null},{"id":"W1964853287","doi":"10.1109/mwscas.2010.5548587","title":"Probabilistic theory for semi-blind oversampling burst-mode clock and data recovery circuits","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Oversampling; Probabilistic logic; Computer science; Electronic circuit; Mode (computer interface); Algorithm; Electronic engineering; Theoretical computer science; Artificial intelligence; Computer network; Electrical engineering; Bandwidth (computing); Engineering","score_opus":0.04070319507873249,"score_gpt":0.3042914428056255,"score_spread":0.263588247726893,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1964853287","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3059285,0.0005930559,0.68306553,0.000086226144,0.0013989931,0.0008120722,0.00034477594,0.0014519142,0.006318911],"genre_scores_gemma":[0.9691026,0.00018781133,0.029728044,0.00004810864,0.00014201019,0.000061450664,0.000102930826,0.00004278379,0.000584216],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9992844,0.0000033083797,0.0001482653,0.0002729665,0.00006401191,0.00022704534],"domain_scores_gemma":[0.9990081,0.00028946192,0.000021047834,0.0006260872,0.00002153005,0.00003374848],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019333906,0.0001318721,0.00012918537,0.00005130234,0.00006806152,0.00003873401,0.0003323614,0.00011763527,0.000033667875],"category_scores_gemma":[0.0004581008,0.00011578795,0.000016569073,0.00006270544,0.00006880502,0.00027611956,0.00017489452,0.00019781807,0.000004438411],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010584743,0.00010072903,0.00090108305,0.0007829789,0.00027974194,0.0000042697343,0.0001831594,0.01897501,0.035588335,0.3913256,0.0065828315,0.5451704],"study_design_scores_gemma":[0.0020560813,0.00015834597,0.0002735433,0.00009097533,0.000120901444,0.000028519846,0.0006108378,0.22377485,0.00845798,0.62407094,0.13929734,0.001059679],"about_ca_topic_score_codex":0.0000025953723,"about_ca_topic_score_gemma":0.000031741412,"teacher_disagreement_score":0.66317415,"about_ca_system_score_codex":0.000015741402,"about_ca_system_score_gemma":0.000009667974,"threshold_uncertainty_score":0.47216955},"labels":[],"label_agreement":null},{"id":"W1964894970","doi":"10.1109/jssc.2005.843604","title":"A multiband /spl Delta//spl Sigma/ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC","year":2005,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":51,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Frequency synthesizer; Phase-locked loop; Phase noise; Delta-sigma modulation; Electrical engineering; Electronic engineering; Transmitter; Transceiver; Physics; Engineering; CMOS","score_opus":0.02082761935543508,"score_gpt":0.2697756687117381,"score_spread":0.248948049356303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1964894970","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4963818,0.0027288473,0.49751258,0.00028470234,0.0015412867,0.00043496132,0.00029332557,0.00030912383,0.00051338604],"genre_scores_gemma":[0.9924212,0.0012618003,0.0053728702,0.00011374757,0.00050142413,0.00002688276,0.0000037700725,0.00007014514,0.00022814043],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998205,0.000019243658,0.000749356,0.00019800913,0.0003357299,0.0004926833],"domain_scores_gemma":[0.9990033,0.00016611547,0.0002463547,0.00021139688,0.00023834316,0.00013449954],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002550674,0.00030091265,0.00044789,0.000289551,0.00012469986,0.000040161973,0.0003702692,0.00015983745,0.00008521365],"category_scores_gemma":[0.000096539785,0.00027309774,0.00023734427,0.00017436474,0.00009169103,0.00070157024,0.000006775782,0.0004533538,0.000023654462],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017465874,0.0005929409,0.001077919,0.0005722008,0.0015812392,0.00025366244,0.0028287808,0.37058988,0.40949264,0.0004931424,0.009607298,0.20273562],"study_design_scores_gemma":[0.015963223,0.0017275807,0.005984848,0.002148877,0.001075338,0.0018129622,0.0019019258,0.1020179,0.5875352,0.027740603,0.2479582,0.004133377],"about_ca_topic_score_codex":0.0000029579994,"about_ca_topic_score_gemma":0.000020012862,"teacher_disagreement_score":0.49603942,"about_ca_system_score_codex":0.00022519987,"about_ca_system_score_gemma":0.00005558568,"threshold_uncertainty_score":0.9999721},"labels":[],"label_agreement":null},{"id":"W1965039020","doi":"10.1109/iscas.2014.6865590","title":"A new adaptive Decision Feedback Equalizer using hexagon eye-opening monitor for multi Gbps data links","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; Computer science; Adaptive equalizer; Equalizer; CMOS; Convergence (economics); Adaptation (eye); Process (computing); Serial communication; IBM; Real-time computing; Computer hardware; Electronic engineering; Engineering; Telecommunications","score_opus":0.15110902556166753,"score_gpt":0.3692469525934418,"score_spread":0.2181379270317743,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1965039020","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014560466,0.00029910167,0.98292404,0.000019291356,0.00060626725,0.0003000145,0.000025668693,0.00069358625,0.0005715701],"genre_scores_gemma":[0.1684509,0.000043838725,0.83063805,0.000038672002,0.00017843334,0.000011071889,0.000023155764,0.000047075297,0.00056877907],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99889195,0.00000935382,0.00027686724,0.00034245997,0.00013872111,0.000340652],"domain_scores_gemma":[0.9989814,0.0001811838,0.000045906712,0.0006971207,0.00003764866,0.000056708832],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016159972,0.00021000564,0.00023212717,0.000068965564,0.000104018385,0.00005266034,0.0006062874,0.00022190285,0.000047035424],"category_scores_gemma":[0.00019846616,0.00018140176,0.00003902541,0.00012812945,0.000025218089,0.00052421226,0.00039216832,0.00022683074,0.000033914726],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009801471,0.000033550015,0.00035507063,0.0000494036,0.000112776295,0.0000016700693,0.00018747374,0.07818257,0.00915969,0.0027297442,0.007540556,0.90154946],"study_design_scores_gemma":[0.0009318193,0.0000625301,0.00003974212,0.0001054447,0.000026797727,0.000001146135,0.00032272848,0.94169086,0.012229353,0.00217016,0.04211613,0.00030328915],"about_ca_topic_score_codex":0.000039325878,"about_ca_topic_score_gemma":0.000015120218,"teacher_disagreement_score":0.9012462,"about_ca_system_score_codex":0.00005793476,"about_ca_system_score_gemma":0.000011475302,"threshold_uncertainty_score":0.7397349},"labels":[],"label_agreement":null},{"id":"W1966607548","doi":"10.1109/cicc.2014.6946104","title":"Wireline clocking and equalization","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Wireline; Jitter; Equalization (audio); Electronic engineering; Computer science; CMOS; Modulation (music); Channel (broadcasting); Key (lock); Nyquist–Shannon sampling theorem; Engineering; Telecommunications; Wireless","score_opus":0.003890605830218553,"score_gpt":0.1838245993607598,"score_spread":0.17993399353054124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966607548","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07238271,0.0001290534,0.9100763,0.000040361458,0.0000944421,0.000022643084,1.9841332e-7,0.0008513178,0.016402964],"genre_scores_gemma":[0.991907,0.0001058627,0.007770283,0.000034254757,0.000019484723,0.0000017842659,0.0000012960242,0.0000051564703,0.00015485543],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99984217,0.0000013719228,0.000044971333,0.000037318012,0.000022891205,0.000051279047],"domain_scores_gemma":[0.9999245,0.000010633788,0.0000036789734,0.000050240586,0.0000041607145,0.000006797287],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000026511443,0.00003131253,0.000031536023,0.000017929571,0.000015309106,0.0000057048496,0.000022951526,0.000019582762,0.000014171306],"category_scores_gemma":[0.000017978111,0.00002647721,0.0000029354094,0.00003180096,0.000009686794,0.000041129086,0.000014319548,0.000020908134,0.0000052349064],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011486995,0.000005840981,0.0025967152,0.000051189847,0.000012081128,3.3118664e-7,0.00006812916,0.018751636,0.009181706,0.21441045,0.0017321395,0.7531886],"study_design_scores_gemma":[0.00029384613,0.00003921825,0.00063720415,0.00002205606,0.0000059208023,0.0000026670803,0.00012221094,0.76874566,0.035896536,0.025033059,0.16896798,0.00023366812],"about_ca_topic_score_codex":6.094043e-7,"about_ca_topic_score_gemma":0.0000012774495,"teacher_disagreement_score":0.9195243,"about_ca_system_score_codex":0.000003651877,"about_ca_system_score_gemma":2.2346556e-7,"threshold_uncertainty_score":0.10797093},"labels":[],"label_agreement":null},{"id":"W1966954653","doi":"10.1109/jssc.2014.2348556","title":"A 4–32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":59,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"International Business Machines Corporation; Intel Corporation","keywords":"CMOS; Transmitter; Channel (broadcasting); Jitter; Transceiver; Computer science; Equalization (audio); Electronic engineering; Electrical engineering; Telecommunications; Engineering","score_opus":0.008782161097100555,"score_gpt":0.23648715193961997,"score_spread":0.2277049908425194,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1966954653","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97766095,0.0009728523,0.018003117,0.00015449294,0.0009188742,0.0002618596,0.0000396413,0.00015764179,0.001830538],"genre_scores_gemma":[0.9973548,0.0012079573,0.0009629708,0.000060080758,0.00021923077,0.00002367265,0.000001260145,0.000037489786,0.00013251789],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99872446,0.00003057651,0.00047102335,0.00016409578,0.00029024077,0.00031962246],"domain_scores_gemma":[0.99920994,0.000119810815,0.00021073001,0.00013787564,0.00022149872,0.00010011597],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027374006,0.000228101,0.00039356097,0.00031904512,0.00007106545,0.000041802974,0.00018395667,0.000102845814,0.000015640133],"category_scores_gemma":[0.0000897066,0.00018794062,0.000037360074,0.0004397796,0.00012938178,0.00039464582,0.000019962257,0.00048372164,0.000007163006],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030941208,0.0005189202,0.04981078,0.00056175335,0.0012258198,0.0011401575,0.0049404576,0.28815565,0.11634123,0.0011872064,0.0067242454,0.5290844],"study_design_scores_gemma":[0.02921152,0.008083797,0.19662416,0.0044680513,0.00068293745,0.005075822,0.0063321167,0.042926162,0.41560888,0.043926146,0.24094118,0.006119241],"about_ca_topic_score_codex":0.000002554195,"about_ca_topic_score_gemma":0.00002371695,"teacher_disagreement_score":0.52296513,"about_ca_system_score_codex":0.00012859315,"about_ca_system_score_gemma":0.00005713499,"threshold_uncertainty_score":0.7663996},"labels":[],"label_agreement":null},{"id":"W1968198753","doi":"10.1109/dtis.2010.5487578","title":"A Delay Locked Loop for fine time base generation in a positron emission tomography scanner","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"CMC Microsystems","keywords":"Jitter; Comparator; CMOS; Physics; Delay-locked loop; Latency (audio); Phase noise; Positron emission tomography; Noise (video); Electronic engineering; Phase-locked loop; Electrical engineering; Computer science; Engineering; Optoelectronics; Voltage; Nuclear medicine; Optics; Artificial intelligence","score_opus":0.007904502567902753,"score_gpt":0.22336339097433486,"score_spread":0.2154588884064321,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1968198753","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9543534,0.00007356202,0.043780304,0.00011501641,0.00018323139,0.0002475457,0.000007835506,0.00042924364,0.0008098419],"genre_scores_gemma":[0.9575888,0.000008321411,0.040852737,0.000032623826,0.000064954416,0.00008255262,0.000054431584,0.000019248435,0.0012963653],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999523,0.0000025847662,0.00013106367,0.00012526097,0.00005337542,0.00016473931],"domain_scores_gemma":[0.99977344,0.00001540573,0.000012173979,0.00015350846,0.000020104648,0.000025343774],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006231707,0.0000979737,0.00008784979,0.0001329766,0.00003127008,0.00001238592,0.000083305495,0.000095964715,0.00011801873],"category_scores_gemma":[0.000026832264,0.000081360355,0.00003053197,0.00015313216,0.00001674867,0.00010599818,0.000019645277,0.00011450213,0.000009374267],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000114495815,0.000033108812,0.00052399805,0.000016046577,0.000009762387,0.0000017317068,0.000019674972,0.0037512588,0.9536799,0.00028240378,0.010185989,0.031484663],"study_design_scores_gemma":[0.00054615363,0.00006332348,0.00012602027,0.000010983159,0.0000069799094,0.0000025713853,0.000011681708,0.4908603,0.5005497,0.00063766516,0.006992855,0.00019181725],"about_ca_topic_score_codex":0.0000049315627,"about_ca_topic_score_gemma":0.00007753445,"teacher_disagreement_score":0.48710904,"about_ca_system_score_codex":0.000015232584,"about_ca_system_score_gemma":0.000004012955,"threshold_uncertainty_score":0.3317779},"labels":[],"label_agreement":null},{"id":"W1969215808","doi":"10.1109/cjece.2007.365502","title":"Adaptive equalizer in CMOS","year":2007,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"CMOS; Equalizer; Adaptive equalizer; SIGNAL (programming language); Channel (broadcasting); Computer science; Power (physics); Electronic engineering; Electrical engineering; Twisted pair; Process (computing); Engineering; Physics","score_opus":0.007408831477350351,"score_gpt":0.18627743665326363,"score_spread":0.17886860517591327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969215808","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22200073,0.0028123073,0.7745253,0.000022106236,0.00034540522,0.000037051257,6.813326e-7,0.000042012856,0.00021443871],"genre_scores_gemma":[0.99040574,0.000047838967,0.009400935,0.000025065652,0.00010452395,4.4171443e-7,1.4087541e-7,0.00000994323,0.000005345358],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99939275,0.0000022844604,0.00020953701,0.0000521186,0.000052429616,0.00029086653],"domain_scores_gemma":[0.9996844,0.000060747843,0.000017152055,0.00004075074,0.000020325806,0.00017661636],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000112380505,0.00008602121,0.0001359454,0.0003740619,0.000014858732,0.000014406158,0.00009841923,0.00005468441,0.0000037470595],"category_scores_gemma":[0.000019284613,0.00008071678,0.000022706527,0.0002556047,0.00001327331,0.00008355572,0.000006502836,0.00026598063,6.907052e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019744382,0.000018783921,0.008982364,0.00004916378,0.00012665076,0.0014891855,0.00047018952,0.3193658,0.0008629064,0.021213783,0.0010454794,0.6463559],"study_design_scores_gemma":[0.0011707457,0.0006015944,0.039801896,0.0002356979,0.00001917893,0.0006047947,0.00006627383,0.9177437,0.0033325776,0.002478052,0.033232745,0.00071277027],"about_ca_topic_score_codex":0.000037265316,"about_ca_topic_score_gemma":0.00021558887,"teacher_disagreement_score":0.768405,"about_ca_system_score_codex":0.00010470418,"about_ca_system_score_gemma":0.000025812291,"threshold_uncertainty_score":0.3291535},"labels":[],"label_agreement":null},{"id":"W1972015825","doi":"10.1109/tcsi.2015.2407432","title":"A Quadrature Charge-Domain Sampling Mixer With Embedded FIR, IIR, and N-Path Filters","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Infinite impulse response; Finite impulse response; Electronic engineering; CMOS; Sampling (signal processing); Engineering; Filter (signal processing); Digital filter; Electrical engineering","score_opus":0.02347871768222494,"score_gpt":0.21994175502811414,"score_spread":0.1964630373458892,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1972015825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4670778,0.0049858172,0.5197633,0.00015578828,0.0018532587,0.0010014587,0.00013192823,0.0012974704,0.0037331777],"genre_scores_gemma":[0.9981997,0.00030659666,0.00064603187,0.00003261464,0.00003565175,0.00008366289,0.000003950524,0.00004542724,0.00064638146],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989596,0.000026626825,0.0002056567,0.00029899378,0.00021748178,0.00029162393],"domain_scores_gemma":[0.99944544,0.000035517423,0.0000381202,0.00027249008,0.000034225715,0.00017423632],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014158801,0.00026062303,0.00028832126,0.00012179385,0.00016094015,0.00007911383,0.000093346716,0.00016521274,0.000007907768],"category_scores_gemma":[0.000004768522,0.0002073998,0.00003626652,0.0001729483,0.00010653767,0.00015312208,0.0000012985188,0.00024766248,0.0000044057156],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003307145,0.00047883627,0.00046403205,0.0031347787,0.0028343832,0.00031431075,0.020826843,0.34286085,0.25052863,0.006388941,0.0048492593,0.36698842],"study_design_scores_gemma":[0.036624316,0.0073624514,0.0011268745,0.010146531,0.0016748919,0.0050673457,0.19207406,0.13053295,0.083083555,0.0027338283,0.5152634,0.014309801],"about_ca_topic_score_codex":0.00000977694,"about_ca_topic_score_gemma":0.000010496311,"teacher_disagreement_score":0.5311219,"about_ca_system_score_codex":0.0000620197,"about_ca_system_score_gemma":0.000019039888,"threshold_uncertainty_score":0.8457518},"labels":[],"label_agreement":null},{"id":"W1972095018","doi":"10.1109/iscas.2010.5537664","title":"Data link design using a time-based approach","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"SerDes; Transceiver; Computer science; Signal integrity; Field-programmable gate array; SIGNAL (programming language); Data link; Computer hardware; Serial communication; Code (set theory); TRACE (psycholinguistics); Embedded system; Electronic engineering; Real-time computing; Telecommunications; Engineering; Printed circuit board; Operating system","score_opus":0.09573127549353645,"score_gpt":0.27912173715066335,"score_spread":0.1833904616571269,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1972095018","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028483588,0.000030121075,0.9892998,0.000023265344,0.00013803555,0.0000996782,0.000011633354,0.0011596276,0.0063894866],"genre_scores_gemma":[0.14866112,0.0000029714454,0.8510291,0.000026182473,0.000054396103,0.000005139632,0.000029655448,0.000019697316,0.00017170778],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99955076,0.0000036643492,0.00008688876,0.00014295313,0.00006381276,0.00015194988],"domain_scores_gemma":[0.99926686,0.000029579056,0.00000954437,0.00066533306,0.0000087089165,0.000020001125],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010299088,0.00008755892,0.00007748857,0.000045186152,0.000034439792,0.000019014231,0.00043271706,0.00008061576,0.00012131322],"category_scores_gemma":[0.000036395213,0.000073601885,0.000009527622,0.00009747315,0.000038032154,0.00013587472,0.000095407144,0.00018501592,0.000047082314],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011193524,0.000084714404,0.00018496104,0.00008335127,0.00007715261,0.000007251925,0.000020660522,0.48714072,0.3462144,0.0019055739,0.011273271,0.15299673],"study_design_scores_gemma":[0.00010284347,0.000005924992,0.000004345258,0.0000026651446,0.0000063276457,0.00000194448,0.000007548072,0.9702329,0.017905375,0.0003004702,0.011319869,0.0001098113],"about_ca_topic_score_codex":0.0000015124263,"about_ca_topic_score_gemma":6.304143e-7,"teacher_disagreement_score":0.48309216,"about_ca_system_score_codex":0.000008602949,"about_ca_system_score_gemma":0.000009842538,"threshold_uncertainty_score":0.30013978},"labels":[],"label_agreement":null},{"id":"W1973070989","doi":"10.1109/tcsi.2011.2161411","title":"Anti-Imaging Time-Mode Filter Design Using a PLL Structure With Transfer Function DFT","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; Electronic engineering; Transfer function; Phase noise; Delta-sigma modulation; Settling time; Low-pass filter; PLL multibit; Bandwidth (computing); Time domain; Noise shaping; Control theory (sociology); Filter (signal processing); Filter design; Computer science; Engineering; Step response; Voltage; Electrical engineering; Telecommunications; CMOS","score_opus":0.024488028986159142,"score_gpt":0.20017447652069348,"score_spread":0.17568644753453433,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973070989","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.097017184,0.00030393948,0.9007867,0.000004073741,0.00046914315,0.00035060378,0.00003805265,0.00045540632,0.0005749168],"genre_scores_gemma":[0.99905026,0.000060432903,0.0006070007,0.000021175276,0.000026876674,0.000026412272,0.0000021040594,0.000057407604,0.0001483517],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989831,0.00003631511,0.00021787363,0.00029210496,0.00017748543,0.0002931176],"domain_scores_gemma":[0.99958485,0.000021154292,0.0000225225,0.0002647536,0.000030410874,0.0000762925],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000068300054,0.000272278,0.00027008943,0.0001642778,0.00020348057,0.000045839046,0.00009727054,0.00012690989,0.00007429959],"category_scores_gemma":[9.515791e-7,0.00022062224,0.000046133264,0.00017086299,0.000092918024,0.00024042813,5.670411e-7,0.00021502041,0.0000043693085],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059734917,0.00005955549,0.0000856928,0.00026536715,0.0004893299,0.000033191463,0.0014636614,0.5432717,0.40142962,0.00017834046,0.00004947908,0.052614305],"study_design_scores_gemma":[0.0051694885,0.0011892878,0.0006999522,0.0018035809,0.0014011048,0.001264963,0.004917934,0.64656043,0.3278116,0.0005308475,0.005001686,0.0036491335],"about_ca_topic_score_codex":0.000020080834,"about_ca_topic_score_gemma":0.0000057007173,"teacher_disagreement_score":0.90203303,"about_ca_system_score_codex":0.000059674945,"about_ca_system_score_gemma":0.00001547673,"threshold_uncertainty_score":0.8996714},"labels":[],"label_agreement":null},{"id":"W1973169169","doi":"10.1109/bsc.2008.4563260","title":"A novel CMOS edge equalizer for 10-GB/S highly lossy backplane","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; CMOS; Intersymbol interference; Adaptive equalizer; Equalizer; Computer science; Electronic engineering; Transceiver; Enhanced Data Rates for GSM Evolution; Lossy compression; Telecommunications; Engineering; Channel (broadcasting); Computer hardware","score_opus":0.04579867526180759,"score_gpt":0.2574103601554497,"score_spread":0.21161168489364213,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973169169","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023929453,0.0003585332,0.90459836,0.00016607842,0.0006652223,0.00042711117,0.00012988302,0.0028627568,0.06686261],"genre_scores_gemma":[0.7405976,0.0003303671,0.19130403,0.0002138543,0.00024599358,0.00022673147,0.00008212673,0.0000929391,0.066906355],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99931437,0.0000013856913,0.00016965953,0.00014820565,0.00008737616,0.00027901],"domain_scores_gemma":[0.99964434,0.0000522009,0.000016299042,0.00022731522,0.000027335376,0.000032492808],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000033983986,0.00014442162,0.00015120456,0.000055216293,0.00006857546,0.000008037546,0.00017712048,0.000095325755,0.00030502182],"category_scores_gemma":[0.000034695106,0.00012259651,0.00004407961,0.000098754455,0.00005583556,0.00010906994,0.000041805317,0.00007160604,0.00018061927],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011603145,0.00036053555,0.0006550722,0.0004679361,0.00038276764,0.00004159893,0.0003654679,0.011642436,0.1350739,0.10611482,0.6945984,0.050181065],"study_design_scores_gemma":[0.0011841044,0.000117127776,0.00021871089,0.000018409692,0.000012946444,0.00003794757,0.00005457562,0.007938548,0.06307228,0.001597811,0.9253128,0.0004347492],"about_ca_topic_score_codex":0.0000032896874,"about_ca_topic_score_gemma":0.000002117264,"teacher_disagreement_score":0.7166681,"about_ca_system_score_codex":0.000033166056,"about_ca_system_score_gemma":0.0000066230423,"threshold_uncertainty_score":0.49993405},"labels":[],"label_agreement":null},{"id":"W1973410246","doi":"10.1109/icecs.2014.7050045","title":"A 10-bit, 3 ps rms precision time-to-digital converter for diffuse optical tomography measurements","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Vernier scale; Jitter; Time-to-digital converter; Differential nonlinearity; CMOS; Phase-locked loop; Integral nonlinearity; Computer science; Electronic engineering; Physics; Optics; Engineering; Voltage; Converters","score_opus":0.015163899505293395,"score_gpt":0.22084171187860732,"score_spread":0.20567781237331392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973410246","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037891634,0.000045264696,0.8718148,0.00013954357,0.00029067026,0.000811361,0.000030067751,0.0021394577,0.08683724],"genre_scores_gemma":[0.9604005,0.0000031534814,0.028605789,0.00013670177,0.000077414676,0.00016781152,0.000022161716,0.000058338646,0.010528087],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9990735,0.000003261686,0.00019888362,0.00021838401,0.00020041541,0.00030555416],"domain_scores_gemma":[0.9994884,0.0000748759,0.000013773967,0.00029074308,0.000050816056,0.00008139067],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0000908302,0.00017501903,0.00017851024,0.00011880712,0.000040778057,0.00006360998,0.00023469455,0.00009086774,0.0005346387],"category_scores_gemma":[0.0001370001,0.00013882756,0.00007853069,0.00012979482,0.000036402944,0.00019811717,0.000076852295,0.000064289474,0.0012385356],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015186261,0.00027625184,0.0006616376,0.000090689886,0.00020391648,9.690538e-7,0.000050315724,0.00084936677,0.011757241,0.00085316866,0.08716788,0.8979367],"study_design_scores_gemma":[0.0039625787,0.0013685868,0.00054647925,0.0001355575,0.00006165556,0.0000055128626,0.000061749146,0.119323544,0.08052095,0.007036611,0.7857178,0.0012590148],"about_ca_topic_score_codex":1.8653253e-7,"about_ca_topic_score_gemma":4.726941e-7,"teacher_disagreement_score":0.9225089,"about_ca_system_score_codex":0.0000277299,"about_ca_system_score_gemma":0.0000023487032,"threshold_uncertainty_score":0.99953914},"labels":[],"label_agreement":null},{"id":"W1973596329","doi":"10.1109/ccece.2014.6901093","title":"Sub-gate-delay edge-control of a clock signal using DLLs and &amp;#x03A3;&amp;#x0394; modulation techniques","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Signal edge; Inverter; SIGNAL (programming language); Modulation (music); Computer science; Electronic engineering; Enhanced Data Rates for GSM Evolution; Delay-locked loop; Clock signal; Propagation delay; Delta-sigma modulation; Phase-locked loop; Electrical engineering; Engineering; Physics; Digital signal processing; Jitter; Voltage; Telecommunications; Analog signal; CMOS","score_opus":0.01642837039455649,"score_gpt":0.2460344204274438,"score_spread":0.2296060500328873,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973596329","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31026056,0.0001285835,0.6876243,0.00001682693,0.000051438194,0.00021129342,0.000005284662,0.0006854561,0.001016266],"genre_scores_gemma":[0.9139107,0.00006155494,0.08580973,0.000023918263,0.000052553474,0.000023796874,0.000005764569,0.00002839974,0.00008359276],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991238,0.000018128738,0.00030351002,0.0001864282,0.00013350075,0.00023464618],"domain_scores_gemma":[0.99952126,0.000065653876,0.00006186999,0.00025933995,0.000055337758,0.00003651702],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016054032,0.00018645596,0.00025647655,0.00014782134,0.000053991902,0.000019507386,0.00012322114,0.0001522014,0.00003310525],"category_scores_gemma":[0.000041061834,0.00016684475,0.000040618812,0.00013593695,0.0000860654,0.00019484831,0.000050955798,0.00013309666,0.0000064244355],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029262395,0.00004595772,0.0033714373,0.00016196142,0.00008802945,4.9572157e-7,0.00010299084,0.08300235,0.78565055,0.0052589127,0.0002737858,0.12201425],"study_design_scores_gemma":[0.0011877967,0.00017935086,0.0009003264,0.00022224162,0.0000857882,0.000021066855,0.00007829941,0.5900795,0.3434605,0.016515067,0.04635007,0.00092003326],"about_ca_topic_score_codex":0.000012011026,"about_ca_topic_score_gemma":0.000016105962,"teacher_disagreement_score":0.60365015,"about_ca_system_score_codex":0.00003832334,"about_ca_system_score_gemma":0.0000047343833,"threshold_uncertainty_score":0.6803732},"labels":[],"label_agreement":null},{"id":"W1974127094","doi":"10.1049/el.2013.0606","title":"Comparison of transmission and reflection all‐pass phasers for analogue signal processing","year":2013,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Polytechnique Montréal","keywords":"Reflection (computer programming); Transmission (telecommunications); Signal processing; Electronic engineering; Analog transmission; Computer science; SIGNAL (programming language); Analog signal; Electrical engineering; Telecommunications; Engineering; Digital signal processing","score_opus":0.02102030825004361,"score_gpt":0.3008887588200194,"score_spread":0.27986845056997584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974127094","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40309685,0.0018459804,0.5938364,0.000693519,0.000029596102,0.00023558336,0.0000014130294,0.00020471032,0.000055913864],"genre_scores_gemma":[0.9904657,0.000118626995,0.009225239,0.00009052577,0.000016159593,0.000047477235,0.000012294694,0.000016551547,0.0000074180452],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994192,0.0000046885652,0.00015856292,0.000111767695,0.00006889194,0.00023689485],"domain_scores_gemma":[0.999845,0.000020859492,0.000037282833,0.000058558937,0.000017657872,0.000020585228],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000041556068,0.00009768016,0.00013635459,0.00006861348,0.000048657475,0.0000151009335,0.000069502625,0.000053096566,0.000006329374],"category_scores_gemma":[0.0000026906885,0.0000921802,0.000023891434,0.000088871566,0.00003540425,0.00015182012,0.000005529122,0.00012967386,5.324232e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010530337,0.000016351076,0.00019126898,0.00010390398,0.000029806328,9.602449e-8,0.00013729067,0.006372338,0.7456337,0.00008500177,0.0016916015,0.24572808],"study_design_scores_gemma":[0.00078237057,0.00036158535,0.0001583526,0.00006146117,0.000048572205,0.0000028565266,0.00018606654,0.32423624,0.6360001,0.0019388444,0.03591201,0.00031155633],"about_ca_topic_score_codex":0.0000023065584,"about_ca_topic_score_gemma":0.0000023958737,"teacher_disagreement_score":0.58736885,"about_ca_system_score_codex":0.00005939623,"about_ca_system_score_gemma":0.0000062912404,"threshold_uncertainty_score":0.37589994},"labels":[],"label_agreement":null},{"id":"W1974271750","doi":"10.1109/csics.2008.51","title":"An 81Gb/s, 1.2V TIALA-Retimer in Standard 65nm CMOS","year":2008,"lang":"en","type":"article","venue":"Technical digest -- IEEE Compound Semiconductor Integrated Circuit Symposium","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); University of Toronto","funders":"","keywords":"Retiming; CMOS; Transimpedance amplifier; Jitter; Inverter; Preamplifier; Electrical engineering; Power consumption; Electronic engineering; Amplifier; Computer science; Power (physics); Physics; Engineering; Operational amplifier","score_opus":0.027213139214264652,"score_gpt":0.25255904783929,"score_spread":0.22534590862502535,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974271750","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96497047,0.00062469393,0.0038895584,0.00010020851,0.0015707312,0.00079217687,0.00020383998,0.0056898445,0.022158477],"genre_scores_gemma":[0.9976014,0.00084644946,0.00063738675,0.000113630434,0.00015543618,0.00016540174,0.00016321344,0.00016758339,0.00014951533],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99654514,0.000081613,0.0010031943,0.0008468691,0.00047449986,0.0010486622],"domain_scores_gemma":[0.99807626,0.00014989753,0.0001182934,0.0012278752,0.00016840154,0.00025929607],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00023981465,0.00075948687,0.0008847957,0.0004784768,0.00021120458,0.00008766189,0.0013055394,0.0007261945,0.00019925757],"category_scores_gemma":[0.00007096714,0.0007143476,0.00016572933,0.0010179167,0.0006676337,0.0008011558,0.00007214661,0.0016063056,0.00012764441],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045138127,0.00025369562,0.0030538987,0.00003728573,0.000055277826,0.0001681726,0.00018843325,0.0024096218,0.9883843,0.0018892048,0.002820158,0.00069480867],"study_design_scores_gemma":[0.00474062,0.0017695179,0.0034325684,0.0008637971,0.00017197858,0.0014645013,0.00089203514,0.0047262064,0.89092606,0.013783823,0.07192772,0.0053011808],"about_ca_topic_score_codex":0.00010321793,"about_ca_topic_score_gemma":0.00008946559,"teacher_disagreement_score":0.09745826,"about_ca_system_score_codex":0.00085682434,"about_ca_system_score_gemma":0.00013063796,"threshold_uncertainty_score":0.9995308},"labels":[],"label_agreement":null},{"id":"W1974910491","doi":"10.1049/el:20030075","title":"Reduced in-lock error DLL-based clock synthesiser with novel charge pump phase comparator","year":2003,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Comparator; Charge pump; Lock (firearm); Phase-locked loop; Electronic engineering; Delay-locked loop; Clock skew; Computer science; Phase (matter); Voltage; Control theory (sociology); Electrical engineering; Engineering; Physics; Clock signal; Capacitor","score_opus":0.014133934561970977,"score_gpt":0.2447535969101308,"score_spread":0.2306196623481598,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974910491","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9699897,0.00062773225,0.027220057,0.0006835358,0.0001453236,0.00030178067,0.000010055414,0.0005424473,0.0004793565],"genre_scores_gemma":[0.9959978,0.000028966233,0.0031144335,0.0006410826,0.000020992844,0.00009646291,0.000008230091,0.00005750727,0.000034522178],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99862015,0.000016360314,0.0002272612,0.0002753706,0.00016984304,0.00069099845],"domain_scores_gemma":[0.9994949,0.000044875003,0.00004644602,0.0003501777,0.000015014934,0.000048572692],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00009925824,0.0002687495,0.00025969805,0.00015813998,0.000058914604,0.000022200305,0.00022485088,0.00008094395,0.000037843274],"category_scores_gemma":[0.000028037699,0.00024892873,0.00004118252,0.00034981626,0.000057904283,0.000118012504,0.00000978403,0.00040187238,0.00002493588],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010614825,0.00035473908,0.00041769535,0.000067052206,0.00012396963,0.000029470863,0.000068807225,0.05073051,0.938516,0.006151538,0.0027707831,0.00066328526],"study_design_scores_gemma":[0.003497605,0.00022354975,0.0000572408,0.00007547324,0.000033285316,0.000015898491,0.00004651953,0.015274329,0.92111707,0.000077451296,0.05888246,0.00069911557],"about_ca_topic_score_codex":0.000001075253,"about_ca_topic_score_gemma":0.000012404521,"teacher_disagreement_score":0.05611168,"about_ca_system_score_codex":0.00028014492,"about_ca_system_score_gemma":0.000046457855,"threshold_uncertainty_score":0.9999963},"labels":[],"label_agreement":null},{"id":"W1976720449","doi":"10.1145/2591513.2591593","title":"A qualitative simulation approach for verifying PLL locking property","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Jitter; Phase-locked loop; PLL multibit; Computer science; Process (computing); Property (philosophy); Control theory (sociology); Modeling and simulation; Electronic engineering; Simulation; Engineering; Control (management); Telecommunications","score_opus":0.0795289842928147,"score_gpt":0.35091401269359657,"score_spread":0.2713850284007819,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1976720449","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004560116,0.000027729771,0.9793034,0.000012266897,0.000063678686,0.00021454385,0.0000014521996,0.00076276227,0.015054042],"genre_scores_gemma":[0.83628595,0.0000026596185,0.16321534,0.00001801718,0.00002858092,0.0000637153,0.0000070795727,0.000014167647,0.00036449125],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995839,0.000008894596,0.00010775286,0.00010577402,0.000055299697,0.00013836843],"domain_scores_gemma":[0.99974066,0.000104350715,0.000014688753,0.00010497028,0.000023730216,0.000011622326],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013158098,0.00008017618,0.000089461464,0.000035329955,0.000052541785,0.00001330932,0.000073630436,0.00004658282,0.0000055418104],"category_scores_gemma":[0.00011093633,0.00005260623,0.00002161536,0.00006180216,0.000018951665,0.00011751412,0.00001871109,0.000053972773,0.000003497965],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006789699,0.000011455341,0.000024201163,0.00011835581,0.000019320336,3.034036e-8,0.0013876037,0.91258276,0.000794038,0.0053514377,0.00018341803,0.07952058],"study_design_scores_gemma":[0.00018877511,0.000030604253,0.00000492648,0.000008068776,0.0000038742064,1.14695915e-7,0.0017038796,0.9797782,0.0026304086,0.0025025941,0.013037242,0.000111313035],"about_ca_topic_score_codex":0.0000014864643,"about_ca_topic_score_gemma":5.1445295e-7,"teacher_disagreement_score":0.83172584,"about_ca_system_score_codex":0.00002787941,"about_ca_system_score_gemma":0.0000014848283,"threshold_uncertainty_score":0.21452197},"labels":[],"label_agreement":null},{"id":"W1976960802","doi":"10.1109/tcsii.2013.2258255","title":"12.5-Gb/s Full-Rate CDR With Wideband Quadrature Phase Shifting in Data Path","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"CMC Microsystems","keywords":"Quadrature (astronomy); Chip; Physics; CMOS; Voltage-controlled oscillator; Electronic engineering; Electrical engineering; Computer science; Voltage; Telecommunications; Optoelectronics; Engineering; Optics","score_opus":0.025942429673425936,"score_gpt":0.24451635413776548,"score_spread":0.21857392446433954,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1976960802","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13297601,0.0007689531,0.8607371,0.00007693591,0.0014393795,0.0012012444,0.00041881786,0.0014041703,0.0009774304],"genre_scores_gemma":[0.99814117,0.0001656821,0.00036999938,0.000037706923,0.000088097266,0.00045328747,0.000038417376,0.00009681235,0.00060885557],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977769,0.00006748281,0.0005748803,0.00064184924,0.00032412427,0.00061473734],"domain_scores_gemma":[0.9982408,0.00012091421,0.00010623061,0.0013544136,0.00006184885,0.00011576589],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002172413,0.00044277424,0.00047711463,0.00025765607,0.00027470783,0.00017349354,0.00076364767,0.0002610827,0.000060701903],"category_scores_gemma":[0.0000130919125,0.00039059794,0.00004665448,0.00034833275,0.00009640815,0.0011928085,0.000010025405,0.0007224546,0.00004515415],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012969536,0.0012905308,0.00013862175,0.0012874774,0.00077251374,0.00027722513,0.0048353593,0.55488986,0.32421887,0.0002816611,0.0071198726,0.10475833],"study_design_scores_gemma":[0.03426633,0.0037479308,0.0006869083,0.01350526,0.00081200077,0.0011244492,0.016651854,0.5677206,0.14984557,0.0007145757,0.19966069,0.011263833],"about_ca_topic_score_codex":0.0002564447,"about_ca_topic_score_gemma":0.00018955384,"teacher_disagreement_score":0.8651651,"about_ca_system_score_codex":0.00011992468,"about_ca_system_score_gemma":0.000035747937,"threshold_uncertainty_score":0.99985456},"labels":[],"label_agreement":null},{"id":"W1977187109","doi":"10.5555/2492708.2493054","title":"Verifying jitter in an analog and mixed signal design using dynamic time warping","year":2012,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Jitter; Computer science; Phase-locked loop; MATLAB; SIGNAL (programming language); Dynamic time warping; Lock (firearm); Electronic engineering; Control theory (sociology); Algorithm; Engineering; Speech recognition; Artificial intelligence","score_opus":0.030950112670451283,"score_gpt":0.25345876149797203,"score_spread":0.22250864882752075,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1977187109","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.74135935,0.00062738947,0.25738347,0.000007505587,0.00006350061,0.00017282479,0.0000019520055,0.00033037405,0.000053619126],"genre_scores_gemma":[0.95058966,0.0001340966,0.049178936,0.000019904497,0.00001978006,0.000009618574,0.000006157968,0.000030760744,0.000011061758],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991351,0.00008268473,0.00024510882,0.00016292844,0.00007769419,0.00029650982],"domain_scores_gemma":[0.99955755,0.00021553379,0.00003852281,0.000119557175,0.000024290533,0.00004454585],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003675892,0.00016332089,0.00016487349,0.0002433621,0.00007291047,0.000048501035,0.00008535228,0.000072462484,0.00001161296],"category_scores_gemma":[0.00010562296,0.00016400969,0.0000070788738,0.0003609051,0.000052856543,0.0006833405,0.00003339658,0.00013022513,0.00000718357],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035520796,0.00032633453,0.28319573,0.00036447667,0.00005561291,0.0000750363,0.0047046295,0.28040206,0.29868495,0.00035012473,0.00015015037,0.13165538],"study_design_scores_gemma":[0.00032442858,0.000057796275,0.09131285,0.00009355109,0.000009946889,0.000020324072,0.000071638446,0.9044433,0.0030198547,0.00031062154,0.0000768352,0.0002588572],"about_ca_topic_score_codex":0.0000039372744,"about_ca_topic_score_gemma":0.000002960722,"teacher_disagreement_score":0.62404126,"about_ca_system_score_codex":0.000053752974,"about_ca_system_score_gemma":0.000009426294,"threshold_uncertainty_score":0.6688121},"labels":[],"label_agreement":null},{"id":"W1977788500","doi":"10.1007/s10470-013-0042-x","title":"General-purpose high-speed integrated lock-in amplifier with 30 dB dynamic reserve at 20 MHz","year":2013,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Lock-in amplifier; Amplifier; SIGNAL (programming language); Integrator; Dynamic range; Amplitude; Sensitivity (control systems); Electrical engineering; Phase-locked loop; Phase (matter); Power (physics); Electronic engineering; Engineering; Physics; Computer science; Voltage; Phase noise; CMOS; Optics","score_opus":0.01047207581588805,"score_gpt":0.2184828611205936,"score_spread":0.20801078530470554,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1977788500","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9588571,0.0028923585,0.035021804,0.000098487304,0.000075767704,0.0004128765,0.00003698494,0.00069036154,0.0019142218],"genre_scores_gemma":[0.9973391,0.00027692088,0.0008738421,0.00010054955,0.000026802278,0.00006366946,0.00015490013,0.000072168354,0.0010920308],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99810296,0.000034184057,0.00047207187,0.0005090366,0.00023758522,0.00064417225],"domain_scores_gemma":[0.999265,0.000043384298,0.000098353274,0.0002400664,0.00023347362,0.00011972492],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00012669555,0.00045827337,0.00046288114,0.0003389413,0.00020368013,0.0002083131,0.000303718,0.00026095967,0.00039353874],"category_scores_gemma":[0.00002429719,0.00033080895,0.000037774305,0.0008673513,0.00022863246,0.0005797201,0.00006364466,0.00063916616,0.00004671639],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006678691,0.0001849567,0.0121826185,0.00054416544,0.00029485064,0.00018995142,0.0007799682,0.04212711,0.24809037,0.00071529875,0.0021132855,0.69271064],"study_design_scores_gemma":[0.0035268741,0.0008197766,0.008624854,0.0024655971,0.00015535924,0.00014230213,0.004171502,0.9199191,0.03464767,0.014314843,0.008405681,0.0028064628],"about_ca_topic_score_codex":0.00044837868,"about_ca_topic_score_gemma":0.00050618546,"teacher_disagreement_score":0.87779194,"about_ca_system_score_codex":0.0002603557,"about_ca_system_score_gemma":0.000056661855,"threshold_uncertainty_score":0.9999144},"labels":[],"label_agreement":null},{"id":"W1978150078","doi":"10.1109/iscas.2010.5536987","title":"A novel type-based group delay equalization technique","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada","funders":"","keywords":"Computer science; Equalization (audio); Electronic engineering; Equalizer; SIGNAL (programming language); Analogue filter; Group delay and phase delay; Channel (broadcasting); Filter (signal processing); Adaptive equalizer; Matched filter; Modulation (music); Blind equalization; Algorithm; Telecommunications; Digital filter; Engineering; Physics","score_opus":0.013955201759584004,"score_gpt":0.24979050377030224,"score_spread":0.23583530201071823,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1978150078","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010831992,0.00001202132,0.98053414,0.000017140139,0.00029633092,0.00011776351,0.000001969354,0.0028170503,0.0053716186],"genre_scores_gemma":[0.8069889,0.0000056508875,0.19277993,0.00004648523,0.000019125931,0.000039253664,0.000008395427,0.00002164207,0.00009064541],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996722,0.000001150699,0.00008605597,0.00007633089,0.000054630433,0.00010966724],"domain_scores_gemma":[0.99977267,0.000014670505,0.000009754615,0.00016892108,0.000019184194,0.0000147964565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000047001,0.000072564704,0.00005376124,0.000057655372,0.000023544098,0.000009318723,0.00010478514,0.00009643799,0.00008572582],"category_scores_gemma":[0.000030414109,0.000062829444,0.000012524329,0.00015402825,0.00002412097,0.000067592344,0.000016994298,0.00013039213,0.000025191071],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000219473,0.000025228921,0.00018435711,0.000017135439,0.00000596881,8.658865e-7,0.00000546571,0.0025088845,0.94416714,0.043735195,0.00042754592,0.008920014],"study_design_scores_gemma":[0.00038908052,0.00007529476,0.000186614,0.000017321765,0.000008589258,0.000009234267,0.000029590175,0.07584335,0.8188053,0.004450928,0.099800624,0.00038408377],"about_ca_topic_score_codex":0.0000027429244,"about_ca_topic_score_gemma":0.000017628141,"teacher_disagreement_score":0.7961569,"about_ca_system_score_codex":0.000011814164,"about_ca_system_score_gemma":0.0000037410243,"threshold_uncertainty_score":0.25621104},"labels":[],"label_agreement":null},{"id":"W1978398053","doi":"10.1109/mwscas.2013.6674615","title":"Two-dimensional eye-opening monitor for serial links","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; Computer science; IBM; Embedding; Serial communication; Computer hardware; Enhanced Data Rates for GSM Evolution; CMOS; Chip; Computer vision; Artificial intelligence; Engineering; Electronic engineering; Optics; Telecommunications; Physics","score_opus":0.012929654668817117,"score_gpt":0.2587865188076844,"score_spread":0.24585686413886726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1978398053","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93749726,0.0001896813,0.047083307,0.0003165563,0.0022818833,0.0007017162,0.000010929276,0.0023205767,0.009598089],"genre_scores_gemma":[0.8510966,0.000005087392,0.14620467,0.000065342785,0.00025675175,0.00019021721,0.000008509908,0.00002464263,0.0021482348],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999519,0.0000016595733,0.00011884267,0.000101373174,0.00006126314,0.00019784346],"domain_scores_gemma":[0.99977905,0.00003377394,0.00001087203,0.0001211214,0.00002949739,0.000025700014],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000027251766,0.00009549993,0.000092915376,0.000032810563,0.000051959167,0.000025278607,0.00011225469,0.00009426971,0.000328459],"category_scores_gemma":[0.000018818366,0.00007902734,0.000028416756,0.000042278632,0.00001986504,0.00017608335,0.000047983445,0.00011677476,0.00014908572],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000041352658,0.00006895926,0.001729369,0.00013018223,0.00023527109,0.0000038419043,0.00011648123,0.3385986,0.2843833,0.010353987,0.09447379,0.26986486],"study_design_scores_gemma":[0.0031836308,0.0002428102,0.0010230701,0.00006875057,0.000033732642,0.000005368276,0.0005381297,0.47855857,0.43625927,0.027983865,0.050982703,0.0011201078],"about_ca_topic_score_codex":0.000008833337,"about_ca_topic_score_gemma":0.0000013341935,"teacher_disagreement_score":0.26874474,"about_ca_system_score_codex":0.000019256799,"about_ca_system_score_gemma":0.000002777446,"threshold_uncertainty_score":0.35963956},"labels":[],"label_agreement":null},{"id":"W1979486444","doi":"10.1109/isscc.2010.5433972","title":"A 40GS/s 6b ADC in 65nm CMOS","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":89,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Effective number of bits; CMOS; Successive approximation ADC; Offset (computer science); Electronic engineering; Chip; Converters; Low-power electronics; Computer science; Electrical engineering; Power (physics); Engineering; Power consumption; Voltage; Capacitor; Physics","score_opus":0.0028575663130351705,"score_gpt":0.19523387920958,"score_spread":0.19237631289654483,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1979486444","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87632555,0.000075228105,0.0075624613,0.00013315973,0.0006591463,0.00010089325,0.0000017322029,0.0015588121,0.11358303],"genre_scores_gemma":[0.98880327,0.000017276832,0.010236767,0.00002981602,0.00002137894,0.000016202786,7.771126e-7,0.00000944475,0.00086504116],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.999683,8.5250997e-7,0.00007791204,0.000067938476,0.000033633904,0.0001366581],"domain_scores_gemma":[0.9998101,0.000011740799,0.0000043688055,0.00015645247,0.0000042647384,0.000013059259],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00002713639,0.000060108687,0.000059116835,0.000051286424,0.000009825069,0.000006382454,0.000113895454,0.00006195363,0.00029919352],"category_scores_gemma":[0.000021828198,0.00005103823,0.000010780103,0.00009273654,0.000020930085,0.00007348228,0.000030992956,0.00019289966,0.00009925169],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011118079,0.00014493118,0.041400325,0.00010881283,0.0000522104,0.00004730317,0.00038838698,0.013331115,0.13965927,0.12855285,0.021306168,0.65499747],"study_design_scores_gemma":[0.0012145682,0.00007439726,0.01619454,0.000038896447,0.000007714701,0.00001661878,0.0007153601,0.07476931,0.12868677,0.03592196,0.74144804,0.0009118401],"about_ca_topic_score_codex":0.000006902153,"about_ca_topic_score_gemma":0.00015063683,"teacher_disagreement_score":0.7201418,"about_ca_system_score_codex":0.00000901658,"about_ca_system_score_gemma":0.000001891014,"threshold_uncertainty_score":0.32759592},"labels":[],"label_agreement":null},{"id":"W1979995538","doi":"10.1109/ccece.2008.4564907","title":"Stacked-ring oscillator with reduced phase noise","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Phase noise; Ring oscillator; CMOS; Oscillator phase noise; Noise (video); Electronic engineering; Dissipation; Electrical engineering; Inverter; Noise reduction; Ring (chemistry); Power (physics); Phase (matter); Materials science; Computer science; Physics; Acoustics; Engineering; Noise figure; Amplifier; Voltage","score_opus":0.017623785523269958,"score_gpt":0.2042882721873575,"score_spread":0.18666448666408755,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1979995538","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9382446,0.00018462195,0.055584054,0.0002309301,0.00021191339,0.00034899378,0.000015158266,0.001200552,0.003979185],"genre_scores_gemma":[0.99540466,0.00032980923,0.003913562,0.00007626836,0.00010864296,0.000054339664,0.000004367821,0.0000462323,0.000062142746],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998212,0.0000024074543,0.00024773992,0.0004565579,0.00026861354,0.00081268046],"domain_scores_gemma":[0.99906856,0.000023807896,0.000035907513,0.00014659898,0.00021449197,0.00051064003],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00005723959,0.0004151588,0.00036078558,0.00041489015,0.00019069474,0.00014324546,0.00031815382,0.00015406462,0.000028787483],"category_scores_gemma":[0.000026754087,0.00038127223,0.000032352775,0.00046877665,0.000099073164,0.00028812396,0.000039973707,0.000522543,0.000012488948],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031348004,0.0003959099,0.007632301,0.00092936447,0.00081122195,0.00092825294,0.0045513744,0.019523349,0.055226725,0.3650771,0.0074417614,0.53716916],"study_design_scores_gemma":[0.0009999381,0.00068696967,0.0012059759,0.00020198376,0.000017970251,0.00018026758,0.000047894075,0.9849869,0.0049853977,0.00027676256,0.0055409796,0.0008689741],"about_ca_topic_score_codex":0.00018228067,"about_ca_topic_score_gemma":0.0001142103,"teacher_disagreement_score":0.9654635,"about_ca_system_score_codex":0.00023816964,"about_ca_system_score_gemma":0.0001975769,"threshold_uncertainty_score":0.9998639},"labels":[],"label_agreement":null},{"id":"W1981194455","doi":"10.1109/mwscas.2012.6291956","title":"A 30&amp;#x2013;40 GHz fractional-N frequency synthesizer development using a Verilog-A high-level design methodology","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Phase noise; Frequency synthesizer; dBc; Electronic engineering; Direct digital synthesizer; Computer science; PLL multibit; Transfer function; CMOS; Noise (video); Linearity; Control theory (sociology); Electrical engineering; Engineering","score_opus":0.3240402828491551,"score_gpt":0.3429515413472873,"score_spread":0.01891125849813219,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1981194455","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.058222122,0.00059463765,0.9376717,0.00003690779,0.0008965761,0.00018077642,0.000004768784,0.0008873492,0.0015051403],"genre_scores_gemma":[0.23178007,0.00005767975,0.7675529,0.00006665554,0.000092898335,0.00006179108,0.0000043438868,0.000036995687,0.0003466515],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99856824,0.00007728236,0.00034772765,0.00021772255,0.00018622489,0.00060280104],"domain_scores_gemma":[0.99904907,0.00046390272,0.000057349833,0.00030459816,0.00004247896,0.00008257925],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0004912063,0.00027546252,0.000298568,0.00016648072,0.00013981653,0.000016873364,0.0002284976,0.00022380696,0.0013425535],"category_scores_gemma":[0.00027161365,0.00024329698,0.000041783664,0.00017547606,0.00007210393,0.0003858711,0.000090920425,0.0002348738,0.00042268142],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016138086,0.0007421508,0.0069644903,0.0004234369,0.002321812,0.000021566479,0.0025133418,0.12009576,0.5981903,0.05793779,0.0116247265,0.19900326],"study_design_scores_gemma":[0.0016492545,0.0001295891,0.021030877,0.00023631747,0.00029026705,0.0002749689,0.0013722217,0.0067586973,0.6209425,0.04973527,0.2935199,0.00406014],"about_ca_topic_score_codex":0.000028975945,"about_ca_topic_score_gemma":0.0000046657033,"teacher_disagreement_score":0.2818952,"about_ca_system_score_codex":0.0002774912,"about_ca_system_score_gemma":0.000040108083,"threshold_uncertainty_score":0.99957037},"labels":[],"label_agreement":null},{"id":"W1982382171","doi":"10.1007/s11265-012-0656-8","title":"Differential Time Signaling Data-Link Architecture","year":2012,"lang":"en","type":"article","venue":"Journal of Signal Processing Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; University of Calgary","keywords":"Signal edge; Jitter; Computer science; Digital clock manager; SIGNAL (programming language); CMOS; Clock domain crossing; Field-programmable gate array; Bandwidth (computing); Electronic engineering; Computer hardware; Clock skew; Clock signal; Analog signal; Engineering; Telecommunications; Digital signal processing; Synchronous circuit","score_opus":0.025416521384771053,"score_gpt":0.25504651168256015,"score_spread":0.2296299902977891,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1982382171","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15215519,0.02340445,0.82093745,0.000083147366,0.0018726696,0.0001763214,0.000026395961,0.000449873,0.0008945136],"genre_scores_gemma":[0.9945138,0.000031784606,0.0033002126,0.0000075896064,0.001999209,0.000001952883,0.0000067091187,0.000036860158,0.000101901685],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998559,0.00002741595,0.0005790557,0.00010128879,0.000377946,0.0003552659],"domain_scores_gemma":[0.9992612,0.00005625074,0.00029297057,0.00020122147,0.00008883304,0.000099516954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035604613,0.00019048671,0.0003544422,0.00016987248,0.00009111571,0.000105180494,0.0005804852,0.000115307324,0.00004862429],"category_scores_gemma":[0.000028079156,0.00014099978,0.000053214666,0.00015564667,0.000049112245,0.0007561788,0.00008175713,0.00046194348,0.000018598681],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000886194,0.00016187032,0.0013062918,0.0017936176,0.0005198525,0.0000527213,0.0010789193,0.14913733,0.3721489,0.00011347148,0.0050548515,0.46854356],"study_design_scores_gemma":[0.0045543606,0.00090187904,0.0005217614,0.009497201,0.0011664064,0.004770629,0.0035380044,0.65049493,0.11034101,0.002573948,0.2080813,0.0035585384],"about_ca_topic_score_codex":6.2681744e-7,"about_ca_topic_score_gemma":4.0099962e-8,"teacher_disagreement_score":0.8423586,"about_ca_system_score_codex":0.000058539823,"about_ca_system_score_gemma":0.000026486896,"threshold_uncertainty_score":0.5749804},"labels":[],"label_agreement":null},{"id":"W1983199680","doi":"10.1145/1973009.1973099","title":"Time-mode reconstruction iir filters for ΣΔ phase modulation applications","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Infinite impulse response; Delta-sigma modulation; Computer science; Narrowband; Filter (signal processing); Reconstruction filter; Network synthesis filters; CMOS; Topology (electrical circuits); Filter design; Digital filter; Engineering; Electrical engineering; Root-raised-cosine filter","score_opus":0.028050350141527413,"score_gpt":0.27580223062087905,"score_spread":0.24775188047935165,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1983199680","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.029841913,0.000016752107,0.95682037,0.000011781347,0.000107503605,0.00032654038,0.000019674835,0.00094292633,0.011912521],"genre_scores_gemma":[0.8220507,0.000023722294,0.1766722,0.000010995182,0.000039468174,0.0004412024,0.000038023212,0.000016518788,0.00070715544],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99968827,0.0000011556234,0.000102444916,0.000088138644,0.00002636182,0.0000936384],"domain_scores_gemma":[0.99980646,0.000009913122,0.000015978298,0.00013633298,0.000017472625,0.000013859289],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018661784,0.00006153064,0.000054786826,0.00004922272,0.000042860345,0.0000041387884,0.0000627146,0.00004459278,0.00013835142],"category_scores_gemma":[0.000004965447,0.000059252903,0.000021007065,0.00006091908,0.000029046963,0.00014153663,0.000008147809,0.000031510073,0.000038251965],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001162215,0.00004521302,0.00003739888,0.000024977728,0.000032589134,7.127298e-8,0.00008330995,0.004866893,0.02628689,0.006655886,0.0013875985,0.96056753],"study_design_scores_gemma":[0.0009919968,0.0000956321,0.00007747374,0.00001141216,0.000024013161,0.0000060642037,0.00023543819,0.7912814,0.13797252,0.04713165,0.021865372,0.00030700426],"about_ca_topic_score_codex":0.0000015371826,"about_ca_topic_score_gemma":0.0000013410039,"teacher_disagreement_score":0.96026057,"about_ca_system_score_codex":0.000024271858,"about_ca_system_score_gemma":0.0000018313342,"threshold_uncertainty_score":0.24162632},"labels":[],"label_agreement":null},{"id":"W1985574186","doi":"10.1109/tcsii.2014.2362715","title":"Truly Random Number Generator Based on a Ring Oscillator Utilizing Last Passage Time","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":60,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"National Institute of Standards and Technology; CMC Microsystems","keywords":"Jitter; Ring oscillator; Phase noise; Random number generation; Voltage-controlled oscillator; Randomness tests; NIST; CMOS; Computer science; Randomness; Electronic engineering; Electrical engineering; Voltage; Engineering; Mathematics; Statistics","score_opus":0.012010915832986978,"score_gpt":0.21541165929699843,"score_spread":0.20340074346401146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1985574186","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.060202762,0.000107380154,0.9207644,0.000026868094,0.0027030846,0.0006909572,0.00014432964,0.0026217715,0.012738486],"genre_scores_gemma":[0.9977941,0.000026030966,0.00036638734,0.00008350088,0.0002224162,0.0003836483,0.000005643714,0.00013472584,0.0009835743],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99764895,0.00011399719,0.00057477114,0.00055424834,0.00049463246,0.00061338086],"domain_scores_gemma":[0.99858147,0.00028104498,0.00009842581,0.0008226085,0.00006287996,0.00015355476],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002938888,0.000491766,0.0005920555,0.00023141297,0.00049985555,0.00012296569,0.00037986742,0.0002807704,0.00012206634],"category_scores_gemma":[0.000022594819,0.00048813815,0.00018830673,0.00032216043,0.00008133902,0.00026715043,0.0000039092856,0.0004875283,0.00030078818],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053386768,0.00019136525,0.000037524576,0.0003059394,0.0001762762,0.000014198688,0.0002753257,0.8981191,0.074957505,0.000271235,0.0016505305,0.023947636],"study_design_scores_gemma":[0.0068918047,0.00031776805,0.000037442405,0.0014012487,0.00014575345,0.000045965386,0.00025160576,0.64556885,0.19743071,0.00006113636,0.14611253,0.0017351751],"about_ca_topic_score_codex":0.000019418052,"about_ca_topic_score_gemma":0.000005585882,"teacher_disagreement_score":0.9375913,"about_ca_system_score_codex":0.00019945705,"about_ca_system_score_gemma":0.000025978017,"threshold_uncertainty_score":0.99975705},"labels":[],"label_agreement":null},{"id":"W1985701715","doi":"10.1109/isscc.2011.5746351","title":"A pattern-guided adaptive equalizer in 65nm CMOS","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Asynchronous communication; Adaptive equalizer; CMOS; Channel (broadcasting); Electronic engineering; Synchronization (alternating current); Real-time computing; Equalizer; Engineering; Telecommunications","score_opus":0.09067149016205232,"score_gpt":0.2577204304329909,"score_spread":0.16704894027093858,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1985701715","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24356893,0.00023364626,0.41951868,0.00003379038,0.00041268012,0.00027950748,0.0000063182943,0.0021482976,0.33379814],"genre_scores_gemma":[0.99080706,0.000025715852,0.0085948575,0.000060748076,0.0000088292945,0.00003277908,7.7843595e-7,0.000013642348,0.0004556005],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99954116,0.0000042257834,0.00013530454,0.000096275304,0.00004487284,0.0001781751],"domain_scores_gemma":[0.99980235,0.000010661445,0.000009459339,0.00015381105,0.000008116924,0.000015609636],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003563907,0.0000896742,0.00009241686,0.0000667646,0.000009232911,0.0000032162338,0.00012652019,0.00005412272,0.0005188705],"category_scores_gemma":[0.000009891844,0.00007595037,0.000016740903,0.00009827681,0.000023034618,0.00009522587,0.000045887922,0.00008934879,0.00010590056],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053811145,0.00039456732,0.0739261,0.0001621105,0.0002823452,0.0002231053,0.008180613,0.008473271,0.0033772949,0.12084208,0.026796224,0.75728846],"study_design_scores_gemma":[0.0073199626,0.0009787335,0.072156824,0.0004984895,0.000068976566,0.00005401195,0.016830737,0.29622442,0.32232183,0.20847566,0.070194304,0.0048760506],"about_ca_topic_score_codex":0.000059758484,"about_ca_topic_score_gemma":0.00005118844,"teacher_disagreement_score":0.75241244,"about_ca_system_score_codex":0.000031083546,"about_ca_system_score_gemma":0.000002042148,"threshold_uncertainty_score":0.5681268},"labels":[],"label_agreement":null},{"id":"W1986425819","doi":"10.1109/mwscas.2006.382196","title":"A Gigahertz Cyclic Injection DLL Clock Generator with an Infinite Acquisition Range","year":2006,"lang":"en","type":"article","venue":"2006 49th IEEE International Midwest Symposium on Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Clock generator; Phase noise; CMOS; Frequency divider; Offset (computer science); Frequency offset; Electronic engineering; Computer science; Electrical engineering; Signal edge; Engineering; Clock signal; Channel (broadcasting); Orthogonal frequency-division multiplexing","score_opus":0.014738289399479305,"score_gpt":0.2317356924355486,"score_spread":0.2169974030360693,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1986425819","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9731311,0.0004724226,0.0105265705,0.00008270874,0.00269679,0.00037526112,0.00014765278,0.00068859477,0.011878898],"genre_scores_gemma":[0.99762475,0.000101869315,0.00006577563,0.0000698508,0.0008718551,0.00012554173,0.00009746178,0.000048161965,0.0009947417],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986601,0.000030229303,0.00037039755,0.0003351563,0.00034558936,0.0002585487],"domain_scores_gemma":[0.99946266,0.00003584559,0.00010388373,0.00022742547,0.00011006659,0.00006013922],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011428927,0.00026909995,0.00022278521,0.00025078928,0.00012246636,0.00021345401,0.00018614507,0.00015630864,0.000016483584],"category_scores_gemma":[0.000003600738,0.00023250643,0.00003414845,0.000155527,0.00005816962,0.00049202517,0.000012532208,0.00017116379,0.00003488971],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018042287,0.0006104842,0.05331719,0.00038113332,0.00042812727,0.00011445292,0.00043893183,0.74035704,0.15308271,0.036009964,0.0058597866,0.009219773],"study_design_scores_gemma":[0.015225478,0.007092919,0.07611133,0.0029068023,0.00036784614,0.0023748623,0.0017847762,0.56162083,0.06536508,0.0036730971,0.25637704,0.0070999074],"about_ca_topic_score_codex":0.00017353652,"about_ca_topic_score_gemma":0.000088304776,"teacher_disagreement_score":0.25051725,"about_ca_system_score_codex":0.00015619083,"about_ca_system_score_gemma":0.000010729766,"threshold_uncertainty_score":0.9481337},"labels":[],"label_agreement":null},{"id":"W1987047565","doi":"10.1109/mwscas.2008.4616844","title":"Inter-signal timing skew compensation of parallel links with current-mode incremental signaling","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Skew; Clock skew; SIGNAL (programming language); Computer science; Current-mode logic; CMOS; Electronic engineering; Channel (broadcasting); Compensation (psychology); Electrical impedance; Clock domain crossing; Clock signal; Electrical engineering; Jitter; Telecommunications; Engineering; Synchronous circuit","score_opus":0.03657113233849708,"score_gpt":0.26730956131518385,"score_spread":0.23073842897668678,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1987047565","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4294021,0.00016977119,0.5680471,0.000009052018,0.0000723348,0.00009699451,0.0000032243336,0.00035500794,0.0018443896],"genre_scores_gemma":[0.952007,0.00009649262,0.047785487,0.00000897831,0.000023023294,0.000010110923,0.000014754841,0.000015017925,0.000039117895],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99937475,0.000005766484,0.00021276131,0.000112573645,0.00013595584,0.00015817718],"domain_scores_gemma":[0.999768,0.000023982164,0.000042070427,0.00011609593,0.000028497963,0.000021351505],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000034951096,0.00012347175,0.00014834647,0.00007893814,0.000052894804,0.0000052084747,0.00012469498,0.000061013663,0.00012129157],"category_scores_gemma":[0.0000041365106,0.000101739584,0.000026042997,0.00009713605,0.00007669523,0.00014938464,0.000042415242,0.00021653627,0.000008909412],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021937863,0.0004554916,0.07688377,0.0007027106,0.00052677083,0.00004445805,0.0028669795,0.47419006,0.18410115,0.010447828,0.0026160867,0.24694534],"study_design_scores_gemma":[0.0030756139,0.0006086794,0.0018415669,0.000783285,0.000079066194,0.000076696204,0.0015685813,0.39231268,0.5917101,0.0020079166,0.004692441,0.0012433813],"about_ca_topic_score_codex":0.000010248961,"about_ca_topic_score_gemma":0.0000068773666,"teacher_disagreement_score":0.5226049,"about_ca_system_score_codex":0.000041669206,"about_ca_system_score_gemma":0.000008356961,"threshold_uncertainty_score":0.41488197},"labels":[],"label_agreement":null},{"id":"W1987421238","doi":"10.1049/el:20053165","title":"4 Gbit/s receiver with adaptive blind DFE","year":2005,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Gigabit; Electronic engineering; Computer science; Comparator; Power consumption; Power (physics); Engineering; Electrical engineering; Computer hardware; Voltage; Physics","score_opus":0.006815048171610891,"score_gpt":0.19445874446665976,"score_spread":0.18764369629504887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1987421238","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8761299,0.0028068076,0.1058298,0.00438928,0.00018442346,0.0003276098,0.0000061511287,0.0018947789,0.008431219],"genre_scores_gemma":[0.98476845,0.0003244623,0.0137348585,0.0008050295,0.00010278992,0.000027476302,0.000004744053,0.000038422048,0.00019375783],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99922943,0.0000048334946,0.00009604931,0.00015040487,0.000118820084,0.00040045357],"domain_scores_gemma":[0.99973685,0.000016193075,0.000019462788,0.00019161368,0.000011116095,0.000024764773],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000034675555,0.00014533108,0.00010577033,0.00006625717,0.000046671903,0.000013706638,0.00016504693,0.00004989784,0.00003785317],"category_scores_gemma":[0.000003846605,0.00012632614,0.000022392105,0.00015287513,0.00005120147,0.00016601353,0.000017847384,0.0003008173,0.000070498194],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033287355,0.00010669765,0.00060819293,0.000039088158,0.00071446085,0.000051595413,0.00068213046,0.4183878,0.08753826,0.014200266,0.066837594,0.41050106],"study_design_scores_gemma":[0.0024169898,0.0005266042,0.00032201575,0.000054862605,0.00006493331,0.00003909149,0.00016540271,0.022674587,0.15529592,0.0010404249,0.8162499,0.0011492814],"about_ca_topic_score_codex":7.755345e-7,"about_ca_topic_score_gemma":0.000023222683,"teacher_disagreement_score":0.7494123,"about_ca_system_score_codex":0.00021121558,"about_ca_system_score_gemma":0.000010304362,"threshold_uncertainty_score":0.51514304},"labels":[],"label_agreement":null},{"id":"W1988989949","doi":"10.1109/mwscas.2010.5548573","title":"Design of low-voltage wide tuning range CMOS multipass voltage-controlled ring oscillator","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Phase noise; Ring oscillator; CMOS; PMOS logic; Voltage-controlled oscillator; Vackář oscillator; Phase-locked loop; Variable-frequency oscillator; Electronic engineering; Delay line oscillator; Offset (computer science); Voltage; Materials science; Electrical engineering; Frequency offset; Transistor; Optoelectronics; Local oscillator; Engineering; Computer science","score_opus":0.011775334968135513,"score_gpt":0.2232524607414068,"score_spread":0.2114771257732713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988989949","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21726021,0.00013083775,0.77748287,0.000015499434,0.00063322537,0.000516961,0.0000043209034,0.0012054084,0.0027506654],"genre_scores_gemma":[0.9544664,0.00004669606,0.04458687,0.000025465568,0.000049763683,0.000076004275,0.0000012821172,0.000045008583,0.0007025089],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99884915,0.000008850796,0.00038731398,0.00020651863,0.0001795208,0.00036862155],"domain_scores_gemma":[0.99907947,0.00033192497,0.00007175655,0.00040958746,0.000050873266,0.000056371522],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002476058,0.00023668872,0.00042803102,0.00015079815,0.00006906226,0.000021697095,0.00032173403,0.00016484242,0.0001891322],"category_scores_gemma":[0.00039265887,0.00019713522,0.00008038275,0.00016917274,0.00008704813,0.00021613554,0.0000862489,0.00034810032,0.000031260905],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009471157,0.00003991661,0.0031332595,0.0001081163,0.0001254361,0.000011851212,0.00016306354,0.02708655,0.95711565,0.000962027,0.00039271414,0.010766731],"study_design_scores_gemma":[0.008644746,0.00009271922,0.0007747184,0.00011209515,0.000057734225,0.000005369754,0.00046075007,0.612181,0.37174422,0.0010572592,0.004104359,0.000765015],"about_ca_topic_score_codex":0.0000102465,"about_ca_topic_score_gemma":0.000014312769,"teacher_disagreement_score":0.73720616,"about_ca_system_score_codex":0.000027784234,"about_ca_system_score_gemma":0.00001062673,"threshold_uncertainty_score":0.8038941},"labels":[],"label_agreement":null},{"id":"W1989641733","doi":"10.1063/1.4900661","title":"CMOS time-to-digital converter based on a pulse-mixing scheme","year":2014,"lang":"en","type":"article","venue":"Review of Scientific Instruments","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"TDC Research; Ministry of Science and Technology, Taiwan","keywords":"Materials science; Pulse (music); CMOS; Mixing (physics); Resolution (logic); Time-to-digital converter; Pulse-width modulation; Sensitivity (control systems); Power (physics); Chip; Thermal; Voltage; Electronic engineering; Computer science; Optics; Jitter; Optoelectronics; Physics; Telecommunications","score_opus":0.010286287388281062,"score_gpt":0.23174265413328612,"score_spread":0.22145636674500507,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989641733","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7123334,0.003445119,0.018547343,0.0012491719,0.009084188,0.0046487027,0.00037074852,0.0029919774,0.24732938],"genre_scores_gemma":[0.99267954,0.00020443287,0.004836045,0.00048494444,0.00002445716,0.00004370354,0.000049842944,0.000030296591,0.0016467334],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9987208,0.000011152072,0.00034522256,0.00027773337,0.0003696472,0.0002753959],"domain_scores_gemma":[0.99927336,0.000021477188,0.00006327481,0.0005217224,0.00005524258,0.00006494516],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00033047108,0.00016903374,0.00028394937,0.00015578985,0.00007272141,0.000066949586,0.00037028413,0.000042839856,0.00050572987],"category_scores_gemma":[0.00015333258,0.00014484406,0.00007609884,0.00043567046,0.000106500855,0.000201645,0.00007628904,0.00009802668,0.0014970785],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000033818449,0.000048613358,0.00026264504,0.0022333039,0.000020655929,5.5396436e-7,0.000008048165,0.00006161416,0.0031513027,0.00013371452,0.0071166363,0.9869595],"study_design_scores_gemma":[0.0008406937,0.00022661254,0.00018002298,0.018690642,0.00003555152,0.0000033120205,0.000014614579,0.21648642,0.033434235,0.00031255907,0.7290755,0.0006998323],"about_ca_topic_score_codex":1.7972843e-7,"about_ca_topic_score_gemma":4.400067e-8,"teacher_disagreement_score":0.9862597,"about_ca_system_score_codex":0.000057448207,"about_ca_system_score_gemma":0.000012887966,"threshold_uncertainty_score":0.9992804},"labels":[],"label_agreement":null},{"id":"W1989709885","doi":"10.1109/fmcad.2013.6679399","title":"Verifying global convergence for a digital phase-locked loop","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; Computer science; Control theory (sociology); Convergence (economics); Quantization (signal processing); Solver; Lock (firearm); Transfer function; Algorithm; Jitter; Engineering; Telecommunications","score_opus":0.015571139648465486,"score_gpt":0.26736507572606977,"score_spread":0.2517939360776043,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989709885","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4023121,0.00018706771,0.580233,0.000071117196,0.0005150152,0.00040202242,0.000045255998,0.0018112187,0.014423246],"genre_scores_gemma":[0.991014,0.000022333204,0.008231143,0.000028899329,0.000022170467,0.00010091977,0.000008531769,0.000009618974,0.0005624071],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99953324,5.542571e-7,0.00010843044,0.000100097306,0.000052183157,0.00020549049],"domain_scores_gemma":[0.99979794,0.000016061802,0.000009863785,0.00012502486,0.00002327683,0.00002784959],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00001016584,0.00009277324,0.00008419836,0.000013820434,0.0000310053,0.000043882377,0.00013367926,0.000044275654,0.00020058699],"category_scores_gemma":[0.000028433098,0.00008055511,0.000029050296,0.0000802965,0.000032352193,0.0003371302,0.000033892484,0.000034800854,0.00015733944],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001863247,0.00012567929,0.0032043846,0.00017243692,0.00014727937,0.0000034248267,0.000050779974,0.0018776415,0.008737149,0.0193946,0.055262096,0.9110059],"study_design_scores_gemma":[0.0066102366,0.0006933375,0.00062377134,0.00009467374,0.0000451155,0.000023590406,0.0023822272,0.54035884,0.09572883,0.08226749,0.2692543,0.0019176151],"about_ca_topic_score_codex":0.00000277747,"about_ca_topic_score_gemma":7.098762e-7,"teacher_disagreement_score":0.90908825,"about_ca_system_score_codex":0.000037231686,"about_ca_system_score_gemma":0.00000325838,"threshold_uncertainty_score":0.3284942},"labels":[],"label_agreement":null},{"id":"W1989844910","doi":"10.1049/iet-cds.2013.0159","title":"Design techniques for decision feedback equalisation of multi‐giga‐bit‐per‐second serial data links: a state‐of‐the‐art review","year":2014,"lang":"en","type":"review","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Semtech (Canada); Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Electronic engineering; Computer science; Channel (broadcasting); Implementation; Bandwidth (computing); Data transmission; Power consumption; Serial communication; Intersymbol interference; Transmission (telecommunications); State (computer science); Bit error rate; Engineering; Computer engineering; Power (physics); Computer hardware; Telecommunications; Algorithm","score_opus":0.12799706129643645,"score_gpt":0.35969039473888137,"score_spread":0.23169333344244492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989844910","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000012887294,0.74901795,0.24359964,0.0000037533948,0.0014600268,0.0046173967,0.0008936615,0.00032883277,0.00007742613],"genre_scores_gemma":[0.00014969373,0.9917033,0.006285467,0.000023979186,0.00022260076,0.0008890693,0.00042690203,0.00014877213,0.00015025711],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9957166,0.00028015213,0.002479743,0.0006566389,0.00045652626,0.0004103892],"domain_scores_gemma":[0.9947209,0.0010397873,0.0015890826,0.0023441648,0.00025127715,0.000054805132],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0020270385,0.0006702543,0.0029115875,0.00020754205,0.000075133416,0.00005875812,0.0024343284,0.000668155,0.000017296905],"category_scores_gemma":[0.00048709963,0.0004819724,0.00035158655,0.00045674067,0.00010569027,0.00036596227,0.00033661225,0.0004860629,0.000029044311],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000020784335,0.000021327725,0.0000011847168,0.20717844,0.00019639239,3.5835967e-7,0.000028490178,0.00016211471,0.000023894463,0.00003679665,0.005008196,0.7873407],"study_design_scores_gemma":[0.00015047619,0.000069356654,3.1587405e-7,0.14246854,0.00049402285,0.000013740739,0.0000174491,0.001024815,0.00011095035,0.00005762107,0.8551595,0.00043321683],"about_ca_topic_score_codex":0.000007763675,"about_ca_topic_score_gemma":0.00003420469,"teacher_disagreement_score":0.8501513,"about_ca_system_score_codex":0.00015417676,"about_ca_system_score_gemma":0.00012544707,"threshold_uncertainty_score":0.9997632},"labels":[],"label_agreement":null},{"id":"W1990996078","doi":"10.1109/icecs.2012.6463538","title":"A dead-zone free and linearized digital PLL","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"DPLL algorithm; Phase-locked loop; Dead zone; Spurious relationship; Control theory (sociology); Phase noise; Jitter; Quantization (signal processing); Offset (computer science); Computer science; Time-to-digital converter; Electronic engineering; Engineering; Algorithm","score_opus":0.009608925670270857,"score_gpt":0.20692942864094516,"score_spread":0.1973205029706743,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1990996078","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5923756,0.0022850917,0.32099983,0.00011885094,0.00043264267,0.00015136428,0.000022450597,0.0029391474,0.08067502],"genre_scores_gemma":[0.9846355,0.000074418196,0.014076031,0.000017231367,0.000045536413,0.0000062890504,0.000002268969,0.000010353177,0.0011323849],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996805,6.9267486e-7,0.00006418697,0.00004695628,0.000041789255,0.00016585585],"domain_scores_gemma":[0.999803,0.000017572362,0.0000049303103,0.0001385347,0.0000044244143,0.00003153506],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018325454,0.000065994,0.000065954286,0.0000251593,0.000016910562,0.000019254896,0.000072076284,0.000039797967,0.000042506937],"category_scores_gemma":[0.000030210444,0.000052929056,0.000009955446,0.0000434818,0.000028435414,0.0002747813,0.00008255294,0.00005776798,0.00003624291],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030097606,0.00020246296,0.06532071,0.00017261176,0.0002573513,0.000009360112,0.00063764857,0.00059764634,0.012596868,0.036915276,0.025976617,0.85728335],"study_design_scores_gemma":[0.0034625223,0.00016285386,0.0077101295,0.00005182314,0.000046199388,0.000060480335,0.0013680944,0.023695739,0.06291403,0.014781314,0.8843479,0.0013989146],"about_ca_topic_score_codex":0.000001073195,"about_ca_topic_score_gemma":9.056824e-7,"teacher_disagreement_score":0.85837126,"about_ca_system_score_codex":0.0000081386215,"about_ca_system_score_gemma":7.3882927e-7,"threshold_uncertainty_score":0.21583842},"labels":[],"label_agreement":null},{"id":"W1991920060","doi":"10.1155/2013/364982","title":"Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration","year":2013,"lang":"en","type":"article","venue":"Journal of Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Jitter; Electronic engineering; Phase-locked loop; Voltage-controlled oscillator; CMOS; Electronic oscillator; Phase noise; Engineering; Direct digital synthesizer; Coupling (piping); Electrical engineering; Voltage; Frequency synthesizer; Computer science","score_opus":0.006177833629927643,"score_gpt":0.1912287525020245,"score_spread":0.18505091887209688,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1991920060","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32703194,0.00021277995,0.67221624,0.00010286679,0.00023574373,0.000109887704,4.6140374e-7,0.00007768184,0.000012376869],"genre_scores_gemma":[0.9499873,0.000050676303,0.049598247,0.000074467054,0.00023054806,0.000021463173,4.7665296e-7,0.000019590261,0.000017230137],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99926317,0.0000026769292,0.000298034,0.0000934041,0.00011299325,0.00022975345],"domain_scores_gemma":[0.9996376,0.00008330782,0.000038758706,0.00007469226,0.00008207622,0.000083536004],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006796877,0.00014165885,0.00021177487,0.00018339531,0.000026102329,0.000048595084,0.00012646831,0.00006093086,0.000008101322],"category_scores_gemma":[0.000030536678,0.00010779141,0.00006516335,0.00013454833,0.000007177914,0.000102364,0.000026411679,0.00019851654,0.0000042392353],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015300322,0.000067376925,0.00008365163,0.000068432106,0.00009608368,0.0000072966604,0.000104100596,0.66875607,0.02338497,0.0006520563,0.00412149,0.30264315],"study_design_scores_gemma":[0.00019977185,0.00026238934,0.0011782497,0.00008050966,0.000013661183,0.000054512817,0.0000072109733,0.9825842,0.011891799,0.00016420874,0.003394697,0.00016881459],"about_ca_topic_score_codex":3.4527886e-7,"about_ca_topic_score_gemma":4.8190085e-8,"teacher_disagreement_score":0.6229554,"about_ca_system_score_codex":0.000054938362,"about_ca_system_score_gemma":0.0000051342636,"threshold_uncertainty_score":0.43956062},"labels":[],"label_agreement":null},{"id":"W1992558167","doi":"10.1145/1723112.1723161","title":"Towards 5ps resolution TDC on a dynamically reconfigurable FPGA (abstract only)","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Field-programmable gate array; Control reconfiguration; Computer science; Vernier scale; Virtex; Embedded system; Computer hardware; Physics","score_opus":0.011095096993678956,"score_gpt":0.23744877386667826,"score_spread":0.22635367687299932,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1992558167","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3687987,0.00003462741,0.009257031,0.0004360184,0.0012209656,0.00017261987,0.000013751083,0.0025536928,0.6175126],"genre_scores_gemma":[0.9878587,0.00006950114,0.009662644,0.000061391336,0.000054856333,0.000016617083,0.000009963268,0.000023446524,0.0022428397],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992563,0.0000025377522,0.00017541069,0.00017099781,0.00012255287,0.00027217553],"domain_scores_gemma":[0.99955994,0.000027583937,0.000020326086,0.00032748136,0.00002284705,0.000041843366],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000085147796,0.00014273496,0.00011910014,0.00008217736,0.0000547711,0.000025979547,0.00020683178,0.00016892223,0.00073452404],"category_scores_gemma":[0.000079891826,0.0001214559,0.000038749127,0.000104979124,0.000047365724,0.0001367137,0.000018814839,0.00045646698,0.00023985194],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034411267,0.00012199879,0.0001596122,0.00005777422,0.000060619772,0.000016169395,0.0000392328,0.007901198,0.10536686,0.06280364,0.011713752,0.8117247],"study_design_scores_gemma":[0.0015089895,0.00052659155,0.021522705,0.00014201067,0.000035186302,0.00005679028,0.00036161902,0.076206565,0.3289371,0.04799638,0.52098155,0.0017244932],"about_ca_topic_score_codex":0.000020123109,"about_ca_topic_score_gemma":0.00012498094,"teacher_disagreement_score":0.81000024,"about_ca_system_score_codex":0.000051081784,"about_ca_system_score_gemma":0.000013831703,"threshold_uncertainty_score":0.8042523},"labels":[],"label_agreement":null},{"id":"W1993112486","doi":"10.1007/s10470-007-9093-1","title":"Design of high-speed clock and data recovery circuits","year":2007,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Phase detector; Detector; Asynchronous circuit; Data recovery; Phase-locked loop; Electronic engineering; Electronic circuit; Clock domain crossing; Clock signal; Computer hardware; Synchronous circuit; Electrical engineering; Engineering; Jitter; Telecommunications; Voltage","score_opus":0.038376033431663466,"score_gpt":0.26356392902025627,"score_spread":0.2251878955885928,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993112486","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.124636695,0.008927731,0.86486423,0.000015198981,0.00008800786,0.00015473187,0.000035640816,0.000309005,0.00096873374],"genre_scores_gemma":[0.9973374,0.0008985038,0.00157279,0.00003798565,0.00003577183,0.0000017106239,0.000046966285,0.000028379789,0.00004046729],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987576,0.00001581892,0.00038919348,0.00034865842,0.00015603175,0.00033267992],"domain_scores_gemma":[0.9993726,0.00011844565,0.000094253286,0.00024763893,0.0001000674,0.000067003304],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004514512,0.00022433276,0.00030985585,0.00020539381,0.00011573639,0.00006489102,0.00029568054,0.0001668566,0.000017315277],"category_scores_gemma":[0.00005757645,0.00019168624,0.000014220478,0.000396274,0.0001723835,0.00049208145,0.0000765898,0.00028219467,0.00000131426],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010582197,0.000022611854,0.00041844722,0.0001644295,0.00007189855,0.000019648265,0.00011970981,0.0023185944,0.039114397,0.00049413665,0.00015872497,0.9570868],"study_design_scores_gemma":[0.0048108296,0.0018289038,0.009195544,0.003787609,0.00074325764,0.0004915541,0.008695526,0.6234418,0.2684227,0.06697938,0.0073607345,0.004242133],"about_ca_topic_score_codex":0.000031109485,"about_ca_topic_score_gemma":0.000009601113,"teacher_disagreement_score":0.9528447,"about_ca_system_score_codex":0.0000293738,"about_ca_system_score_gemma":0.000034795557,"threshold_uncertainty_score":0.7816738},"labels":[],"label_agreement":null},{"id":"W1994255476","doi":"10.1109/icsict.2012.6466718","title":"A fast-lock PLL with over-tuning control","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Computer science; Lock (firearm); Frequency synthesizer; Electronic engineering; PLL multibit; Phase noise; Engineering","score_opus":0.006348226349531105,"score_gpt":0.20322894106514983,"score_spread":0.19688071471561872,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994255476","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24499798,0.0006406188,0.6788508,0.00005025606,0.00028515488,0.000159089,0.000004511992,0.0023874696,0.07262409],"genre_scores_gemma":[0.9906276,0.000018252716,0.008533621,0.000060715214,0.00004789253,0.000011126972,8.552008e-7,0.000016090733,0.00068388646],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.999549,0.0000020853788,0.00006761292,0.000055744327,0.00006900436,0.00025658627],"domain_scores_gemma":[0.99979675,0.000019182686,0.000009498837,0.00013428449,0.0000070374035,0.000033243894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000028880973,0.000090574875,0.00008783413,0.000033644992,0.000027413811,0.000008250662,0.00007668947,0.000037840236,0.00013068764],"category_scores_gemma":[0.0000069151397,0.00006427837,0.000012442801,0.000068494475,0.000023098324,0.00018748133,0.000017418432,0.00008783346,0.000040067756],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014314678,0.00032337345,0.33555034,0.00028054565,0.001051057,0.000030564708,0.002087302,0.11269044,0.04379871,0.10912738,0.023643617,0.37127355],"study_design_scores_gemma":[0.010785843,0.0007891712,0.040151715,0.00027401396,0.00023313431,0.00010839408,0.007392003,0.21400943,0.09947175,0.0030394108,0.6202181,0.0035270576],"about_ca_topic_score_codex":0.0000024255082,"about_ca_topic_score_gemma":0.0000026707241,"teacher_disagreement_score":0.7456296,"about_ca_system_score_codex":0.00002269544,"about_ca_system_score_gemma":0.0000016219961,"threshold_uncertainty_score":0.2621196},"labels":[],"label_agreement":null},{"id":"W1994488438","doi":"10.1049/iet-com:20060554","title":"On economical timing-error detectors for QAM receivers","year":2007,"lang":"en","type":"article","venue":"IET Communications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Jitter; Detector; Computer science; QAM; Impulse (physics); Symbol rate; Finite impulse response; Filter (signal processing); Reduction (mathematics); Digital filter; Control theory (sociology); Quadrature amplitude modulation; Bandwidth (computing); Electronic engineering; Algorithm; Bit error rate; Telecommunications; Physics; Mathematics; Decoding methods; Engineering","score_opus":0.0656070804619381,"score_gpt":0.3267254817267234,"score_spread":0.2611184012647853,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994488438","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.64273316,0.0010047157,0.2591442,0.0031514184,0.0013169259,0.0013413292,0.00014714447,0.0042361547,0.08692497],"genre_scores_gemma":[0.957843,0.0001403643,0.041756064,0.000053120624,0.000013357369,0.000051576288,0.000018940491,0.000016925615,0.00010667339],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996006,0.0000043597397,0.00013875598,0.00007373416,0.0000275794,0.00015499203],"domain_scores_gemma":[0.9987944,0.0003436046,0.000020902762,0.00080004,0.000015441545,0.000025640036],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000996576,0.000074296026,0.00007548698,0.000069123496,0.00012587335,0.000008692548,0.00052118924,0.00006236284,0.000015949507],"category_scores_gemma":[0.00007228102,0.00007845858,0.000036847072,0.00006932095,0.000079820325,0.000055209362,0.00007109981,0.0001398353,0.00004292142],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011722462,0.00042772118,0.0013009718,0.00009615428,0.0003824953,0.0000017696893,0.0012693701,0.04811304,0.008988291,0.30012226,0.046833027,0.5923477],"study_design_scores_gemma":[0.0009632255,0.00021864596,0.0017294419,0.000060855633,0.00004175724,0.0000029722912,0.0011387866,0.0490183,0.02690376,0.031022005,0.8882685,0.00063178287],"about_ca_topic_score_codex":0.0000018730001,"about_ca_topic_score_gemma":0.000045839704,"teacher_disagreement_score":0.84143543,"about_ca_system_score_codex":0.00008952329,"about_ca_system_score_gemma":0.000004033517,"threshold_uncertainty_score":0.3199448},"labels":[],"label_agreement":null},{"id":"W1995237970","doi":"10.1109/ccece.2006.277381","title":"A Novel Technique for Fast Clock Phase and Frequency Offset Simulation in Digital Communication Systems","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Offset (computer science); Electronic engineering; Clock signal; SIGNAL (programming language); Frequency offset; Clock recovery; Algorithm; Jitter; Orthogonal frequency-division multiplexing; Telecommunications; Engineering","score_opus":0.016055649903960304,"score_gpt":0.275188424834306,"score_spread":0.2591327749303457,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1995237970","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04419905,0.00029065018,0.9524,0.000013397622,0.00002544955,0.0004995958,0.000068531175,0.00035125334,0.0021520276],"genre_scores_gemma":[0.9813347,0.000014928407,0.018318014,0.000001955132,0.000008759414,0.00017102832,0.00007356236,0.000009854459,0.0000672102],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99964464,0.0000012845703,0.0001616661,0.00007066776,0.000034427456,0.000087311586],"domain_scores_gemma":[0.99976474,0.000049165723,0.000019862195,0.0001401089,0.000019423262,0.0000067120222],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000040024144,0.00006811304,0.000076472024,0.000071726456,0.00002527638,0.000029872004,0.000066148474,0.00006107604,0.0000010092785],"category_scores_gemma":[0.000021991042,0.00006427455,0.000008988976,0.00008128649,0.00002326376,0.00023768534,0.000019019764,0.000050899638,5.737561e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022092927,0.00035535125,0.0040574134,0.00024500687,0.000021977921,9.542057e-7,0.00007000611,0.735145,0.07448897,0.15727407,0.00048402642,0.027835177],"study_design_scores_gemma":[0.0010579395,0.00006489203,0.00017143498,0.00008975713,0.0000042179786,0.0000042247966,0.0001906684,0.97906166,0.004814194,0.011759856,0.0025674566,0.00021372068],"about_ca_topic_score_codex":0.000030503326,"about_ca_topic_score_gemma":0.000025672643,"teacher_disagreement_score":0.93713564,"about_ca_system_score_codex":0.000040031387,"about_ca_system_score_gemma":0.0000018678118,"threshold_uncertainty_score":0.26210403},"labels":[],"label_agreement":null},{"id":"W1995429929","doi":"10.1109/tvlsi.2013.2265895","title":"A 12.5-Gb/s On-Chip Oscilloscope to Measure Eye Diagrams and Jitter Histograms of High-Speed Signals","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Jitter; Oscilloscope; CMOS; Computer science; Chip; Electronic engineering; SIGNAL (programming language); Computer hardware; Engineering; Detector; Telecommunications","score_opus":0.014473163363969229,"score_gpt":0.22390624744303486,"score_spread":0.20943308407906563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1995429929","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2868998,0.00014168944,0.70871156,0.00017564952,0.0018225876,0.000997723,0.00013528121,0.0005420322,0.00057369244],"genre_scores_gemma":[0.9972668,0.000075384014,0.0008568327,0.0000934401,0.000061151106,0.00037676885,0.000012790051,0.000055515062,0.0012012772],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99815065,0.000069393085,0.0005798097,0.0003896318,0.00042020512,0.00039033502],"domain_scores_gemma":[0.9990406,0.000089085275,0.00009027204,0.00048725645,0.00015772939,0.0001350591],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002028149,0.00036755647,0.00047641844,0.0003651713,0.00016156728,0.00010006174,0.0002315357,0.00024956997,0.0001196675],"category_scores_gemma":[0.000016954684,0.00030955367,0.000118429794,0.00030235137,0.00008238665,0.00036605258,0.000003189765,0.00038154982,0.00016786295],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000373548,0.0017214686,0.00087716035,0.001001216,0.0010181406,0.000016281998,0.0055606286,0.36123756,0.43302834,0.0012403474,0.013884133,0.18004118],"study_design_scores_gemma":[0.005759272,0.0038436677,0.0025023585,0.0045740264,0.00042933665,0.00003993867,0.0110400915,0.19086657,0.75029105,0.0012210651,0.025611658,0.0038209844],"about_ca_topic_score_codex":0.0002697611,"about_ca_topic_score_gemma":0.00030556237,"teacher_disagreement_score":0.710367,"about_ca_system_score_codex":0.00019118281,"about_ca_system_score_gemma":0.000013285354,"threshold_uncertainty_score":0.9999356},"labels":[],"label_agreement":null},{"id":"W1996166014","doi":"10.1109/isscc.2010.5434007","title":"A 6.8mW 7.4Gb/s clock-forwarded receiver with up to 300MHz jitter tracking in 65nm CMOS","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Transmitter; Computer science; Electronic engineering; Electrical engineering; Phase-locked loop; Latency (audio); Engineering; Telecommunications","score_opus":0.007956042437853401,"score_gpt":0.23593275583914564,"score_spread":0.22797671340129225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1996166014","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9666676,0.000022671555,0.019878695,0.00034235927,0.0005178422,0.0002703126,0.0000030792519,0.0009941126,0.011303362],"genre_scores_gemma":[0.9776485,0.000010273335,0.020396166,0.00020702937,0.00004548278,0.000056252593,0.0000020393486,0.00003549244,0.0015987874],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99915385,0.0000038117885,0.0001727785,0.00021331427,0.00011147538,0.00034475335],"domain_scores_gemma":[0.9995646,0.00002721121,0.000015282083,0.0003178086,0.000025453093,0.000049636496],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007049657,0.00017609428,0.00016956784,0.00014930806,0.000033249853,0.000029884035,0.00022710928,0.0001180217,0.00030892086],"category_scores_gemma":[0.0000357819,0.00013632767,0.000023384944,0.00027541377,0.000036471192,0.00019569276,0.000055516957,0.00038247256,0.00011865896],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028969266,0.00022426031,0.087273255,0.00027132413,0.00031932714,0.00016774272,0.007671567,0.0800662,0.119121954,0.013657634,0.037702408,0.65323466],"study_design_scores_gemma":[0.004295444,0.0005354314,0.040889468,0.00033551705,0.000056225803,0.000073163,0.0045785788,0.023075486,0.26669535,0.0053914096,0.6512324,0.0028414808],"about_ca_topic_score_codex":0.000017506289,"about_ca_topic_score_gemma":0.0004491768,"teacher_disagreement_score":0.6503932,"about_ca_system_score_codex":0.00003669014,"about_ca_system_score_gemma":0.0000064895485,"threshold_uncertainty_score":0.5559281},"labels":[],"label_agreement":null},{"id":"W1996194487","doi":"10.1109/jssc.2015.2402218","title":"A 0.41 pJ/Bit 10 Gb/s Hybrid 2 IIR and 1 Discrete-Time DFE Tap in 28 nm-LP CMOS","year":2015,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; Electronic engineering; Computer science; CMOS; Control theory (sociology); Engineering; Bandwidth (computing); Telecommunications; Digital filter","score_opus":0.020703588417238177,"score_gpt":0.2593329889042551,"score_spread":0.23862940048701692,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1996194487","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98860383,0.0017922685,0.006002033,0.00015722465,0.0009154883,0.00021734073,0.000070063055,0.00020229591,0.0020394723],"genre_scores_gemma":[0.9975596,0.0008886901,0.0005049757,0.000050743303,0.00017966119,0.000010310716,0.0000026222428,0.00005496726,0.0007484459],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981837,0.000030576924,0.00074649055,0.00018811779,0.00036338458,0.0004877291],"domain_scores_gemma":[0.99910706,0.000064392814,0.00023236554,0.00023447537,0.00014213668,0.00021958062],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00041625038,0.00028153686,0.00051246054,0.00032642917,0.000045343088,0.00005369402,0.00036221422,0.00009358698,0.000044202643],"category_scores_gemma":[0.00015924194,0.00025013462,0.000076415476,0.00022639158,0.00012421633,0.00059306633,0.000059080725,0.00051097246,0.000065090695],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037340948,0.0007891177,0.014935362,0.0008071941,0.0013901112,0.007263954,0.006365915,0.23236251,0.15657148,0.0002397915,0.11921792,0.45968324],"study_design_scores_gemma":[0.03572112,0.005703303,0.01707876,0.004767578,0.0008034999,0.009690305,0.0055185277,0.09996187,0.40471268,0.10542139,0.3023552,0.008265773],"about_ca_topic_score_codex":0.0000034011061,"about_ca_topic_score_gemma":0.0000046824766,"teacher_disagreement_score":0.45141748,"about_ca_system_score_codex":0.00019173432,"about_ca_system_score_gemma":0.000058525522,"threshold_uncertainty_score":0.9999951},"labels":[],"label_agreement":null},{"id":"W1998899156","doi":"10.1007/s10470-008-9263-9","title":"An area-power efficient 4-PAM full-clock 10-Gb/s CMOS pre-emphasis serial link transmitter","year":2008,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Transmitter; CMOS; Electronic engineering; Emphasis (telecommunications); Electrical engineering; Clock rate; Computer science; Parasitic extraction; Serial communication; Engineering; Telecommunications","score_opus":0.014817049699357503,"score_gpt":0.23031114897705077,"score_spread":0.21549409927769325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998899156","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7940295,0.0019778882,0.20035547,0.00004966599,0.00015802537,0.00021599133,0.000029909961,0.0009507077,0.0022328536],"genre_scores_gemma":[0.9987779,0.00019353429,0.0005227518,0.00010070685,0.00011434986,0.000034839628,0.000043726734,0.000055348795,0.0001567925],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99829316,0.000025739537,0.0004300723,0.0004633434,0.00025717824,0.0005304884],"domain_scores_gemma":[0.99938565,0.000027773332,0.000071057286,0.00022253786,0.00015608809,0.00013691394],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000116684365,0.00040123027,0.0003749775,0.00019803541,0.0003869669,0.00012237483,0.00028474818,0.00027476568,0.00032789048],"category_scores_gemma":[0.000016364238,0.00032791076,0.00007142406,0.0004667371,0.00023470019,0.00035785552,0.000019706267,0.00043056018,0.000012807824],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000118365715,0.00027592515,0.0008445822,0.00023484454,0.00022350217,0.00019129986,0.0034999144,0.066481985,0.11334849,0.0001698955,0.0011996072,0.8134116],"study_design_scores_gemma":[0.0041203834,0.0022732709,0.003096641,0.0011940006,0.00033071593,0.00077607273,0.0031944965,0.8464499,0.1017317,0.0020394316,0.031143282,0.0036500788],"about_ca_topic_score_codex":0.000012164547,"about_ca_topic_score_gemma":0.000006243385,"teacher_disagreement_score":0.8097615,"about_ca_system_score_codex":0.000064551314,"about_ca_system_score_gemma":0.000058083682,"threshold_uncertainty_score":0.99991727},"labels":[],"label_agreement":null},{"id":"W1999958219","doi":"10.1007/s10470-013-0251-3","title":"Novel last passage time based jitter model with application to low slew rate/high noise ring oscillator","year":2014,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Jitter; Slew rate; Noise (video); Control theory (sociology); Ring oscillator; Power (physics); Electronic engineering; Phase noise; Computer science; Voltage; Physics; Electrical engineering; Engineering","score_opus":0.006325939096062114,"score_gpt":0.19644797066519062,"score_spread":0.19012203156912852,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1999958219","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10493469,0.000057911755,0.89320767,0.00007815467,0.000015549089,0.00016824513,0.000014017167,0.00046511332,0.0010586475],"genre_scores_gemma":[0.99441427,0.0000050065228,0.004978916,0.00032636884,0.000047946694,0.000057889367,0.000029711453,0.00004831871,0.00009156564],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989058,0.000010483986,0.00023259793,0.00036126404,0.00015453056,0.00033534152],"domain_scores_gemma":[0.99951047,0.000036267305,0.000059369064,0.00017469088,0.000121223246,0.000098008466],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015325053,0.00027488574,0.0002585029,0.00016662607,0.00017027583,0.00012525536,0.00017387816,0.00012121294,0.00001316168],"category_scores_gemma":[0.000018361667,0.0002120097,0.000022662956,0.00041458927,0.000068198766,0.000254975,0.000023181281,0.00024579858,0.000017625105],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013775313,0.000029437806,0.00021624907,0.00014602943,0.00002926426,0.000001898242,0.000081978935,0.48272598,0.28325582,0.00032663954,0.00008373068,0.23308921],"study_design_scores_gemma":[0.00040852829,0.000075347314,0.00015347842,0.00027320473,0.000026572994,0.000003657629,0.000053120508,0.97283894,0.024744522,0.0005260804,0.00055172667,0.0003448241],"about_ca_topic_score_codex":0.000011200591,"about_ca_topic_score_gemma":0.000012387861,"teacher_disagreement_score":0.8894796,"about_ca_system_score_codex":0.000058049092,"about_ca_system_score_gemma":0.000031754942,"threshold_uncertainty_score":0.8645505},"labels":[],"label_agreement":null},{"id":"W2000058577","doi":"10.1016/j.mejo.2009.03.001","title":"A very-high output impedance charge pump for low-voltage low-power PLLs","year":2009,"lang":"en","type":"article","venue":"Microelectronics Journal","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Fonds Québécois de la Recherche sur la Nature et les Technologies; Canada Research Chairs; CMC Microsystems","keywords":"Charge pump; Output impedance; Voltage; Electrical impedance; Transient (computer programming); Current (fluid); CMOS; Power (physics); Constant current; Control theory (sociology); Impedance matching; Electrical engineering; Physics; Engineering; Electronic engineering; Capacitor; Computer science","score_opus":0.005309256671081668,"score_gpt":0.22093910448591506,"score_spread":0.21562984781483338,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000058577","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7799131,0.0073683057,0.20961845,0.00037180373,0.0010897717,0.00039030143,0.000045712237,0.0006270404,0.0005754749],"genre_scores_gemma":[0.9940315,0.0023772004,0.0022767726,0.000264734,0.00023239737,0.000017172752,0.0000093439685,0.00005487297,0.0007360185],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99814606,0.000008537581,0.00040599,0.0002307136,0.00018122107,0.0010274672],"domain_scores_gemma":[0.9993843,0.000044025837,0.00010926344,0.0002844286,0.000084166655,0.00009380998],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00020502746,0.00030804615,0.000321553,0.00015785021,0.00022218462,0.00010821042,0.00048448678,0.00016530446,0.000074079595],"category_scores_gemma":[0.00006349762,0.0002908414,0.00016347754,0.00018134536,0.000039725768,0.0002929012,0.00003071921,0.0007786014,0.000047426638],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016890274,0.00025835336,0.000078270736,0.00010276111,0.00031969522,0.00006588568,0.00031440976,0.005153913,0.8287487,0.00837738,0.02851468,0.12789702],"study_design_scores_gemma":[0.0033662596,0.001417746,0.00023355395,0.00023259097,0.00007634719,0.00042931974,0.00010671588,0.007980595,0.7188534,0.029381655,0.23667914,0.0012426776],"about_ca_topic_score_codex":4.3193603e-7,"about_ca_topic_score_gemma":0.0000014622829,"teacher_disagreement_score":0.21411835,"about_ca_system_score_codex":0.00035972553,"about_ca_system_score_gemma":0.00006504666,"threshold_uncertainty_score":0.9999544},"labels":[],"label_agreement":null},{"id":"W2000769708","doi":"10.1109/mwscas.2014.6908463","title":"Novel dissipative Lagrange-Hamilton formalism for LC/van der pol oscillator with new implication on phase noise dependency on quality factor","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Dissipative system; Hamiltonian (control theory); Van der Pol oscillator; Formalism (music); Phase noise; Dependency (UML); Mathematics; Physics; Statistical physics; Applied mathematics; Computer science; Quantum mechanics; Mathematical optimization; Artificial intelligence; Nonlinear system","score_opus":0.03708442248398109,"score_gpt":0.3287267515110436,"score_spread":0.2916423290270625,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000769708","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32170647,0.000015783517,0.67366356,0.00013276037,0.000106360414,0.0005518169,0.00011672465,0.0006556331,0.003050911],"genre_scores_gemma":[0.9879814,0.00001821282,0.011128051,0.00014536695,0.00007762917,0.00012145551,0.000042118514,0.000038870865,0.00044692936],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989772,0.000006735293,0.0002388753,0.00027831484,0.00018984042,0.0003090253],"domain_scores_gemma":[0.99925005,0.00012963281,0.0000739732,0.00040968676,0.000046874255,0.000089766996],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000709749,0.00024927518,0.00021363512,0.00008578835,0.00009645443,0.000025571435,0.00018962055,0.00011379373,0.000046506415],"category_scores_gemma":[0.00006601173,0.00017712283,0.00005164647,0.00010786791,0.00003170366,0.00022388146,0.000018920104,0.00013395799,0.000023020257],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012318009,0.0010491451,0.0024363887,0.00036500988,0.00036023848,7.952678e-7,0.0019762777,0.0063974257,0.16412644,0.16073656,0.0024214794,0.6588984],"study_design_scores_gemma":[0.019708179,0.005739205,0.022661908,0.00031293364,0.00014353104,0.000007687854,0.0010151697,0.024301337,0.8144829,0.023972332,0.08481114,0.0028436484],"about_ca_topic_score_codex":0.00004044236,"about_ca_topic_score_gemma":0.00009158714,"teacher_disagreement_score":0.6662749,"about_ca_system_score_codex":0.00009797579,"about_ca_system_score_gemma":0.000011228881,"threshold_uncertainty_score":0.7222859},"labels":[],"label_agreement":null},{"id":"W2001007961","doi":"10.1109/ccece.2012.6334833","title":"A DLL-based fractional-N frequency synthesizer with a programmable injection clock","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Frequency synthesizer; Direct digital synthesizer; Frequency divider; Computer science; Frequency multiplier; CMOS; CPU multiplier; Electronic engineering; Multiplication (music); Multiplier (economics); Phase-locked loop; Clock rate; Computer hardware; Engineering; Clock skew; Clock signal; Physics","score_opus":0.009604970533834349,"score_gpt":0.21598294903816634,"score_spread":0.20637797850433198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2001007961","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17290114,0.00086811476,0.7593731,0.0001771285,0.0005946584,0.0005441785,0.0000048338793,0.005629869,0.059906937],"genre_scores_gemma":[0.95057625,0.000010946502,0.048807167,0.000035770667,0.000057055557,0.00014466897,0.0000036132096,0.000021612788,0.00034294362],"study_design_codex":"observational","study_design_gemma":"not_applicable","domain_scores_codex":[0.999436,0.00000458561,0.000093151335,0.000087130975,0.000112701964,0.00026642598],"domain_scores_gemma":[0.9997376,0.000029914356,0.000018250925,0.00015636353,0.00002223604,0.000035620462],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005344096,0.00011147095,0.00008194958,0.00006604689,0.00005420733,0.000015141915,0.00006234465,0.00006470847,0.00020320441],"category_scores_gemma":[0.000018667317,0.000082632716,0.000019558682,0.00017966282,0.000032250708,0.00032760913,0.000008287452,0.00012048226,0.00007174202],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021848289,0.0015866415,0.33753917,0.0006670427,0.001165657,0.00002298879,0.00039367145,0.20222838,0.016841535,0.11054496,0.012376682,0.31641477],"study_design_scores_gemma":[0.0036192748,0.0015932798,0.024185559,0.00038622943,0.00029981288,0.00023517635,0.0022290063,0.07873505,0.24724378,0.014034749,0.62382555,0.0036125204],"about_ca_topic_score_codex":0.000016480635,"about_ca_topic_score_gemma":0.000008543829,"teacher_disagreement_score":0.7776751,"about_ca_system_score_codex":0.00007032926,"about_ca_system_score_gemma":0.000008574762,"threshold_uncertainty_score":0.33696643},"labels":[],"label_agreement":null},{"id":"W2003446616","doi":"10.1109/icuwb.2015.7324527","title":"Very Wide Range Frequency Synthesizer Architecture for Avionic SDR Applications","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Université du Québec à Montréal","funders":"","keywords":"Phase noise; Frequency synthesizer; Voltage-controlled oscillator; dBc; Phase-locked loop; Avionics; CMOS; Direct digital synthesizer; Frequency offset; Electronic engineering; Electrical engineering; Capacitor; Software-defined radio; Bandwidth (computing); Offset (computer science); Inductor; Engineering; Computer science; Telecommunications; Voltage; Orthogonal frequency-division multiplexing; Channel (broadcasting)","score_opus":0.021791976019975092,"score_gpt":0.2471802878603935,"score_spread":0.2253883118404184,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2003446616","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0058836993,0.00091847026,0.9740547,0.0002702921,0.00015778923,0.0005061424,0.000019859983,0.0015082107,0.01668083],"genre_scores_gemma":[0.816883,0.00016203447,0.1791518,0.00017304049,0.00013842346,0.0017781296,0.000021756792,0.000058135738,0.0016336257],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99953914,0.0000026222745,0.00010717701,0.00011259441,0.00006521911,0.00017322968],"domain_scores_gemma":[0.9995979,0.00007988623,0.000011849511,0.00024678351,0.00002571116,0.00003787429],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000049694023,0.00009784066,0.000094104646,0.000049184044,0.000036098274,0.000010865759,0.00016945029,0.00006620076,0.000026698943],"category_scores_gemma":[0.000047581616,0.000080948026,0.00003348512,0.000090956026,0.000034606903,0.0000655466,0.000022307651,0.00008372654,0.000053609176],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005499259,0.00021705967,0.0051071155,0.0005075909,0.00035451356,0.000007911465,0.00056500087,0.049545594,0.009762833,0.16952512,0.08386011,0.68049216],"study_design_scores_gemma":[0.0009066491,0.0000899096,0.00033781526,0.000033721204,0.00005036121,0.000009381392,0.0004281953,0.002516032,0.01226195,0.33430412,0.6484528,0.00060903915],"about_ca_topic_score_codex":0.000002998922,"about_ca_topic_score_gemma":0.0000113383885,"teacher_disagreement_score":0.81099933,"about_ca_system_score_codex":0.00004905925,"about_ca_system_score_gemma":0.000009817315,"threshold_uncertainty_score":0.33009645},"labels":[],"label_agreement":null},{"id":"W2007036192","doi":"10.1007/s00034-015-0009-5","title":"65-nm CMOS Voltage-to-Time Converter for 5-GS/s Time-Based ADCs","year":2015,"lang":"en","type":"article","venue":"Circuits Systems and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Effective number of bits; Jitter; CMOS; Voltage; Electronic engineering; Bandwidth (computing); Electrical engineering; Time-to-digital converter; Inverter; Computer science; Linearity; Physics; Topology (electrical circuits); Clock signal; Engineering; Telecommunications","score_opus":0.02659414933780437,"score_gpt":0.23710416029870374,"score_spread":0.21051001096089936,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2007036192","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027856233,0.004205894,0.96314263,0.00004583661,0.000348901,0.00087408326,0.000042402266,0.0011041298,0.002379863],"genre_scores_gemma":[0.99811304,0.0000025537822,0.0005034359,0.00007880852,0.00016152568,0.00013681897,0.00001302432,0.000051709587,0.0009390826],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99887896,0.000009939199,0.00029431234,0.0002704053,0.00018614499,0.00036023383],"domain_scores_gemma":[0.9994542,0.000050983268,0.000060242906,0.00014807585,0.00013857929,0.00014790813],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023596795,0.0002242219,0.00032372342,0.00011607143,0.00012464571,0.00015548218,0.0001691444,0.00013609053,0.000010839305],"category_scores_gemma":[0.000038562095,0.00020175659,0.00003347492,0.00016328887,0.00005171295,0.00024054074,0.000027461489,0.00010781687,0.00006563953],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000058594167,0.00010461619,0.0011800427,0.0043948796,0.00016073913,0.00003715241,0.0014664289,0.056431156,0.1285763,0.0004489498,0.021559684,0.78558147],"study_design_scores_gemma":[0.0013954196,0.00024528362,0.000033871278,0.00075059425,0.000046339308,0.000025025296,0.000516408,0.95073247,0.00700505,0.0005391958,0.03804105,0.0006693204],"about_ca_topic_score_codex":0.0000037704924,"about_ca_topic_score_gemma":2.4286686e-7,"teacher_disagreement_score":0.9702568,"about_ca_system_score_codex":0.0000724663,"about_ca_system_score_gemma":0.000052988627,"threshold_uncertainty_score":0.8227395},"labels":[],"label_agreement":null},{"id":"W2010341193","doi":"10.1109/tcsi.2006.885977","title":"A New Current-Mode Incremental Signaling Scheme With Applications to Gb/s Parallel Links","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Transimpedance amplifier; Electronic engineering; CMOS; Bandwidth (computing); Computer science; Amplifier; Integrator; Topology (electrical circuits); Electrical engineering; Engineering; Operational amplifier; Telecommunications","score_opus":0.021304424786235367,"score_gpt":0.2776577184136402,"score_spread":0.25635329362740483,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010341193","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018344712,0.0008466897,0.9778144,0.000019608719,0.0001141976,0.0013028263,0.0001008521,0.00039692118,0.001059789],"genre_scores_gemma":[0.9954417,0.00020905741,0.002878935,0.000045647732,0.00010218957,0.0010412411,0.000011900727,0.000034155233,0.00023522471],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9988871,0.00001774068,0.00030851355,0.00033776523,0.00015775714,0.0002911117],"domain_scores_gemma":[0.9993427,0.00011980176,0.000045925306,0.00026120472,0.000024659852,0.0002057073],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023363352,0.00023639927,0.0001990773,0.00017097392,0.00044246623,0.000083986146,0.00014052152,0.000116014475,0.000018339419],"category_scores_gemma":[8.178082e-7,0.00021586979,0.000033309174,0.0003046637,0.000095665244,0.00014180751,0.000003956696,0.00034156625,0.000023702927],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008630963,0.00027136633,0.00019079118,0.00028264627,0.0002352024,0.000001683456,0.0006604323,0.018964712,0.037514664,0.19779018,0.000075091266,0.74392694],"study_design_scores_gemma":[0.013230435,0.002704376,0.0010258469,0.00282738,0.0012071616,0.0007688691,0.04698963,0.013180078,0.17370139,0.07544016,0.6600566,0.008868111],"about_ca_topic_score_codex":0.0000116253195,"about_ca_topic_score_gemma":0.000013293984,"teacher_disagreement_score":0.9770969,"about_ca_system_score_codex":0.00008219327,"about_ca_system_score_gemma":0.0000146201555,"threshold_uncertainty_score":0.88029146},"labels":[],"label_agreement":null},{"id":"W2012852542","doi":"10.1364/ol.37.001262","title":"Quasi-phase-matched DC-induced three wave mixing versus four wave mixing: a simulated comparison","year":2012,"lang":"en","type":"article","venue":"Optics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Four-wave mixing; Optics; Mixing (physics); Phase (matter); Phase matching; Phase conjugation; Physics; Materials science; Nonlinear optics; Laser","score_opus":0.09101687698375713,"score_gpt":0.303010646601811,"score_spread":0.21199376961805386,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012852542","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.912922,0.00018586064,0.0821575,0.00046288778,0.0019502074,0.00025392487,0.000007689152,0.0010943625,0.0009655321],"genre_scores_gemma":[0.9717071,0.000017960154,0.027772537,0.00014667002,0.00022039849,0.000014751966,0.000023834004,0.0000803187,0.000016430346],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982188,0.0000171943,0.0004089541,0.00024751373,0.00027521997,0.00083233166],"domain_scores_gemma":[0.99905276,0.00019686868,0.000095270705,0.0005020765,0.000031671778,0.0001213654],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00014720736,0.00036455167,0.00040481225,0.00015027502,0.00012736204,0.00005778848,0.00023661392,0.00020377837,0.000029748016],"category_scores_gemma":[0.00010057412,0.00037309006,0.00009973645,0.00025328386,0.00006827883,0.0003086508,0.00011865207,0.0004888593,0.0000676984],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039645936,0.0010447799,0.0027326318,0.00033835703,0.001523686,0.00021608065,0.003685195,0.1231923,0.8021483,0.0023088078,0.004635424,0.05777799],"study_design_scores_gemma":[0.0065236087,0.0004712655,0.00033699546,0.00014819588,0.00024439863,0.000019727564,0.0014190616,0.85287344,0.12952773,0.0002593296,0.0065874294,0.0015888195],"about_ca_topic_score_codex":0.00000678889,"about_ca_topic_score_gemma":0.0000054308807,"teacher_disagreement_score":0.72968113,"about_ca_system_score_codex":0.00020085694,"about_ca_system_score_gemma":0.0000065316935,"threshold_uncertainty_score":0.9998721},"labels":[],"label_agreement":null},{"id":"W2017417353","doi":"10.1109/icecs.2013.6815376","title":"Highly-linear voltage-to-time converter (VTC) circuit for time-based analog-to-digital converters (T-ADCs)","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Zewail City of Science and Technology","keywords":"Converters; Electronic engineering; CMOS; Linearity; Computer science; Voltage; Analog-to-digital converter; Successive approximation ADC; Sample and hold; Integrating ADC; Digital-to-analog converter; Electrical engineering; Capacitor; Boost converter; Engineering; Buck–boost converter","score_opus":0.01034228713585351,"score_gpt":0.20938357375309524,"score_spread":0.19904128661724174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2017417353","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040338013,0.000025493207,0.943932,0.0006775372,0.0004594248,0.0016163806,0.00015441401,0.0030051349,0.009791632],"genre_scores_gemma":[0.97608805,0.0000027469403,0.009220953,0.0019928396,0.000090334164,0.00041819527,0.00009785957,0.00010182259,0.0119871935],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985473,0.000003943496,0.00032611095,0.00036443563,0.00017676497,0.0005814538],"domain_scores_gemma":[0.9991083,0.00011704249,0.000028427337,0.00045961165,0.00010093966,0.00018569041],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000055910536,0.0003200183,0.00034145243,0.00023265857,0.00006351355,0.00010101016,0.00042636998,0.00014493344,0.0015035642],"category_scores_gemma":[0.00006942765,0.00028696956,0.00010589035,0.00025830537,0.00006503482,0.0003760188,0.00007716264,0.00011829439,0.0094187],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007898449,0.0002161908,0.0015987497,0.00029759668,0.0005344342,0.000016482649,0.00022247547,0.016771179,0.11920734,0.0017600068,0.5476062,0.31169033],"study_design_scores_gemma":[0.002118125,0.0006568701,0.0004247741,0.00008206295,0.00004735908,0.000004039128,0.0001508592,0.7444597,0.05859846,0.002376872,0.18961002,0.001470887],"about_ca_topic_score_codex":0.000009891331,"about_ca_topic_score_gemma":0.0000010457463,"teacher_disagreement_score":0.93575007,"about_ca_system_score_codex":0.00010068085,"about_ca_system_score_gemma":0.000015996919,"threshold_uncertainty_score":0.9999582},"labels":[],"label_agreement":null},{"id":"W2018325506","doi":"10.1007/s10470-006-9013-9","title":"On-chip measurement of waveforms in mixed-signal circuits using a segmented subsampling technique","year":2006,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Phase-locked loop; Oscilloscope; Electronic engineering; CMOS; Waveform; Sampling (signal processing); Chip; SIGNAL (programming language); Computer science; Electronic circuit; Linearity; Time domain; Jitter; Voltage; Engineering; Electrical engineering; Telecommunications; Detector","score_opus":0.02554516055389087,"score_gpt":0.2354101217084456,"score_spread":0.20986496115455475,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2018325506","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44632164,0.0015787906,0.5494628,0.0000060573693,0.00005217186,0.00032762892,0.000015426944,0.00031766077,0.0019178487],"genre_scores_gemma":[0.99906063,0.00004135775,0.00074090756,0.000018062514,0.000029286753,0.00003918595,0.000017860286,0.000045035515,0.000007696617],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99807626,0.000027102376,0.0006558906,0.00035659483,0.00039940947,0.0004847613],"domain_scores_gemma":[0.99941975,0.00004047366,0.00014654225,0.0001460172,0.00019625378,0.000050978997],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00043877173,0.00035623065,0.00043381756,0.00052806846,0.00014300917,0.00006308207,0.00020090932,0.00021384741,0.000019690291],"category_scores_gemma":[0.000021836424,0.00029837125,0.000058785878,0.000795201,0.0001433223,0.00027008133,0.000028410639,0.00047930534,9.593932e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014931844,0.00016463464,0.002907714,0.0004487904,0.00006551731,0.000035848167,0.00013499668,0.048506465,0.69842124,0.0018546493,0.000022744896,0.24742244],"study_design_scores_gemma":[0.0015157826,0.000357705,0.002713764,0.004438607,0.000094402065,0.00008026147,0.0014139412,0.208347,0.74918133,0.030484315,0.00011598532,0.0012569252],"about_ca_topic_score_codex":0.0001412643,"about_ca_topic_score_gemma":0.00007644993,"teacher_disagreement_score":0.55273896,"about_ca_system_score_codex":0.00027035616,"about_ca_system_score_gemma":0.000076752774,"threshold_uncertainty_score":0.99994683},"labels":[],"label_agreement":null},{"id":"W2018711107","doi":"10.1109/mwscas.2012.6292080","title":"A high performance NMOS-switch high swing cascode charge pump for phase-locked loops","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"NMOS logic; Cascode; Node (physics); Charge pump; CMOS; Swing; Electrical engineering; Computer science; Electronic engineering; Engineering; Voltage; Transistor; Capacitor; Amplifier","score_opus":0.02010448926174279,"score_gpt":0.2579622377488092,"score_spread":0.23785774848706642,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2018711107","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9230476,0.00032824604,0.07223079,0.00008544277,0.0011062705,0.00034211625,0.00002736618,0.0015728616,0.001259298],"genre_scores_gemma":[0.9815013,0.00019859782,0.016280495,0.000067654924,0.00026100772,0.00017770377,0.00002864789,0.000051801682,0.0014328193],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987926,0.0000032739058,0.0002455353,0.00016947326,0.00012732409,0.00066178286],"domain_scores_gemma":[0.9995045,0.00005478187,0.00003397742,0.00030945582,0.000030060055,0.000067216075],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012026612,0.0002279706,0.00023420178,0.000086075845,0.00012737939,0.00001988525,0.00022895908,0.000120384655,0.00023098743],"category_scores_gemma":[0.000036133042,0.0001967211,0.00004674747,0.00015595883,0.00003301198,0.00051272154,0.000063918946,0.00015765353,0.00011357719],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026702424,0.0011972957,0.01597283,0.0019509762,0.00093368377,0.000011524309,0.0016721063,0.010603206,0.20342642,0.098115,0.02610343,0.6397465],"study_design_scores_gemma":[0.0031683147,0.00024727956,0.0006905983,0.000072705174,0.000062827945,0.000014722008,0.0002876385,0.04673365,0.86851823,0.0008064433,0.07851194,0.00088566856],"about_ca_topic_score_codex":0.000011173861,"about_ca_topic_score_gemma":0.0000020337454,"teacher_disagreement_score":0.6650918,"about_ca_system_score_codex":0.00008117863,"about_ca_system_score_gemma":0.000005651693,"threshold_uncertainty_score":0.8022054},"labels":[],"label_agreement":null},{"id":"W2018777691","doi":"10.1117/12.732531","title":"Pseudorandom pulse code modulation of LEDs","year":2007,"lang":"de","type":"article","venue":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Philips (Canada)","funders":"","keywords":"Pulse-width modulation; Pseudorandom number generator; Duty cycle; Computer science; Modulation (music); Pulse (music); Pseudorandom noise; Electronic engineering; Optics; Physics; Electrical engineering; Telecommunications; Acoustics; Spread spectrum; Voltage; Code division multiple access; Algorithm; Detector; Engineering","score_opus":0.013150428401468623,"score_gpt":0.24517078925185573,"score_spread":0.2320203608503871,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2018777691","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99140054,0.0012374583,0.0016749089,0.00076448877,0.0010717981,0.00084975164,0.00015931152,0.00024271494,0.002599037],"genre_scores_gemma":[0.8429188,0.0012152548,0.15468885,0.000029744127,0.00072205596,0.00007876787,0.000021896578,0.00012978795,0.0001948223],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9960533,1.3728241e-8,0.0016368325,0.00051365845,0.001054074,0.000742142],"domain_scores_gemma":[0.9966826,0.00028867193,0.00076857535,0.00012669909,0.0019894582,0.00014399631],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012933728,0.0005907534,0.0008537582,0.0002798613,0.0001031044,0.00008292528,0.0014069519,0.00053426676,0.000026395775],"category_scores_gemma":[0.000975869,0.0005376663,0.0009100127,0.0006806848,0.00050093845,0.000744486,0.00030481705,0.0006296615,0.000003846508],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032863425,0.00022744745,0.00079749274,0.0020885193,0.0014262417,2.5733362e-7,0.00032110425,0.0038512745,0.6131151,0.37330723,0.0014639673,0.0030727822],"study_design_scores_gemma":[0.005284864,0.0008076043,0.0028913221,0.001781519,0.00096519885,0.000018827823,0.003827241,0.21466613,0.7457792,0.008479674,0.014168334,0.0013300957],"about_ca_topic_score_codex":0.000010949048,"about_ca_topic_score_gemma":3.2438464e-7,"teacher_disagreement_score":0.36482754,"about_ca_system_score_codex":0.00032950874,"about_ca_system_score_gemma":0.00003187765,"threshold_uncertainty_score":0.99970746},"labels":[],"label_agreement":null},{"id":"W2021367563","doi":"10.1109/cicc.2006.320985","title":"A 5Gb/s Transmitter with Reflection Cancellation for Backplane Transceivers","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Transmitter; Backplane; Transceiver; Reflection (computer programming); CMOS; Transmission (telecommunications); Electronic engineering; Computer science; Electrical impedance; Discontinuity (linguistics); Electrical engineering; Engineering; Telecommunications; Channel (broadcasting)","score_opus":0.005685642049441875,"score_gpt":0.19232278411560141,"score_spread":0.18663714206615953,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2021367563","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0688579,0.00007183525,0.894526,0.00014833242,0.00011082739,0.00024469872,0.000009747165,0.00086747995,0.03516319],"genre_scores_gemma":[0.98391104,0.000023035294,0.014576179,0.000016311893,0.0000355431,0.000037458638,0.000018565628,0.0000130197495,0.0013688727],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997006,0.0000010058225,0.00006761777,0.000076859214,0.00004259614,0.00011133918],"domain_scores_gemma":[0.99991214,0.000008820511,0.000006574895,0.000055532975,0.000010362066,0.0000065738905],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000013074112,0.00006773671,0.000055704208,0.000035322013,0.000030301808,0.000006559941,0.000031153224,0.000038155937,0.00003748726],"category_scores_gemma":[3.1406552e-7,0.000053508833,0.000015136346,0.00006804044,0.000015368521,0.000074833304,3.7707687e-7,0.000035468518,0.0000031362902],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032345814,0.00007289891,0.002889181,0.00038728773,0.00014600942,0.000005432774,0.00027280505,0.65090007,0.15198861,0.009846562,0.028416568,0.15475115],"study_design_scores_gemma":[0.003560862,0.0005302412,0.002626612,0.00006319703,0.00008721322,0.000015353447,0.00037473155,0.049422633,0.52113885,0.008845834,0.41249958,0.00083486986],"about_ca_topic_score_codex":0.000021978769,"about_ca_topic_score_gemma":0.00025658475,"teacher_disagreement_score":0.9150531,"about_ca_system_score_codex":0.000032233358,"about_ca_system_score_gemma":0.0000021391327,"threshold_uncertainty_score":0.21820268},"labels":[],"label_agreement":null},{"id":"W2021538269","doi":"10.1109/csics.2013.6659192","title":"A 32-nm CMOS Frequency Locked Loop for 20-GHz Synthesis with &amp;#177; 7.6 ppm Resolution","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada); Dalhousie University","funders":"","keywords":"Voltage-controlled oscillator; Frequency synthesizer; CMOS; Phase-locked loop; Offset (computer science); Frequency multiplier; Frequency offset; Loop (graph theory); Resolution (logic); Direct digital synthesizer; Phase noise; Electronic engineering; Frequency divider; Electrical engineering; Optoelectronics; Physics; Materials science; Voltage; Computer science; Engineering; Mathematics; Orthogonal frequency-division multiplexing","score_opus":0.01586347999698442,"score_gpt":0.21766035967990077,"score_spread":0.20179687968291635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2021538269","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16980453,0.00059204997,0.8011787,0.00067734835,0.0002999353,0.0012697533,0.000034804943,0.003327404,0.022815464],"genre_scores_gemma":[0.6960239,0.00014497858,0.2967908,0.0000719627,0.000082094746,0.0012791035,0.000019658692,0.00007301862,0.0055144825],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99908406,0.0000058851165,0.00019808217,0.00021409763,0.00012303019,0.0003748348],"domain_scores_gemma":[0.9993753,0.000104813145,0.000031807635,0.0003770553,0.0000667591,0.00004429829],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000054915825,0.00019540948,0.00018616278,0.000088986926,0.00008499649,0.00003255689,0.0002100401,0.000121938196,0.00037874046],"category_scores_gemma":[0.00011055413,0.00014730038,0.000041354357,0.00016798021,0.00007249905,0.00028278038,0.00003283259,0.00011023762,0.00020643717],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001668963,0.0005126819,0.0077451966,0.0014296393,0.0012154791,0.000014088386,0.00053781574,0.05221372,0.17346631,0.043396797,0.26787114,0.45143023],"study_design_scores_gemma":[0.0047100103,0.0012427523,0.0029899348,0.0009839723,0.00046262177,0.0000777425,0.0034576128,0.15764841,0.31958568,0.10936965,0.39421868,0.0052529313],"about_ca_topic_score_codex":0.000058538946,"about_ca_topic_score_gemma":0.00009496746,"teacher_disagreement_score":0.52621937,"about_ca_system_score_codex":0.00008932186,"about_ca_system_score_gemma":0.000010059095,"threshold_uncertainty_score":0.60067356},"labels":[],"label_agreement":null},{"id":"W2022188021","doi":"10.1109/ccece.2014.6900978","title":"Test considerations for jitter tolerance of wireline receivers","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Semtech (Canada)","funders":"","keywords":"Jitter; Computer science; CMOS; Built-in self-test; Bit error rate; Chip; PHY; Electronic engineering; Embedded system; Algorithm; Engineering; Physical layer; Telecommunications","score_opus":0.014713612488147603,"score_gpt":0.22915178560624247,"score_spread":0.21443817311809488,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2022188021","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054150965,0.000083645835,0.91850036,0.00090818404,0.00039707284,0.00027943094,0.000031226362,0.0008962422,0.02475285],"genre_scores_gemma":[0.919322,0.000024070789,0.08013497,0.00009795099,0.000021688664,0.000017232074,0.0000017956612,0.000006357385,0.0003739449],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99975383,0.0000010649208,0.00009621536,0.000051382583,0.000026506897,0.00007098299],"domain_scores_gemma":[0.99965554,0.00019321253,0.000011139094,0.0001055521,0.000026873817,0.000007699866],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000027119517,0.000044918885,0.00007069912,0.000021635595,0.000020832247,0.0000031223235,0.00003685183,0.000026476493,0.00006196366],"category_scores_gemma":[0.00017908019,0.000039339146,0.000015316851,0.000029569544,0.000028917948,0.000044484976,0.000007020475,0.00002656241,0.000005371851],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018510327,0.00017070609,0.009321494,0.00046591417,0.00012819993,0.0000011570266,0.00036390164,0.21942456,0.1622027,0.15675761,0.30355978,0.14758547],"study_design_scores_gemma":[0.0013136112,0.00024254686,0.00082585105,0.000057968224,0.00002404439,0.000003288874,0.00020259462,0.31773886,0.43469378,0.064077385,0.18041451,0.00040556412],"about_ca_topic_score_codex":7.6277945e-7,"about_ca_topic_score_gemma":0.0000050820254,"teacher_disagreement_score":0.865171,"about_ca_system_score_codex":0.0000058574815,"about_ca_system_score_gemma":0.0000016249519,"threshold_uncertainty_score":0.16042037},"labels":[],"label_agreement":null},{"id":"W2022720244","doi":"10.1109/isicir.2014.7029465","title":"Design of a 4-bit programmable delay with TDC-based BIST for use in serial data links","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"SerDes; Computer science; SIGNAL (programming language); Electronic engineering; Converters; Digital signal processing; Signal processing; Computer hardware; Digital-to-analog converter; Engineering; Voltage; Electrical engineering","score_opus":0.06342075414553876,"score_gpt":0.2640989095763574,"score_spread":0.20067815543081863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2022720244","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011112349,0.000020330035,0.9878944,0.000017235827,0.00005559973,0.0004376273,0.000017352779,0.00034240907,0.000102659156],"genre_scores_gemma":[0.30030543,0.0000069847642,0.6994517,0.000013832161,0.000014061237,0.00008393939,0.000040989056,0.000019851237,0.00006320092],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99944884,0.0000068713684,0.00014810413,0.00014988243,0.00006205145,0.00018424816],"domain_scores_gemma":[0.99938637,0.00010056968,0.000024009747,0.00045168548,0.000022415214,0.00001497124],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001470648,0.00009587133,0.00013858957,0.000060565108,0.000015067247,0.000018310117,0.0002663245,0.00009351319,0.000006970672],"category_scores_gemma":[0.000053004016,0.00007240096,0.000008459189,0.00012566417,0.000041313662,0.00018444116,0.000043985223,0.000089436006,0.000001218306],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00070725766,0.0002469427,0.0066005616,0.0004791548,0.0001117551,0.000005608842,0.00004531633,0.80188465,0.004894728,0.0029376764,0.0021985457,0.17988779],"study_design_scores_gemma":[0.0013579053,0.0003222542,0.00002614315,0.00004544758,0.000012797123,6.484251e-7,0.000021735439,0.96406186,0.01660917,0.00036404986,0.017017994,0.00015998915],"about_ca_topic_score_codex":0.000025343066,"about_ca_topic_score_gemma":0.000117260846,"teacher_disagreement_score":0.2891931,"about_ca_system_score_codex":0.000014608997,"about_ca_system_score_gemma":0.000011656665,"threshold_uncertainty_score":0.29524255},"labels":[],"label_agreement":null},{"id":"W2023525788","doi":"10.1109/iscas.2009.5118206","title":"Last passage time models applied to phase noise of ring oscillators used in some PAN (personal area network) wireless standards","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase noise; Wireless; Ring (chemistry); Noise (video); Power (physics); Computer science; Personal area network; Wireless network; Electronic engineering; Wireless sensor network; Oscillator phase noise; Electrical engineering; Real-time computing; Telecommunications; Engineering; Computer network; Noise figure; Physics","score_opus":0.0131630490103301,"score_gpt":0.24483619705284734,"score_spread":0.23167314804251724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023525788","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91834384,0.0000982432,0.07195754,0.00004087432,0.00007532003,0.00029518784,0.000050093513,0.0006598304,0.008479053],"genre_scores_gemma":[0.9970905,0.000037691767,0.0026499715,0.000046556313,0.00003746631,0.000018463556,0.000006069122,0.00002264107,0.00009063188],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881,0.000005024094,0.00029359432,0.00020767047,0.0002852276,0.0003984616],"domain_scores_gemma":[0.9996538,0.000027075856,0.00003111152,0.0002049813,0.000022729257,0.000060312963],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015295038,0.00020219553,0.0003280117,0.00014441663,0.000032695956,0.000014771895,0.0001828109,0.00009810119,0.000044573746],"category_scores_gemma":[0.000007347054,0.00018925416,0.000038771137,0.00033854597,0.000031955624,0.00017216775,0.000051611438,0.00015384876,0.000005775618],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000073863404,0.00011389367,0.00024827296,0.000029525987,0.0000347265,0.0000078656985,0.00036929626,0.87246674,0.030538237,0.0063973595,0.0010184079,0.08870184],"study_design_scores_gemma":[0.0034727694,0.00030542605,0.00025444158,0.00020573131,0.000019713345,0.000001640867,0.00048952136,0.93193763,0.047611073,0.013421316,0.001437796,0.0008429316],"about_ca_topic_score_codex":0.0000022231443,"about_ca_topic_score_gemma":0.00001359706,"teacher_disagreement_score":0.0878589,"about_ca_system_score_codex":0.00014590996,"about_ca_system_score_gemma":0.000015010098,"threshold_uncertainty_score":0.7717561},"labels":[],"label_agreement":null},{"id":"W2025154037","doi":"10.1109/jssc.2006.870915","title":"A CMOS Finite Impulse Response Filter With a Crossover Traveling Wave Topology for Equalization up to 30 Gb/s","year":2006,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"CMOS; Amplifier; Bandwidth (computing); Electronic engineering; Topology (electrical circuits); Equalization (audio); Electrical engineering; Engineering; Physics; Telecommunications; Channel (broadcasting)","score_opus":0.025656716650338657,"score_gpt":0.2806999674452626,"score_spread":0.25504325079492396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2025154037","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.50064766,0.000088730085,0.49811688,0.000080266705,0.00068811857,0.00018577439,0.00006901828,0.00007515745,0.00004838699],"genre_scores_gemma":[0.9967114,0.00005752513,0.002120596,0.00015556505,0.0002097699,0.000021663747,0.000003969524,0.00005515657,0.0006643617],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99855775,0.00003055082,0.0006032457,0.00016373735,0.00021004146,0.00043466777],"domain_scores_gemma":[0.9990601,0.00022676289,0.00020107742,0.00018055095,0.00025405755,0.000077460034],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003496894,0.00021744339,0.0003390562,0.00023504898,0.00009214344,0.000047485322,0.00018632249,0.000106813146,0.000029999488],"category_scores_gemma":[0.00014815746,0.00018422864,0.000082918654,0.0002183131,0.000063655425,0.00026503633,0.00001594107,0.00021062582,0.000008663361],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011527849,0.00005964823,0.0001673401,0.00011792872,0.00017096981,0.00017852233,0.002300139,0.84404004,0.13177264,0.00017487616,0.005108268,0.014756868],"study_design_scores_gemma":[0.017900866,0.0058926167,0.0042601917,0.0014138187,0.00037534416,0.0015971012,0.0024257554,0.06446627,0.8026841,0.03665889,0.05944005,0.0028849582],"about_ca_topic_score_codex":0.0000038177004,"about_ca_topic_score_gemma":0.000011380889,"teacher_disagreement_score":0.77957374,"about_ca_system_score_codex":0.0001437832,"about_ca_system_score_gemma":0.000049418974,"threshold_uncertainty_score":0.7512626},"labels":[],"label_agreement":null},{"id":"W2025368695","doi":"10.1109/rws.2012.6175291","title":"A type-based equalization technique for frequency response distortion compensation","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada","funders":"","keywords":"Distortion (music); Electronic engineering; Equalization (audio); Compensation (psychology); Computer science; Amplitude distortion; SIGNAL (programming language); Amplitude; Pulse-amplitude modulation; Equalizer; Pulse (music); Nonlinear distortion; Control theory (sociology); Amplifier; Algorithm; Telecommunications; Physics; Engineering; Bandwidth (computing); Optics","score_opus":0.03174462554897113,"score_gpt":0.28865605537278444,"score_spread":0.2569114298238133,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2025368695","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02679805,0.00008492557,0.9710232,0.000035880443,0.00024236576,0.00033682145,0.0000046625055,0.00079813274,0.00067597773],"genre_scores_gemma":[0.9342206,0.0000053981535,0.06541767,0.00002479986,0.000025522153,0.00016752913,0.000040335985,0.000014344112,0.00008379124],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99963564,0.000011951734,0.000113547925,0.000054575474,0.00005180794,0.00013246808],"domain_scores_gemma":[0.99975836,0.0000567825,0.000019928419,0.0001148864,0.000033223463,0.000016798373],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018918375,0.000065817236,0.000056006287,0.00006892592,0.000037693342,0.000005405014,0.000047537294,0.00006551946,0.000034680845],"category_scores_gemma":[0.00011509832,0.0000612156,0.000015992013,0.00011684934,0.000014594363,0.00016035807,0.0000053639287,0.000033360062,0.000010443836],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019949848,0.0000835023,0.0045002443,0.000131983,0.000019275163,2.2818091e-7,0.000124181,0.0070229354,0.9249033,0.051125422,0.002121696,0.009767781],"study_design_scores_gemma":[0.0004086524,0.00016007606,0.0025780317,0.000031087522,0.000016631584,0.0000013141262,0.00008357621,0.013832552,0.95464295,0.007006112,0.020920515,0.00031847597],"about_ca_topic_score_codex":0.0000012593833,"about_ca_topic_score_gemma":0.0000012884141,"teacher_disagreement_score":0.90742254,"about_ca_system_score_codex":0.00010169787,"about_ca_system_score_gemma":0.0000057527786,"threshold_uncertainty_score":0.24962996},"labels":[],"label_agreement":null},{"id":"W2025656880","doi":"10.1109/mwscas.2005.1594472","title":"A novel current-mode incremental signaling for high-speed parallel links in 0.13 /spl mu/m CMOS","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Transimpedance amplifier; CMOS; Electronic engineering; Bandwidth (computing); Computer science; Cadence; Current mirror; Amplifier; Electrical engineering; Engineering; Operational amplifier; Telecommunications; Voltage; Transistor","score_opus":0.02619082976111815,"score_gpt":0.28384989274341615,"score_spread":0.257659062982298,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2025656880","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37703013,0.0006547243,0.61884874,0.0002488537,0.00042752072,0.0006334199,0.000045830202,0.0011800366,0.0009307427],"genre_scores_gemma":[0.8599612,0.0001079003,0.13946313,0.0000633572,0.00012879983,0.00008498228,0.00003127998,0.00003122423,0.00012810904],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989471,0.0000031474879,0.00032245595,0.00021694214,0.00012406296,0.00038633103],"domain_scores_gemma":[0.99969274,0.00003998236,0.000030607855,0.00018197496,0.000019349694,0.00003534852],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000082053426,0.00019932623,0.00020139158,0.00013181679,0.000045607387,0.000022087863,0.00022977867,0.00015431408,0.000074128846],"category_scores_gemma":[0.000026578833,0.00018858234,0.0000469857,0.00013702849,0.000030796964,0.0002311855,0.00007341135,0.00031595738,0.000028737773],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008500826,0.00048108946,0.0020801895,0.00023317276,0.00011861314,0.000002925397,0.00039743652,0.59043795,0.17063208,0.02655266,0.004001281,0.20497759],"study_design_scores_gemma":[0.006146237,0.0001448191,0.00046666467,0.0001946427,0.000034450342,0.000004922254,0.00061097235,0.7896655,0.1538219,0.004667837,0.043131165,0.0011108426],"about_ca_topic_score_codex":0.000032698386,"about_ca_topic_score_gemma":0.00013420628,"teacher_disagreement_score":0.48293108,"about_ca_system_score_codex":0.00014269906,"about_ca_system_score_gemma":0.000008117337,"threshold_uncertainty_score":0.76901644},"labels":[],"label_agreement":null},{"id":"W2027923169","doi":"10.1109/iscas.2010.5538004","title":"A fine-resolution Time-to-Digital Converter for a 5GS/S ADC","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Time-to-digital converter; CMOS; Electronic engineering; Voltage; Power consumption; Embedding; Analog-to-digital converter; Computer science; Process (computing); Power (physics); Least significant bit; Converters; Electrical engineering; Engineering; Physics; Jitter","score_opus":0.005899368907925041,"score_gpt":0.21025814728841674,"score_spread":0.2043587783804917,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2027923169","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10018481,0.000036290745,0.83123016,0.0006090529,0.0008802658,0.00073364074,0.00009743154,0.0035969457,0.06263142],"genre_scores_gemma":[0.96551865,9.726102e-7,0.022868006,0.000074713134,0.00007983221,0.00010490093,0.000017452412,0.00002447271,0.011311009],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.999607,4.148294e-7,0.00008543911,0.000094446135,0.00004427324,0.00016838322],"domain_scores_gemma":[0.99977666,0.000022448206,0.000006445779,0.0001475065,0.000018489136,0.000028444107],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000020652727,0.00008000411,0.00007214445,0.0000456793,0.000023808185,0.000024925928,0.00010711458,0.00006239071,0.0004101303],"category_scores_gemma":[0.00004446667,0.00006835378,0.000027305117,0.00005551795,0.000019893232,0.0001353561,0.000031579344,0.00007602459,0.0007614768],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039601568,0.000064025975,0.0002768766,0.00007075134,0.000083834326,0.0000024772319,0.00008525819,0.0016981709,0.107135534,0.00907122,0.29079008,0.5906822],"study_design_scores_gemma":[0.00047576884,0.00010533999,0.000111414505,0.000009443493,0.000007287425,0.0000047303934,0.000025800899,0.17520906,0.02246291,0.003154656,0.79813826,0.00029533566],"about_ca_topic_score_codex":5.481944e-7,"about_ca_topic_score_gemma":0.0000061101714,"teacher_disagreement_score":0.86533386,"about_ca_system_score_codex":0.000010709665,"about_ca_system_score_gemma":0.000002945463,"threshold_uncertainty_score":0.9787498},"labels":[],"label_agreement":null},{"id":"W2028312043","doi":"10.4236/cs.2015.61002","title":"A Static Phase Offset Reduction Technique for Multiplying Delay-Locked Loop","year":2015,"lang":"en","type":"article","venue":"Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Control theory (sociology); Offset (computer science); Phase-locked loop; Charge pump; Loop gain; Delay-locked loop; Phase frequency detector; Detector; Voltage; Electronic engineering; Materials science; Engineering; Electrical engineering; Computer science; Capacitor","score_opus":0.06926467194022638,"score_gpt":0.30327115762297496,"score_spread":0.23400648568274857,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028312043","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19072562,0.0017719698,0.80351615,0.000023548899,0.0011705803,0.0014336028,0.00006476843,0.0007838482,0.0005098885],"genre_scores_gemma":[0.9982746,0.00004454477,0.0008570145,0.0000038792596,0.0000745192,0.0005293658,0.00002201848,0.000022152832,0.0001718783],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993889,0.000009641119,0.00020631785,0.00014011753,0.00007964886,0.00017540068],"domain_scores_gemma":[0.99968046,0.000022053076,0.000038598224,0.00014838403,0.000055473516,0.000055056986],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018913216,0.00011047294,0.00016651207,0.0000780485,0.00005824739,0.000034273668,0.00006799434,0.0000813597,6.5588966e-7],"category_scores_gemma":[0.00005169501,0.00009919798,0.000018023982,0.00008539792,0.000031313255,0.0001239381,0.000012982693,0.00007090669,0.0000024829271],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006413096,0.00028770146,0.00044627205,0.0033410196,0.00036568052,0.000035296016,0.0039255847,0.032350317,0.3628165,0.009649223,0.035493508,0.55122477],"study_design_scores_gemma":[0.009339878,0.0011072721,0.000019562225,0.0009132707,0.00013402058,0.0006211692,0.01840951,0.7486262,0.06257571,0.0070421863,0.14963678,0.0015744893],"about_ca_topic_score_codex":0.000007189467,"about_ca_topic_score_gemma":5.17089e-7,"teacher_disagreement_score":0.807549,"about_ca_system_score_codex":0.00005891167,"about_ca_system_score_gemma":0.00000951371,"threshold_uncertainty_score":0.40451762},"labels":[],"label_agreement":null},{"id":"W2028755560","doi":"10.1109/ccece.2006.277714","title":"Three-Phase PLL Synchronization with Gated Error Control","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Phase-locked loop; Synchronization (alternating current); Control theory (sociology); Multiplexer; Phase detector; Phase (matter); SIGNAL (programming language); Computer science; Phase synchronization; Transient (computer programming); Power (physics); Line (geometry); Controller (irrigation); Electronic engineering; Voltage; Engineering; Multiplexing; Telecommunications; Mathematics; Control (management); Physics; Electrical engineering; Phase noise","score_opus":0.00635070359735484,"score_gpt":0.22152294251150614,"score_spread":0.2151722389141513,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028755560","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04007783,0.00012779073,0.95130754,0.000050084087,0.000056838988,0.0001348329,0.000005891106,0.0015610198,0.006678201],"genre_scores_gemma":[0.9923047,0.0000052060623,0.0073822816,0.000019102985,0.000026326146,0.000012759838,0.000017379813,0.000017067146,0.00021519164],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996065,0.0000013269821,0.00009549587,0.00008485256,0.000066985194,0.00014483131],"domain_scores_gemma":[0.99981964,0.000009493911,0.0000132828145,0.0001246231,0.000021569753,0.000011413749],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000015688593,0.000091069356,0.000082571256,0.000039219223,0.000030848718,0.000011874255,0.000065851855,0.000043172622,0.00011261631],"category_scores_gemma":[0.00000401167,0.00006699377,0.00000941337,0.00012537219,0.00003244712,0.00009816573,0.0000064992287,0.0000534862,0.000026723124],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011724625,0.0003431337,0.011530643,0.000113195056,0.00021071007,0.000063726264,0.000029706032,0.77195776,0.011093559,0.036960687,0.021006664,0.14657298],"study_design_scores_gemma":[0.00411587,0.00021759851,0.00071998587,0.000026961494,0.000033769968,0.000008210921,0.000059377206,0.9601068,0.01706667,0.0032119781,0.0140662305,0.00036653964],"about_ca_topic_score_codex":0.000016054333,"about_ca_topic_score_gemma":0.00011202012,"teacher_disagreement_score":0.9522269,"about_ca_system_score_codex":0.00003336445,"about_ca_system_score_gemma":0.000003649549,"threshold_uncertainty_score":0.2731927},"labels":[],"label_agreement":null},{"id":"W2031801696","doi":"10.1109/cicc.2013.6658551","title":"A 5GS/s 4-bit time-based single-channel CMOS ADC for radio astronomy","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates; CMC Microsystems","keywords":"Effective number of bits; Spurious-free dynamic range; CMOS; Successive approximation ADC; Analog-to-digital converter; Figure of merit; Electronic engineering; Physics; 12-bit; Electrical engineering; Sampling (signal processing); Voltage; Engineering; Capacitor; Optoelectronics; Detector","score_opus":0.01233437115746067,"score_gpt":0.18878589412370422,"score_spread":0.17645152296624356,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2031801696","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014570911,0.00012419395,0.9734665,0.0002829907,0.0002099781,0.0006192807,0.000011483605,0.0018623199,0.008852347],"genre_scores_gemma":[0.7252076,0.000004233288,0.2684587,0.00015031394,0.000094185016,0.0007273605,0.000030416037,0.00006698944,0.005260184],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99933285,0.000002458729,0.00015113853,0.00014725872,0.000060867118,0.00030544907],"domain_scores_gemma":[0.9996302,0.000057713354,0.000019211273,0.00022314978,0.000029869087,0.00003981745],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000030248855,0.00015146681,0.00014349121,0.000067409186,0.000042650332,0.000030589803,0.00017091728,0.000074830525,0.0005602482],"category_scores_gemma":[0.000021853686,0.00013358142,0.000054669308,0.00007267621,0.000036122052,0.00016814834,0.000025148254,0.000072273615,0.00035605222],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033146756,0.00026725695,0.00029796935,0.0002384331,0.00026123758,0.000002667098,0.00009400271,0.11889935,0.052834965,0.0023258855,0.23154004,0.59320503],"study_design_scores_gemma":[0.0020189362,0.00042280654,0.00009386288,0.000059383856,0.000032393047,0.0000025750996,0.00028023357,0.42701915,0.18448868,0.005563394,0.37919316,0.0008254387],"about_ca_topic_score_codex":0.000004417303,"about_ca_topic_score_gemma":0.0000010273471,"teacher_disagreement_score":0.71063673,"about_ca_system_score_codex":0.000058137543,"about_ca_system_score_gemma":0.0000062526296,"threshold_uncertainty_score":0.6134325},"labels":[],"label_agreement":null},{"id":"W2032923903","doi":"10.1142/s0218126614500728","title":"A 1/4-RATE LINEAR PHASE DETECTOR FOR HIGH SPEED PLL-BASED CLOCK AND DATA RECOVERY CIRCUIT","year":2014,"lang":"en","type":"article","venue":"Journal of Circuits Systems and Computers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa; École de Technologie Supérieure; Université du Québec à Montréal","funders":"","keywords":"Phase-locked loop; Phase detector; CMOS; Replica; Electronic engineering; Detector; Network topology; Delay-locked loop; Computer science; Topology (electrical circuits); Data recovery; Power consumption; Power (physics); Electrical engineering; Computer hardware; Jitter; Physics; Engineering; Voltage; Telecommunications","score_opus":0.03608531050774103,"score_gpt":0.26524340216282477,"score_spread":0.22915809165508375,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2032923903","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30336168,0.0014238057,0.6933319,0.00003542846,0.0015022345,0.00018800588,0.000049593284,0.00007972704,0.000027600869],"genre_scores_gemma":[0.9975642,0.00012890302,0.0017856878,0.000046516005,0.0004294632,0.0000027125016,0.00000670979,0.000024327028,0.000011471136],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99902964,0.000028664539,0.0004468839,0.00017329294,0.0001240876,0.0001974318],"domain_scores_gemma":[0.9991095,0.00023139598,0.00021253363,0.00028761005,0.00007379231,0.000085188214],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046356636,0.00016259418,0.00038342352,0.00014709918,0.00006479056,0.00008799633,0.00030271302,0.000083511855,8.8150404e-7],"category_scores_gemma":[0.0000712628,0.00013807695,0.00003745301,0.00007732355,0.000039297403,0.00025684756,0.00004738929,0.0001460008,6.015518e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018470113,0.00023082296,0.00084257557,0.0029923993,0.0010695499,0.000063122614,0.00023575417,0.15019663,0.03477666,0.006954231,0.007811822,0.79464173],"study_design_scores_gemma":[0.007166765,0.0017987882,0.0003977542,0.0008691038,0.000151469,0.0002280392,0.00016196155,0.9431016,0.0020285335,0.001745683,0.04178529,0.00056503504],"about_ca_topic_score_codex":0.0000037673851,"about_ca_topic_score_gemma":8.040173e-7,"teacher_disagreement_score":0.7940767,"about_ca_system_score_codex":0.000031030722,"about_ca_system_score_gemma":0.000017276907,"threshold_uncertainty_score":0.5630615},"labels":[],"label_agreement":null},{"id":"W2033188687","doi":"10.1109/ccece.2008.4564786","title":"A low power and wide frequency range voltage controlled oscillator with quadrature outputs","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"dBc; Phase noise; Electrical engineering; Materials science; Frequency offset; Miniaturization; Voltage; Offset (computer science); Inductor; CMOS; Optoelectronics; Electronic engineering; Engineering; Computer science; Orthogonal frequency-division multiplexing","score_opus":0.007375203795612991,"score_gpt":0.17095281914407684,"score_spread":0.16357761534846385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2033188687","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84814954,0.0013439521,0.14268203,0.00061096787,0.00032459994,0.0010055773,0.000028833785,0.0013740923,0.0044804355],"genre_scores_gemma":[0.99694186,0.0004709253,0.0021349248,0.00019652501,0.00005196024,0.000076842356,0.0000033963265,0.000041115523,0.000082452054],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99832,0.000003306077,0.00026111567,0.00046976662,0.00020995196,0.0007358983],"domain_scores_gemma":[0.99912393,0.00005498934,0.000044584256,0.00013058564,0.00017357372,0.00047232164],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000059090347,0.00046110392,0.00054458674,0.000364106,0.00017056506,0.0001724418,0.000248916,0.00022354389,0.000026135674],"category_scores_gemma":[0.000047612757,0.00038636418,0.000039264574,0.00035143798,0.00012391209,0.00027529293,0.000035142122,0.0005935524,0.000005462391],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00073157105,0.00030055724,0.088510215,0.0013402628,0.0014996943,0.0014704388,0.0074594337,0.0026001392,0.016235141,0.77842325,0.0076569957,0.09377231],"study_design_scores_gemma":[0.0071052536,0.0022090755,0.025239328,0.00096007914,0.00009050129,0.0005825758,0.00019442145,0.9495326,0.0018836084,0.0027543453,0.0063449917,0.0031031752],"about_ca_topic_score_codex":0.00017180933,"about_ca_topic_score_gemma":0.00026336353,"teacher_disagreement_score":0.9469325,"about_ca_system_score_codex":0.00011878418,"about_ca_system_score_gemma":0.00013774402,"threshold_uncertainty_score":0.99985886},"labels":[],"label_agreement":null},{"id":"W2033529352","doi":"10.1109/newcas.2014.6933971","title":"Performance of edge tap decision feedback equalization methods for wireline receivers","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Semtech (Canada)","funders":"","keywords":"Wireline; Equalization (audio); Computer science; Enhanced Data Rates for GSM Evolution; Key (lock); Feedback loop; Electronic engineering; Power (physics); Computer hardware; Channel (broadcasting); Engineering; Wireless; Telecommunications","score_opus":0.02114817829961173,"score_gpt":0.3262488207385069,"score_spread":0.3051006424388952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2033529352","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0690971,0.0000653663,0.92634296,0.000008790841,0.00030339556,0.00012952575,0.0000015609154,0.00026795588,0.003783322],"genre_scores_gemma":[0.3759338,0.00031258256,0.6234221,0.000011816488,0.000020109788,0.000020158584,0.0000065741037,0.0000118579455,0.00026104593],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995689,0.000007160561,0.00018011624,0.000085444095,0.000050443417,0.000107938264],"domain_scores_gemma":[0.9995845,0.0001621927,0.000030023562,0.00016221912,0.000048016154,0.000013026537],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022211544,0.00007416685,0.00011726376,0.000060479673,0.00002671849,0.0000035497085,0.00011646819,0.000060348575,0.000031273645],"category_scores_gemma":[0.00018053333,0.00006227127,0.000024505935,0.00011883814,0.000025285564,0.00010638934,0.000025477322,0.000034667115,0.000006859214],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001517151,0.000008308139,0.00025239817,0.00006939142,0.000008925886,9.864023e-9,0.000018520115,0.02522669,0.010584998,0.0028351545,0.0010691091,0.95991135],"study_design_scores_gemma":[0.0003577361,0.00012498278,0.00020954547,0.00003318556,0.000010412035,3.4142627e-7,0.00004014819,0.77170324,0.1653686,0.002119011,0.05991566,0.00011713394],"about_ca_topic_score_codex":4.3628404e-7,"about_ca_topic_score_gemma":5.996577e-7,"teacher_disagreement_score":0.95979416,"about_ca_system_score_codex":0.000019055697,"about_ca_system_score_gemma":0.000002054426,"threshold_uncertainty_score":0.25393486},"labels":[],"label_agreement":null},{"id":"W2035881184","doi":"10.1007/s10470-012-9834-7","title":"A new power-efficient CDMA-based transmitter for high-speed serial links","year":2012,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Serial communication; Transmitter; Code division multiple access; Serial port; CMOS; Computer science; Electronic engineering; Modulation (music); Channel (broadcasting); Power (physics); Electrical engineering; Computer hardware; Engineering; Telecommunications; Physics","score_opus":0.01501657330271183,"score_gpt":0.23320887220557385,"score_spread":0.21819229890286201,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2035881184","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16070855,0.0021449432,0.8353456,0.00009649384,0.0002880504,0.00024587847,0.000025452637,0.00052129873,0.00062373985],"genre_scores_gemma":[0.99643004,0.000014624256,0.0030310028,0.0001856125,0.00016939554,0.000019109246,0.000033752433,0.00004199404,0.00007445281],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99883664,0.000010112189,0.00028269007,0.00022114845,0.00013674524,0.000512691],"domain_scores_gemma":[0.9995962,0.000046273715,0.00005028589,0.00010404389,0.00007742563,0.00012580655],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013625498,0.000262877,0.00026248174,0.00014213465,0.00015858116,0.00009323499,0.00014554599,0.0002753015,0.0000870405],"category_scores_gemma":[0.000016532445,0.00021193633,0.000055271874,0.00027021323,0.000064179185,0.00021337088,0.000009458472,0.00035807694,0.0000047445183],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005954511,0.000112989714,0.0005568191,0.0002959304,0.00011443676,0.0000051184143,0.0008796633,0.018896667,0.059948877,0.0022832397,0.0013294696,0.9155173],"study_design_scores_gemma":[0.0092807915,0.001327079,0.0021308963,0.0015793602,0.00057029526,0.000053475367,0.0032492324,0.5423689,0.38179433,0.010528052,0.043394182,0.0037233862],"about_ca_topic_score_codex":0.00001504914,"about_ca_topic_score_gemma":0.0000029297205,"teacher_disagreement_score":0.9117939,"about_ca_system_score_codex":0.000049743874,"about_ca_system_score_gemma":0.000053833333,"threshold_uncertainty_score":0.8642513},"labels":[],"label_agreement":null},{"id":"W2036116877","doi":"10.1155/wcn/2006/48489","title":"Design and Characterization of a 5.2 GHz/2.4 GHz Fractional- Frequency Synthesizer for Low-Phase Noise Performance","year":2006,"lang":"en","type":"article","venue":"EURASIP Journal on Wireless Communications and Networking","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase noise; Phase-locked loop; Frequency synthesizer; RFIC; Direct digital synthesizer; Noise (video); Jitter; Electronic engineering; Spurious relationship; Frequency multiplier; Phase (matter); PLL multibit; Computer science; Acoustics; Physics; Engineering; CMOS","score_opus":0.026454249119353374,"score_gpt":0.26262184976490527,"score_spread":0.2361676006455519,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036116877","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.77481633,0.0018209044,0.22270621,0.00013763433,0.00013241003,0.00017747187,0.0000062574377,0.0000715528,0.00013121992],"genre_scores_gemma":[0.9697494,0.017870333,0.012179054,0.000017907529,0.00009937943,0.00003422235,0.000015215246,0.000020710964,0.000013771317],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993495,0.000035758072,0.0003094792,0.00008269784,0.00007843738,0.0001441781],"domain_scores_gemma":[0.99922264,0.00027170943,0.00016329248,0.00025875084,0.00005717581,0.000026454907],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021598613,0.000116517076,0.00015855859,0.000100159334,0.00035055762,0.00004346002,0.00019283149,0.000057883688,0.000002737503],"category_scores_gemma":[0.000006497011,0.00010843117,0.000024675344,0.00011775015,0.00008696474,0.00022029897,0.00003772654,0.00022139486,4.1702978e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012705023,0.000317783,0.003927388,0.0001676041,0.000119694356,0.0000025659604,0.0002090257,0.0233081,0.14321733,0.0029428077,0.00009046349,0.82557017],"study_design_scores_gemma":[0.0013352651,0.0003061666,0.005335298,0.00095625315,0.0000578319,0.00007317356,0.000060993803,0.9696255,0.010647562,0.0023956576,0.008823304,0.00038299963],"about_ca_topic_score_codex":7.7444105e-7,"about_ca_topic_score_gemma":5.739661e-7,"teacher_disagreement_score":0.9463174,"about_ca_system_score_codex":0.000029432567,"about_ca_system_score_gemma":0.000008498528,"threshold_uncertainty_score":0.4421695},"labels":[],"label_agreement":null},{"id":"W2037295770","doi":"10.1007/s10470-007-9062-8","title":"A fully-integrated 5 Gbit/s CMOS clock and data recovery circuit","year":2007,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Retiming; Jitter; CMOS; Phase-locked loop; Electronic engineering; Dissipation; Offset (computer science); Phase detector; Phase frequency detector; Data recovery; Computer science; Electrical engineering; Engineering; Voltage; Physics; Computer hardware; Charge pump; Capacitor","score_opus":0.030812532513259556,"score_gpt":0.26043707638886837,"score_spread":0.22962454387560882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2037295770","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2883556,0.021663176,0.6752568,0.00006465659,0.00028449355,0.00039402876,0.00017964566,0.0016859208,0.012115685],"genre_scores_gemma":[0.99764764,0.00094435416,0.0007780134,0.00014257414,0.0000795386,0.000007644389,0.0001765348,0.00005176425,0.00017191873],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99809134,0.000018662813,0.0004907327,0.00059467525,0.00021596694,0.0005886515],"domain_scores_gemma":[0.9991607,0.000098301825,0.00009533565,0.00036692552,0.00013786122,0.00014089223],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00049365073,0.0003839979,0.0003828739,0.0002829914,0.00026422742,0.00022389795,0.0004373809,0.0002690863,0.000053205407],"category_scores_gemma":[0.000091644986,0.00032123734,0.000029920342,0.00065570005,0.00022671335,0.00075408065,0.000119917175,0.00061989774,0.0000071212435],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014519943,0.00002775062,0.0012867108,0.00014320269,0.00009148126,0.000059843882,0.00014800824,0.00014181722,0.009955965,0.00068187114,0.00058714853,0.9868617],"study_design_scores_gemma":[0.0068097394,0.0020786647,0.013543035,0.0060947808,0.0011663935,0.0019066549,0.031395506,0.53993016,0.06333935,0.07859071,0.24611661,0.00902839],"about_ca_topic_score_codex":0.000055745164,"about_ca_topic_score_gemma":0.00008673523,"teacher_disagreement_score":0.9778333,"about_ca_system_score_codex":0.00007523828,"about_ca_system_score_gemma":0.00006268547,"threshold_uncertainty_score":0.99992394},"labels":[],"label_agreement":null},{"id":"W2038328959","doi":"10.1145/1404371.1404381","title":"Time-domain analog signal processing techniques","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Signal processing; Analog signal; SIGNAL (programming language); Analog signal processing; Domain (mathematical analysis); Digital signal processing; Electronic engineering; Computer hardware; Engineering; Mathematics; Programming language","score_opus":0.012082942822450113,"score_gpt":0.23096756948548627,"score_spread":0.21888462666303615,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2038328959","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11870577,0.00073536317,0.6353937,0.00009217054,0.000048888065,0.00022265573,0.0000038164485,0.011872334,0.23292531],"genre_scores_gemma":[0.8807005,0.00010044176,0.11749145,0.00004632393,0.000039506485,0.000023735074,0.000003189287,0.000021196243,0.0015736612],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995558,0.0000024707504,0.000105506966,0.00009192378,0.00007884507,0.00016543627],"domain_scores_gemma":[0.9998526,0.000007638622,0.000010653243,0.000097167576,0.000013774641,0.000018156363],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000031069845,0.000093399205,0.00009174124,0.00006691499,0.00007264568,0.00000624244,0.00011838662,0.000057770576,0.00018871641],"category_scores_gemma":[0.0000029331184,0.00007880952,0.000019022666,0.00013945156,0.00008998419,0.00013253652,0.000028506602,0.000090816044,0.00006349023],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008797143,0.00006991092,0.0013594531,0.0000936943,0.000050357507,0.000106601045,0.0003159152,0.0018701934,0.09785794,0.0014685091,0.037125602,0.859673],"study_design_scores_gemma":[0.00037195682,0.00018562903,0.00044869728,0.00009851241,0.000013424314,0.00018237441,0.00043297914,0.04490183,0.7031902,0.017092796,0.23200384,0.0010777593],"about_ca_topic_score_codex":6.304155e-7,"about_ca_topic_score_gemma":4.009544e-7,"teacher_disagreement_score":0.85859525,"about_ca_system_score_codex":0.000027169417,"about_ca_system_score_gemma":0.0000057472507,"threshold_uncertainty_score":0.3213759},"labels":[],"label_agreement":null},{"id":"W2038415392","doi":"10.1109/icecs.2012.6463676","title":"A 500 MHz to 6 GHz frequency synthesizer architecture for cognitive radio applications","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal","funders":"","keywords":"dBc; Frequency synthesizer; Phase noise; Cognitive radio; Direct digital synthesizer; Frequency offset; Bandwidth (computing); Phase-locked loop; Offset (computer science); Radio spectrum; Radio frequency; Computer science; Electronic engineering; Electrical engineering; Telecommunications; Engineering; Wireless; Orthogonal frequency-division multiplexing","score_opus":0.014340214276820355,"score_gpt":0.26047742273718694,"score_spread":0.24613720846036657,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2038415392","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0076380298,0.0004393715,0.9748607,0.00015725344,0.00009881839,0.0007560928,0.000050726114,0.00092848303,0.0150705185],"genre_scores_gemma":[0.8282861,0.000024328889,0.1690547,0.00014249199,0.00013692964,0.0018244938,0.000009593981,0.000029992863,0.0004913229],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99945617,0.0000028242553,0.00010116728,0.000105531544,0.000052413943,0.00028191425],"domain_scores_gemma":[0.99963003,0.00012575026,0.000010048415,0.00015407316,0.000021231517,0.00005887587],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004362801,0.00011120347,0.000100961486,0.00006640787,0.00005351152,0.000008341429,0.000121874866,0.000058503498,0.00007196229],"category_scores_gemma":[0.00006055218,0.00009314026,0.000033327706,0.00012339719,0.000026082014,0.00007510046,0.000024033372,0.00007704826,0.00009490403],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028277434,0.00019441501,0.0015890248,0.00025449967,0.00030419402,5.859e-7,0.0011325167,0.003890392,0.025207778,0.079107575,0.00670646,0.8815843],"study_design_scores_gemma":[0.00092800707,0.00019279937,0.0020800214,0.00012376004,0.00015380941,0.000023014343,0.0020400838,0.0008067499,0.1513099,0.064878695,0.7760509,0.0014122365],"about_ca_topic_score_codex":0.0000015384243,"about_ca_topic_score_gemma":0.0000035287078,"teacher_disagreement_score":0.8801721,"about_ca_system_score_codex":0.000030654377,"about_ca_system_score_gemma":0.0000031719092,"threshold_uncertainty_score":0.37981498},"labels":[],"label_agreement":null},{"id":"W2039989283","doi":"10.1016/j.aeue.2009.04.010","title":"Optimal equalization for reducing the impact of channel group delay distortion on high-speed backplane data transmission","year":2009,"lang":"en","type":"article","venue":"AEU - International Journal of Electronics and Communications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Channel (broadcasting); Equalization (audio); Computer science; Distortion (music); Data transmission; Transmission (telecommunications); Electronic engineering; Telecommunications; Computer network; Computer hardware; Engineering; Bandwidth (computing); Amplifier","score_opus":0.03698093473862427,"score_gpt":0.3387498112388458,"score_spread":0.3017688765002215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2039989283","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.425521,0.010536513,0.5592242,0.0037634652,0.00022217329,0.0003029775,0.00015237475,0.00008089773,0.00019640717],"genre_scores_gemma":[0.9840621,0.010667244,0.0050084163,0.000017405626,0.000038590133,0.000001963872,0.00018934972,0.0000088379575,0.000006103136],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993971,0.000018304845,0.00029953956,0.0000610769,0.0001299919,0.00009401441],"domain_scores_gemma":[0.99918014,0.00013100092,0.00017417368,0.00036648504,0.00012947133,0.000018744076],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002257972,0.000075776064,0.00010397914,0.0000861561,0.000085148116,0.000022971268,0.0009109415,0.00003808594,0.0000027192973],"category_scores_gemma":[0.0000387575,0.000053190593,0.000046969875,0.00007024522,0.00003531166,0.00020733266,0.000048073092,0.00017701674,1.4333739e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044285887,0.00058886583,0.000054190135,0.000016819102,0.00081034785,0.0000012727022,0.00071858766,0.4318686,0.030975541,0.10436679,0.0026247404,0.42753136],"study_design_scores_gemma":[0.0021695578,0.0029592689,0.0025709542,0.00037173953,0.00015836056,0.000115632065,0.0002990093,0.9303863,0.0075394404,0.034858547,0.018211197,0.00035996357],"about_ca_topic_score_codex":0.0000076551505,"about_ca_topic_score_gemma":0.0000032339426,"teacher_disagreement_score":0.5585411,"about_ca_system_score_codex":0.0000973144,"about_ca_system_score_gemma":0.000023993975,"threshold_uncertainty_score":0.21690494},"labels":[],"label_agreement":null},{"id":"W2040663275","doi":"10.1109/spsc.2008.4686730","title":"Signal frequency channelizer/ synthesizer","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Space Agency","keywords":"Multiplexer; Payload (computing); Computer science; Demultiplexer; Frequency-division multiplexing; Bent molecular geometry; Computer hardware; Router; Electronic engineering; Direct digital synthesizer; Frequency synthesizer; Multiplexing; Materials science; Engineering; Phase-locked loop; Telecommunications; Computer network; Orthogonal frequency-division multiplexing; Jitter","score_opus":0.017778717214725834,"score_gpt":0.19713645883337688,"score_spread":0.17935774161865103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2040663275","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36766875,0.0016447033,0.2185477,0.00019572432,0.0007195246,0.00023801891,0.000011030608,0.0081963735,0.40277818],"genre_scores_gemma":[0.9883115,0.00028449547,0.010169455,0.00003853655,0.000039993774,0.000017351711,0.0000012784375,0.000014812212,0.0011225771],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995828,0.0000019904874,0.00009118141,0.00008215499,0.000071861185,0.00016998453],"domain_scores_gemma":[0.99981207,0.000018591014,0.0000062229683,0.00013256376,0.000009538527,0.000021013122],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000017104028,0.00008625607,0.000080635815,0.00004207182,0.000049750426,0.0000031688965,0.00011934213,0.000049823735,0.00066564215],"category_scores_gemma":[0.0000104901965,0.00007160341,0.000023264914,0.00008195605,0.000049173028,0.00009231186,0.00001902237,0.000075067685,0.00021589143],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031125524,0.00040488638,0.015105569,0.0003261755,0.000690443,0.0009892415,0.0016293211,0.04075965,0.19847302,0.16795959,0.19637711,0.37725386],"study_design_scores_gemma":[0.0012117173,0.0002550062,0.0049907486,0.000089109446,0.000034230627,0.00032307574,0.00073322974,0.030855281,0.7624127,0.07212743,0.12478877,0.002178686],"about_ca_topic_score_codex":0.0000026303705,"about_ca_topic_score_gemma":8.778735e-7,"teacher_disagreement_score":0.6206428,"about_ca_system_score_codex":0.000019296094,"about_ca_system_score_gemma":0.0000030794417,"threshold_uncertainty_score":0.72883147},"labels":[],"label_agreement":null},{"id":"W2040995649","doi":"10.1049/iet-cds.2008.0324","title":"Inter-signal timing skew compensation of parallel links with current-mode incremental signalling","year":2009,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"CMC Microsystems","keywords":"Skew; Clock skew; Current-mode logic; SIGNAL (programming language); Computer science; Electronic engineering; CMOS; Channel (broadcasting); Clock domain crossing; Compensation (psychology); Jitter; Voltage; Control theory (sociology); Clock signal; Electrical engineering; Engineering; Synchronous circuit; Telecommunications; Control (management)","score_opus":0.02837997967115562,"score_gpt":0.26854125540322893,"score_spread":0.2401612757320733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2040995649","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4336459,0.0060452293,0.5540153,0.000028685849,0.00079907314,0.0007549526,0.0000324425,0.0010465514,0.0036318637],"genre_scores_gemma":[0.99887705,0.00009144405,0.00079803006,0.000016033751,0.000112943526,0.000025102956,0.000035936933,0.000025774658,0.000017656454],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986315,0.000027055856,0.0005010502,0.00023645502,0.000296976,0.00030701168],"domain_scores_gemma":[0.9994301,0.000048294154,0.00018263556,0.00021698744,0.0000744714,0.000047481677],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014304902,0.00024529098,0.00035659972,0.00014187867,0.00006781315,0.00005460744,0.00030485963,0.0001345553,0.000014728561],"category_scores_gemma":[0.00000527153,0.0002165844,0.000048629536,0.00020655103,0.000044187385,0.00031264414,0.000024540792,0.00033254255,0.000014617315],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005029393,0.00030621752,0.024438445,0.0026979437,0.00052398216,0.000030460651,0.002742811,0.4711043,0.06845417,0.006491938,0.0005253323,0.42263412],"study_design_scores_gemma":[0.0052405666,0.0020084535,0.0072437306,0.013664633,0.00047447244,0.00017385841,0.007203082,0.8868363,0.04614928,0.0017516189,0.025637401,0.0036166036],"about_ca_topic_score_codex":0.000021997404,"about_ca_topic_score_gemma":0.000019779765,"teacher_disagreement_score":0.5652312,"about_ca_system_score_codex":0.000102217455,"about_ca_system_score_gemma":0.000015325455,"threshold_uncertainty_score":0.8832056},"labels":[],"label_agreement":null},{"id":"W2041845050","doi":"10.1109/ccece.2012.6334992","title":"A novel fractional-N PLL architecture with hybrid of DCO and VCO","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; PLL multibit; Electronic engineering; Computer science; Loop (graph theory); Chip; Filter (signal processing); Architecture; Lock (firearm); Control theory (sociology); Phase noise; Engineering; Electrical engineering; Voltage; Mathematics; Telecommunications; Artificial intelligence","score_opus":0.007922155733843146,"score_gpt":0.20394009897501753,"score_spread":0.19601794324117439,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2041845050","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3364346,0.0005817678,0.6521808,0.00006152013,0.00008395486,0.00006911546,0.00001070649,0.00032496444,0.010252592],"genre_scores_gemma":[0.95772636,0.00003354209,0.04200245,0.000017559696,0.000022041932,0.000005540436,0.0000014632968,0.000007958601,0.0001831096],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997347,7.4257565e-7,0.000055011515,0.000045220466,0.00005639318,0.000107950764],"domain_scores_gemma":[0.99986,0.000020598165,0.000011093016,0.000081719685,0.000007666718,0.00001895946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018083769,0.000061368206,0.00006654573,0.000035679983,0.00001295357,0.0000023963717,0.0000365959,0.000019331377,0.000038687656],"category_scores_gemma":[0.0000069360326,0.000042332777,0.000009324348,0.00004100977,0.000039140596,0.000084558655,0.000019434508,0.0000749769,0.000002251149],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001926939,0.0007446053,0.1037163,0.00077455875,0.001280172,0.000009215647,0.0013152907,0.11338268,0.23978122,0.08848792,0.007917936,0.44239742],"study_design_scores_gemma":[0.0031326166,0.0004791689,0.05484536,0.00020523842,0.00013927724,0.0006169853,0.0016373273,0.009227342,0.59713864,0.009249121,0.32180446,0.0015244421],"about_ca_topic_score_codex":0.000002934145,"about_ca_topic_score_gemma":0.000001964346,"teacher_disagreement_score":0.6212917,"about_ca_system_score_codex":0.000006618245,"about_ca_system_score_gemma":0.0000015581464,"threshold_uncertainty_score":0.17262805},"labels":[],"label_agreement":null},{"id":"W2042769681","doi":"10.1109/vlsic.2007.4342754","title":"A 14-Gb/s 32 mW AC coupled receiver in 90-nm CMOS","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Sensitivity (control systems); Electronic engineering; Amplifier; Electrical engineering; SIGNAL (programming language); Path (computing); Broadband; Computer science; Optoelectronics; Materials science; Physics; Engineering; Telecommunications","score_opus":0.009275906089537713,"score_gpt":0.23671643652552285,"score_spread":0.22744053043598514,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042769681","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7156315,0.0004988433,0.1589484,0.00018778442,0.00084737723,0.00035724655,0.000004031575,0.0028685352,0.12065631],"genre_scores_gemma":[0.9873842,0.00023032427,0.009847648,0.00007359109,0.000030205929,0.000011409143,0.0000029177393,0.000019466494,0.002400234],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992886,0.0000021481737,0.00018141174,0.00012901497,0.00009858405,0.00030020747],"domain_scores_gemma":[0.9996931,0.00005072745,0.000012514478,0.00020267295,0.000014356539,0.00002661782],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012470779,0.000115457464,0.00012311626,0.00011257718,0.000020848378,0.0000085312495,0.00015726592,0.0001050226,0.00030276127],"category_scores_gemma":[0.000056926994,0.00010234427,0.00002183672,0.0002383444,0.000033364882,0.00011698189,0.000046469137,0.00017301038,0.00011807777],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017638321,0.0004403493,0.05768456,0.00033050412,0.0002813207,0.00047501375,0.001422368,0.05788842,0.0780669,0.035838813,0.03899436,0.728401],"study_design_scores_gemma":[0.0049417363,0.0002992289,0.041314755,0.00021568262,0.000041394724,0.000023079678,0.003363606,0.12130543,0.19133718,0.017425388,0.61740625,0.002326277],"about_ca_topic_score_codex":0.000017488092,"about_ca_topic_score_gemma":0.000119679484,"teacher_disagreement_score":0.72607476,"about_ca_system_score_codex":0.000078632045,"about_ca_system_score_gemma":0.0000035077528,"threshold_uncertainty_score":0.4173478},"labels":[],"label_agreement":null},{"id":"W2042857967","doi":"10.1049/el.2010.1344","title":"Frequency synthesis using digital-to-frequency conversion and filtering","year":2010,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Delta-sigma modulation; Phase-locked loop; Electronic engineering; Digital filter; Computer science; Frequency multiplier; Frequency modulation; Frequency synthesizer; Filter (signal processing); Ranging; Topology (electrical circuits); Engineering; Radio frequency; Electrical engineering; Telecommunications; Phase noise","score_opus":0.006101195955394038,"score_gpt":0.20130028005288875,"score_spread":0.1951990840974947,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042857967","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9795341,0.00021662976,0.018670188,0.00035209843,0.00028334386,0.00009837557,0.000007606214,0.00045252912,0.00038516376],"genre_scores_gemma":[0.98668534,0.00007884845,0.012961474,0.00017557519,0.00004367106,0.000012191933,0.0000022029533,0.000033324006,0.0000073888355],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999196,0.000003134599,0.00012834283,0.00018615555,0.000092071925,0.0003943128],"domain_scores_gemma":[0.9996516,0.00003371194,0.000020027865,0.00023375901,0.00000976083,0.0000511402],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004651752,0.00015738053,0.00012518626,0.00010953155,0.00007879237,0.000060703176,0.00018180361,0.00007018561,0.00002565965],"category_scores_gemma":[0.00005907676,0.00016387984,0.000025501113,0.00013185982,0.000051658077,0.00028614447,0.00005748964,0.00031001584,0.000016505279],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012033253,0.0000037779764,0.00073873036,0.000022900696,0.000021775024,0.0000063353386,0.000035985868,0.0005859189,0.9875821,0.0005804901,0.000114336566,0.010306455],"study_design_scores_gemma":[0.00050194375,0.000116017436,0.0007877749,0.00014011523,0.00006976135,0.00012268944,0.0001329372,0.0145728355,0.96158636,0.006940828,0.013433728,0.0015950247],"about_ca_topic_score_codex":0.000004569542,"about_ca_topic_score_gemma":0.000005364632,"teacher_disagreement_score":0.025995746,"about_ca_system_score_codex":0.00008901871,"about_ca_system_score_gemma":0.000008330845,"threshold_uncertainty_score":0.6682826},"labels":[],"label_agreement":null},{"id":"W2044257423","doi":"10.1109/asscc.2008.4708770","title":"A 10Gb/s active-inductor structure with peaking control in 90nm CMOS","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Inductor; CMOS; Electrical engineering; PMOS logic; Voltage; Electronic engineering; Computer science; Engineering; Transistor","score_opus":0.0072854392006395435,"score_gpt":0.18740059085103816,"score_spread":0.18011515165039862,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044257423","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9808837,0.00008917569,0.013623253,0.000045070145,0.00009512878,0.00016445358,0.000008973404,0.0006494859,0.0044407696],"genre_scores_gemma":[0.9951436,0.00002694759,0.004588255,0.0000455174,0.000027680337,0.000014635076,0.0000017267361,0.000018913579,0.00013270721],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994546,0.0000041794638,0.000101406615,0.00012789622,0.00009436024,0.00021753236],"domain_scores_gemma":[0.999773,0.000019886204,0.000015644986,0.0001592167,0.000013349075,0.000018854202],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000011817202,0.00012980672,0.00014660957,0.00007830823,0.000038696526,0.000005623218,0.00012061414,0.00007056873,0.000112223854],"category_scores_gemma":[0.000012292028,0.00009386134,0.000012291357,0.0001556414,0.0000494829,0.00016192015,0.000016926759,0.0002024194,0.000005746651],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00065891637,0.00030511018,0.20332663,0.00036196253,0.0009651396,0.001446101,0.0071519283,0.24787079,0.2630341,0.016564999,0.00551651,0.2527978],"study_design_scores_gemma":[0.027676923,0.001380644,0.25991207,0.00060328067,0.00013276628,0.0011308832,0.009003217,0.10299195,0.49504477,0.015615859,0.080577135,0.0059304973],"about_ca_topic_score_codex":0.000010142165,"about_ca_topic_score_gemma":0.00007347185,"teacher_disagreement_score":0.24686733,"about_ca_system_score_codex":0.000060743685,"about_ca_system_score_gemma":0.000008381731,"threshold_uncertainty_score":0.38275543},"labels":[],"label_agreement":null},{"id":"W2044476924","doi":"10.1002/1098-2760(20001220)27:6<432::aid-mop19>3.0.co;2-8","title":"New phase and gain imbalance correction algorithm for six-port-based direct-digital millimetric receivers","year":2000,"lang":"en","type":"article","venue":"Microwave and Optical Technology Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke; Polytechnique Montréal","funders":"","keywords":"Computer science; SIGNAL (programming language); Port (circuit theory); Electronic engineering; Phase (matter); Microwave; Calibration; Error detection and correction; Software; Software-defined radio; Algorithm; Telecommunications; Engineering; Mathematics; Physics","score_opus":0.005999123427578706,"score_gpt":0.22131680649901572,"score_spread":0.215317683071437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044476924","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3882762,0.001471681,0.6056559,0.0016010017,0.00031054186,0.0003710061,0.000051004336,0.0013877506,0.00087489665],"genre_scores_gemma":[0.78539383,0.0012178866,0.21192649,0.0006484324,0.00008885729,0.00006908417,0.00005959926,0.000063058906,0.0005327547],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990753,0.000002731418,0.000180846,0.00030596426,0.0000580435,0.00037709565],"domain_scores_gemma":[0.9996568,0.00007899013,0.000021670528,0.00016578598,0.000013088483,0.00006364218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000036033674,0.0002016574,0.00023081424,0.00027623368,0.000082311126,0.000038180235,0.000111796035,0.00022521331,0.000017310504],"category_scores_gemma":[0.00004135655,0.00020072858,0.000037701233,0.00038707422,0.00026571617,0.000119276396,0.000024080926,0.00021986917,0.000008405485],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001989889,0.000024357796,0.00020794236,0.000012045103,0.000036650083,0.0000144882515,0.0000067445394,0.00011226784,0.03061746,0.000033747023,0.004625814,0.9642886],"study_design_scores_gemma":[0.007706015,0.0011206348,0.00021045787,0.00013318211,0.00015701342,0.00016710295,0.00027349967,0.099279456,0.68352574,0.0019508606,0.20400049,0.0014755307],"about_ca_topic_score_codex":0.000001245823,"about_ca_topic_score_gemma":9.043942e-7,"teacher_disagreement_score":0.9628131,"about_ca_system_score_codex":0.00004855001,"about_ca_system_score_gemma":0.000006745307,"threshold_uncertainty_score":0.8185474},"labels":[],"label_agreement":null},{"id":"W2044990188","doi":"10.4236/cs.2011.24050","title":"Single-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time Resolution","year":2011,"lang":"en","type":"article","venue":"Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Vernier scale; Time-to-digital converter; CMOS; Electronic engineering; Detector; Dynamic range; Resolution (logic); Phase detector; Dead time; Delay calculation; Computer science; Electrical engineering; Engineering; Physics; Propagation delay; Voltage; Optics; Telecommunications; Jitter","score_opus":0.022931542241212258,"score_gpt":0.1817303548176828,"score_spread":0.15879881257647055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044990188","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86706334,0.0010051337,0.038532887,0.000010530048,0.00039882254,0.0009004633,0.00011630406,0.0014470931,0.09052545],"genre_scores_gemma":[0.9952707,0.000007420891,0.000036151323,0.000009780644,0.000034513458,0.00003219442,0.000009417944,0.00002967635,0.004570131],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993131,0.000006573692,0.00016028718,0.00017803165,0.00010584427,0.00023615568],"domain_scores_gemma":[0.9996678,0.000011966585,0.000029447123,0.00019744101,0.000030068488,0.00006328256],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005455322,0.00014576108,0.0001738411,0.000065753135,0.00004940409,0.00006340398,0.000099036195,0.000079045916,0.000051453066],"category_scores_gemma":[0.0000075388025,0.00011653764,0.000015860005,0.00008691265,0.000051864183,0.00022389131,0.000027847353,0.00007432017,0.0005525604],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003108563,0.00071032194,0.017025085,0.0026594354,0.0020199332,0.0008989825,0.012091997,0.023665452,0.28085494,0.006154159,0.04502812,0.6085807],"study_design_scores_gemma":[0.0041482113,0.0026929001,0.003777533,0.0018798175,0.00016632614,0.0005331226,0.001847643,0.36388093,0.02631718,0.00036919955,0.5904013,0.0039858636],"about_ca_topic_score_codex":0.0000041659173,"about_ca_topic_score_gemma":6.466626e-7,"teacher_disagreement_score":0.6045948,"about_ca_system_score_codex":0.000042765558,"about_ca_system_score_gemma":0.0000044185795,"threshold_uncertainty_score":0.710223},"labels":[],"label_agreement":null},{"id":"W2046237532","doi":"10.1109/icedsa.2010.5503082","title":"Design of A 100MHz &amp;#x2013; 1.66GHz, 0.13&amp;#x00B5;m CMOS phase locked loop","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Phase-locked loop; CMOS; Loop (graph theory); Charge pump; PLL multibit; Lock (firearm); Delay-locked loop; Electronic engineering; Computer science; Voltage; Electrical engineering; Engineering; Phase noise; Capacitor; Mathematics","score_opus":0.03659719391477078,"score_gpt":0.29145374819390724,"score_spread":0.25485655427913645,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2046237532","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24619877,0.00015876419,0.74822855,0.00005505942,0.0005235547,0.0002865078,0.000011309622,0.0012851022,0.0032523826],"genre_scores_gemma":[0.6631531,0.00017659209,0.33107004,0.000052976873,0.00007819763,0.000069721755,0.000019713867,0.00007008799,0.005309581],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9987973,0.000011543005,0.00036470065,0.00023684074,0.00019727011,0.00039235843],"domain_scores_gemma":[0.9989986,0.000108697925,0.000058095407,0.0006958007,0.000066786815,0.000072054645],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00015184615,0.0002584903,0.00029991847,0.00015286327,0.00005543763,0.000020136316,0.00041589298,0.00021173315,0.0012629656],"category_scores_gemma":[0.00014183353,0.0002233698,0.00006226113,0.0002612731,0.00015540159,0.00019174661,0.000093202696,0.00037710226,0.00031506692],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000455251,0.0002594746,0.00020214415,0.000092725575,0.00012060037,0.0000027425372,0.00017502309,0.010270906,0.92813796,0.0022520802,0.010933028,0.047507767],"study_design_scores_gemma":[0.0039179274,0.00032079185,0.00007071107,0.000079997524,0.00010094842,0.000040661802,0.00029713297,0.018142467,0.46632287,0.011031046,0.4982741,0.0014013338],"about_ca_topic_score_codex":0.000018135383,"about_ca_topic_score_gemma":0.000058851438,"teacher_disagreement_score":0.48734108,"about_ca_system_score_codex":0.00002383372,"about_ca_system_score_gemma":0.000019552446,"threshold_uncertainty_score":0.99965},"labels":[],"label_agreement":null},{"id":"W2048682335","doi":"10.1007/s11036-011-0308-4","title":"Multicarrier-Based QAPM Modulation System for the Low Power Consumption and High Data Rates","year":2011,"lang":"en","type":"article","venue":"Mobile Networks and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Ministry of Education, Science and Technology; National Research Foundation of Korea; National Research Foundation","keywords":"Orthogonal frequency-division multiplexing; Computer science; Quadrature amplitude modulation; Pulse-position modulation; Electronic engineering; Pulse-amplitude modulation; Modulation (music); Bit error rate; Keying; Bandwidth (computing); Phase-shift keying; Telecommunications; Channel (broadcasting); Physics; Engineering; Detector; Acoustics","score_opus":0.02953408969436595,"score_gpt":0.2557400173086121,"score_spread":0.22620592761424618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2048682335","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025191996,0.0013836613,0.97201943,0.000012556577,0.00007248916,0.00095184974,0.00007636512,0.00025656266,0.000035112393],"genre_scores_gemma":[0.99534523,0.00033939272,0.0024621428,0.000010254902,0.00004129435,0.0016920775,0.00008976385,0.000012124461,0.000007733117],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99960697,0.0000036706288,0.00010827402,0.00015091174,0.000028944249,0.00010124642],"domain_scores_gemma":[0.9994691,0.00010489743,0.000025844292,0.00036193294,0.000018416975,0.000019828896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006613788,0.00007682785,0.00007051628,0.000015540303,0.00016372063,0.000021646047,0.00012426979,0.000054546384,0.000005375271],"category_scores_gemma":[0.0000032040266,0.000057006044,0.000008132998,0.00005059714,0.00007878588,0.00006874552,0.000043153825,0.00005340486,0.0000011952081],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025752019,0.000065485394,0.004256928,0.0002642304,0.0001045101,2.5737216e-7,0.000058479225,0.68398553,0.0005613241,0.027890855,0.0009301834,0.28185648],"study_design_scores_gemma":[0.00020315466,0.000015489739,0.0027751785,0.000018213976,0.000027843793,6.7992283e-7,0.00012531274,0.98856676,0.00032030334,0.00024646346,0.007614086,0.000086544096],"about_ca_topic_score_codex":0.0000042404095,"about_ca_topic_score_gemma":0.0000035925789,"teacher_disagreement_score":0.9701532,"about_ca_system_score_codex":0.0000097754155,"about_ca_system_score_gemma":0.0000018341012,"threshold_uncertainty_score":0.2324639},"labels":[],"label_agreement":null},{"id":"W2049334811","doi":"10.1109/wdd.2010.5592355","title":"All-digital agile frequency generator for Software-Defined Radios part I — Fundamentals","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ultra Electronics (Canada)","funders":"","keywords":"DPLL algorithm; Software-defined radio; Phase-locked loop; Computer science; Agile software development; Electronic engineering; Software; Scheme (mathematics); Generator (circuit theory); Automatic frequency control; Power (physics); Telecommunications; Engineering; Software engineering; Jitter","score_opus":0.016866150581087622,"score_gpt":0.24037526035186638,"score_spread":0.22350910977077876,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2049334811","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6940774,0.00049909187,0.2750098,0.00036197898,0.0049742614,0.0011438204,0.0005838704,0.008297925,0.015051905],"genre_scores_gemma":[0.7793159,0.0000679907,0.21716262,0.00027247152,0.00032236407,0.0003463215,0.00013541318,0.00008098359,0.0022959497],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992101,0.0000012788739,0.00020138052,0.00018263406,0.000089723544,0.00031489064],"domain_scores_gemma":[0.9995604,0.00005207131,0.000021976037,0.0002850319,0.000025580825,0.000054915705],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000042215182,0.00016980195,0.00014894512,0.00004727559,0.000058783517,0.000068154266,0.00020828749,0.000113596725,0.00037175982],"category_scores_gemma":[0.00010627502,0.00014836752,0.00006013234,0.00006652602,0.000054650085,0.00028971682,0.000038586597,0.00014000524,0.000089489506],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023316767,0.00024120431,0.0104488805,0.00020595171,0.00051015185,0.000016585649,0.00014591056,0.0012494497,0.40347686,0.04409739,0.27289358,0.26669073],"study_design_scores_gemma":[0.00089407037,0.00011074461,0.00008895179,0.000011038466,0.000022089596,0.0000125194265,0.00010494917,0.0017441162,0.15555407,0.014456031,0.8263816,0.0006197971],"about_ca_topic_score_codex":0.000001777552,"about_ca_topic_score_gemma":0.000008726982,"teacher_disagreement_score":0.553488,"about_ca_system_score_codex":0.000029809795,"about_ca_system_score_gemma":0.000008491029,"threshold_uncertainty_score":0.6050252},"labels":[],"label_agreement":null},{"id":"W2049970801","doi":"10.1109/cicc.2008.4672112","title":"Session 17 - Clocking circuits","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Jitter; Session (web analytics); CMOS; Phase-locked loop; Computer science; Electronic circuit; Digital electronics; Electronic engineering; Electrical engineering; Engineering; Telecommunications","score_opus":0.02721911597324588,"score_gpt":0.24107828733298794,"score_spread":0.21385917135974206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2049970801","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47677875,0.0006218635,0.16746677,0.000052953845,0.0005886323,0.00009708877,0.000001503175,0.004838876,0.34955356],"genre_scores_gemma":[0.99467087,0.00024409378,0.0022752536,0.000031528012,0.000026142223,0.0000047642875,0.0000011510234,0.000009273768,0.002736954],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99969465,0.0000010858012,0.00006613479,0.00006203416,0.000057346417,0.00011876737],"domain_scores_gemma":[0.99985397,0.00000869653,0.0000054281136,0.000112287635,0.000006089861,0.000013502274],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000120579125,0.000057212048,0.000053724354,0.00003209131,0.000057597954,0.000003007947,0.000077302735,0.000038885482,0.000120270946],"category_scores_gemma":[0.000007745084,0.00004743483,0.000013017072,0.00007340902,0.000020630932,0.000083578285,0.000024750541,0.000067247776,0.000048923073],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000027776794,0.000074592,0.027078459,0.00009273508,0.00008387233,0.00016538412,0.00058730115,0.04310854,0.059219662,0.0151408855,0.16601878,0.68842703],"study_design_scores_gemma":[0.00077540264,0.000073369934,0.010544649,0.00009431998,0.0000106652515,0.00014932615,0.00053246785,0.026318258,0.26585224,0.0048030955,0.68992203,0.00092418294],"about_ca_topic_score_codex":8.132856e-7,"about_ca_topic_score_gemma":5.158794e-7,"teacher_disagreement_score":0.6875028,"about_ca_system_score_codex":0.000017419474,"about_ca_system_score_gemma":0.0000018830431,"threshold_uncertainty_score":0.19343363},"labels":[],"label_agreement":null},{"id":"W2050476983","doi":"10.1049/el.2011.1406","title":"Digital storage, addition and subtraction of time-mode variables","year":2011,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Subtraction; Key (lock); Computer science; Mode (computer interface); Electronic engineering; Signal processing; Computer hardware; Digital signal; SIGNAL (programming language); Digital signal processing; Arithmetic; Algorithm; Real-time computing; Engineering; Mathematics","score_opus":0.005778327348110802,"score_gpt":0.1841319881794773,"score_spread":0.1783536608313665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050476983","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92099375,0.0005898563,0.07161078,0.000060060065,0.000120461846,0.000100652665,0.0000314867,0.00048970815,0.006003246],"genre_scores_gemma":[0.9981835,0.00021729263,0.0014609422,0.00002588743,0.000015731623,0.000006870643,0.000021167942,0.000013591998,0.000055016648],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996391,0.0000024779945,0.00008491721,0.00007595543,0.000051630122,0.00014594506],"domain_scores_gemma":[0.9998553,0.00001364297,0.000024084278,0.00008882185,0.000007078614,0.000011092694],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000021884029,0.00007052167,0.00007180456,0.00004897793,0.000019058607,0.000007752734,0.000053535772,0.000038131613,0.00003538968],"category_scores_gemma":[0.000007848558,0.00007281285,0.000013320681,0.0000577241,0.000033558234,0.00024732092,0.000011565494,0.00010232725,0.0000068359423],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006448196,0.00011477005,0.0009555934,0.00013361924,0.0002854059,0.000010085481,0.0004780548,0.0076782485,0.791993,0.0076748366,0.015547258,0.1750646],"study_design_scores_gemma":[0.0014957765,0.00072836416,0.002844695,0.00012710443,0.00013409957,0.00006982715,0.00024292126,0.0443957,0.8278959,0.023587873,0.09701825,0.0014595034],"about_ca_topic_score_codex":0.0000014727831,"about_ca_topic_score_gemma":0.0000010184316,"teacher_disagreement_score":0.1736051,"about_ca_system_score_codex":0.00004370872,"about_ca_system_score_gemma":0.0000034348652,"threshold_uncertainty_score":0.29692218},"labels":[],"label_agreement":null},{"id":"W2050549560","doi":"10.1007/s00034-014-9901-7","title":"A 10-Bit, 12 ps Resolution CMOS Time-to-Digital Converter Dedicated to Ultra-Fast Optical Timing Applications","year":2014,"lang":"en","type":"article","venue":"Circuits Systems and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Time-to-digital converter; Vernier scale; Jitter; Differential nonlinearity; CMOS; Electronic engineering; Computer science; Physics; Optics; Engineering","score_opus":0.013870480098624521,"score_gpt":0.21730560866380905,"score_spread":0.20343512856518453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050549560","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0053562564,0.00044603174,0.97201055,0.000053895546,0.000044595687,0.0005130644,0.000014243269,0.0007577614,0.020803578],"genre_scores_gemma":[0.9979972,0.0000021033784,0.00041657485,0.00004035613,0.00015152815,0.00017777745,0.000015024315,0.00003529461,0.0011641271],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885017,0.000009426118,0.0003100149,0.00030523844,0.00018446353,0.00034069596],"domain_scores_gemma":[0.99951637,0.00004658076,0.000043727996,0.0001586866,0.0000717977,0.00016285953],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014245222,0.00018822131,0.00023602053,0.00013143376,0.00019480928,0.0002307198,0.00016652697,0.000120228884,0.000038352457],"category_scores_gemma":[0.000036607104,0.00017836913,0.000022476173,0.00023676414,0.000059891623,0.0002698196,0.000034824196,0.00013373434,0.00042766752],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000095906,0.000037792033,0.000091093956,0.00062688906,0.000037478978,0.0000025752795,0.00030262663,0.011665502,0.049701273,0.00041979537,0.0016429093,0.9354625],"study_design_scores_gemma":[0.00085131376,0.0003663714,0.00018861267,0.0015245468,0.0000759036,0.00013584344,0.0007791973,0.78779197,0.0067889276,0.0004042522,0.19977516,0.001317898],"about_ca_topic_score_codex":0.0000013506642,"about_ca_topic_score_gemma":2.8176288e-7,"teacher_disagreement_score":0.992641,"about_ca_system_score_codex":0.00006177513,"about_ca_system_score_gemma":0.000015375786,"threshold_uncertainty_score":0.7273682},"labels":[],"label_agreement":null},{"id":"W2050607432","doi":"10.1109/4.845188","title":"Differential CMOS circuits for 622-MHz/933-MHz clock and data recovery applications","year":2000,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":58,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Phase-locked loop; Ring oscillator; Electronic engineering; Computer science; Electronic circuit; CPU multiplier; Filter (signal processing); Chip; Controller (irrigation); Clock skew; Clock signal; Electrical engineering; Engineering","score_opus":0.034351966777154075,"score_gpt":0.29243890037231035,"score_spread":0.2580869335951563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050607432","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44399267,0.0029853643,0.5478672,0.00015666636,0.0014131098,0.00083365594,0.0013504688,0.0003462007,0.0010546502],"genre_scores_gemma":[0.98912394,0.008287908,0.0011616563,0.000067904315,0.00060550374,0.000048101858,0.00004453296,0.00007655869,0.00058389816],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9983555,0.000015645199,0.00068052,0.00028080583,0.00024456612,0.00042295473],"domain_scores_gemma":[0.9988664,0.00013034517,0.00019437709,0.0005606549,0.00011441008,0.00013381342],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00017262856,0.00025863922,0.0004175123,0.00017536059,0.00014619748,0.00007326848,0.0007396744,0.00012956737,0.000088152374],"category_scores_gemma":[0.00003859251,0.0002457727,0.00008629196,0.0001775506,0.00009494506,0.00063880393,0.000051663013,0.0003530392,0.00001885706],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026084697,0.00011657121,0.00016008443,0.00021682732,0.0003449377,0.00001410296,0.0001722371,0.016829196,0.022785492,0.00008156413,0.0061748363,0.9530781],"study_design_scores_gemma":[0.008020004,0.0011730616,0.0033001981,0.00084263284,0.00081786927,0.001283439,0.00059406774,0.023292765,0.054613948,0.048504785,0.85492253,0.0026346964],"about_ca_topic_score_codex":0.000001336517,"about_ca_topic_score_gemma":0.0000047777726,"teacher_disagreement_score":0.9504434,"about_ca_system_score_codex":0.00008005852,"about_ca_system_score_gemma":0.000039403578,"threshold_uncertainty_score":0.99999946},"labels":[],"label_agreement":null},{"id":"W2050805487","doi":"10.1109/ccece.2013.6567731","title":"A hardware test platform in field-programmable logic for parallelized digital signal processing","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"FIFO (computing and electronics); Computer science; Field-programmable gate array; Computer hardware; Embedded system; Gate array; Digital signal processor; Digital signal processing; Parallel computing","score_opus":0.020648814291708503,"score_gpt":0.2468156775012543,"score_spread":0.2261668632095458,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050805487","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0784916,0.0007171904,0.8710953,0.00046889298,0.0001336,0.0019256723,0.000016349824,0.003424215,0.043727178],"genre_scores_gemma":[0.97140616,0.000019415684,0.027005734,0.000048734495,0.00001993176,0.00042411225,0.000011012709,0.00001589294,0.0010489948],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993441,4.570739e-7,0.00017015432,0.00012524627,0.000059744252,0.00030029807],"domain_scores_gemma":[0.9997623,0.00008110632,0.00001632864,0.000090241425,0.000026108779,0.000023896726],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00002230878,0.000119723205,0.0001313702,0.000055131935,0.000035470584,0.00011242181,0.0001392691,0.000082800216,0.00014084233],"category_scores_gemma":[0.00005359988,0.00009443245,0.000029778881,0.000110531866,0.000019472945,0.0005559974,0.000036050125,0.00009524609,0.00004178273],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008988599,0.00006985134,0.0028287012,0.00014489455,0.000010861681,0.0000030488509,0.00004955123,0.0019393292,0.00039548925,0.00075650564,0.0021450447,0.9916477],"study_design_scores_gemma":[0.0034975728,0.0009262018,0.0003988378,0.00023050547,0.000014465648,0.000013475934,0.0030475329,0.76225305,0.014940454,0.14730775,0.0661312,0.0012389724],"about_ca_topic_score_codex":0.000005470404,"about_ca_topic_score_gemma":0.0000082994375,"teacher_disagreement_score":0.9904088,"about_ca_system_score_codex":0.00002969746,"about_ca_system_score_gemma":0.0000062309996,"threshold_uncertainty_score":0.38508436},"labels":[],"label_agreement":null},{"id":"W2050911174","doi":"10.1109/tvlsi.2012.2211048","title":"Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Triode; Capacitance; Inverter; CMOS; Transistor; Voltage; dBc; Noise margin; Ring oscillator; Phase noise; Propagation delay; Materials science; Electrical engineering; Electronic engineering; Physics; Optoelectronics; Control theory (sociology); Computer science; Engineering; Capacitor; Electrode; Quantum mechanics","score_opus":0.01489179149791314,"score_gpt":0.22981035869247596,"score_spread":0.21491856719456282,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2050911174","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07111663,0.00025295943,0.9264583,0.000025125211,0.0010568338,0.00049013895,0.00010703616,0.00031225354,0.00018072246],"genre_scores_gemma":[0.9990979,0.000055008626,0.000528737,0.000026368287,0.00002489887,0.00012468232,0.000012791142,0.000024685716,0.00010496508],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986944,0.00012773095,0.00043813008,0.00019439915,0.0002625661,0.00028277092],"domain_scores_gemma":[0.99895,0.00045419624,0.00010000336,0.00036123177,0.00007549447,0.000059056452],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004935494,0.00024348265,0.00039353847,0.00041940666,0.00019362014,0.00004731717,0.00013417452,0.00015628699,0.00006213565],"category_scores_gemma":[0.00002098537,0.00016802626,0.00014324563,0.0007982335,0.000089144276,0.00026184806,0.0000012742837,0.0002920239,0.000008102709],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000103579965,0.000104044666,0.00013413497,0.00003647418,0.00048553367,6.183068e-7,0.0007980667,0.9799649,0.015703011,0.00017500328,0.00013616934,0.0023584755],"study_design_scores_gemma":[0.00069468113,0.00006802757,0.00009895572,0.00011859067,0.00028850482,0.0000013739019,0.0017509693,0.81398433,0.18250541,0.000007978406,0.0002850094,0.00019615883],"about_ca_topic_score_codex":0.000021326952,"about_ca_topic_score_gemma":0.000020569658,"teacher_disagreement_score":0.9279812,"about_ca_system_score_codex":0.00012351213,"about_ca_system_score_gemma":0.000010313831,"threshold_uncertainty_score":0.6851912},"labels":[],"label_agreement":null},{"id":"W2051660573","doi":"10.1109/iscas.2014.6865252","title":"Reducing the analog-digital productivity gap using time-mode signal processing","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Analog signal; Analog signal processing; Mixed-signal integrated circuit; Signal processing; Electronic engineering; Productivity; Digital signal processing; Metric (unit); Analog image processing; Digital signal; Analog device; SIGNAL (programming language); Digital image processing; Engineering; Integrated circuit; Computer hardware; Artificial intelligence; Image processing","score_opus":0.019384767636162488,"score_gpt":0.25589101643839146,"score_spread":0.23650624880222898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2051660573","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44856223,0.00016984004,0.51505923,0.00014752078,0.00011341657,0.0001842183,0.0000034865004,0.0015905787,0.03416948],"genre_scores_gemma":[0.9923979,0.0000023617963,0.006968011,0.00001368699,0.00013560419,0.000006067053,0.0000022452343,0.000022140348,0.0004520022],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99929625,0.000008548571,0.00013811022,0.00018474518,0.00012293062,0.00024940487],"domain_scores_gemma":[0.9996658,0.000030771982,0.000029195096,0.00022711392,0.000026812979,0.000020289659],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012256928,0.00013457563,0.00011934089,0.00004822727,0.00015336637,0.000094039606,0.00018767914,0.00004722112,0.00002887232],"category_scores_gemma":[0.000046570578,0.00009046841,0.000027332466,0.0001886469,0.00009286678,0.00044146294,0.000068102076,0.0001595485,0.000022173708],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000052317478,0.000031059095,0.0005191702,0.00007113531,0.000034225177,0.0000011951496,0.00017383607,0.24856104,0.04971503,0.0005796667,0.00076408405,0.6995443],"study_design_scores_gemma":[0.00008008574,0.00002132249,0.000055780878,0.000039381805,0.0000115873045,0.000013529364,0.00012166761,0.96428746,0.028105352,0.003703303,0.0033437044,0.00021681447],"about_ca_topic_score_codex":0.0000052500836,"about_ca_topic_score_gemma":0.0000012984538,"teacher_disagreement_score":0.71572644,"about_ca_system_score_codex":0.000046151512,"about_ca_system_score_gemma":0.000011090015,"threshold_uncertainty_score":0.3689195},"labels":[],"label_agreement":null},{"id":"W2053805165","doi":"10.1049/el.2012.1150","title":"Low-power design technique for decision-feedback equalisation in serial links","year":2012,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Equaliser; Gigabit; Power (physics); CMOS; Electronic engineering; Computer science; Equalizer; Feedback loop; Serial communication; Engineering; Computer hardware; Telecommunications; Channel (broadcasting)","score_opus":0.015091743666350922,"score_gpt":0.25255303863646517,"score_spread":0.23746129497011426,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2053805165","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.082747795,0.00041467216,0.9153025,0.00020521243,0.00042169023,0.0005462754,0.0000028586044,0.0003014501,0.000057555473],"genre_scores_gemma":[0.91329795,0.0001078663,0.08572387,0.0003077811,0.00011507846,0.00038558934,0.000008835883,0.000043235614,0.000009789366],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989913,0.000014748005,0.00021062078,0.00012667828,0.00009829778,0.000558364],"domain_scores_gemma":[0.99956137,0.00018186125,0.000029206953,0.00018894135,0.000011699568,0.000026903823],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003413645,0.00014500011,0.00013267982,0.00012271895,0.00003637344,0.000015062106,0.00016983686,0.00020507589,0.000017599708],"category_scores_gemma":[0.00009353912,0.00014714879,0.000037318365,0.00016359061,0.000022679493,0.00024580723,0.00002310724,0.00034511983,0.000012951701],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001492807,0.0000761721,0.00022913175,0.00004735299,0.00004583314,0.0000016024935,0.00034808883,0.06223532,0.8945669,0.005867382,0.011743758,0.02468921],"study_design_scores_gemma":[0.00091563293,0.00020781824,0.00011618581,0.00008769114,0.0000135584405,0.0000059384993,0.000054950262,0.0038481597,0.9551329,0.009850301,0.029178636,0.0005882083],"about_ca_topic_score_codex":4.9560776e-7,"about_ca_topic_score_gemma":0.0000021658545,"teacher_disagreement_score":0.83055013,"about_ca_system_score_codex":0.00029441094,"about_ca_system_score_gemma":0.0000120063605,"threshold_uncertainty_score":0.60005534},"labels":[],"label_agreement":null},{"id":"W2054274626","doi":"10.1109/mwscas.2010.5548572","title":"Modifications of a Dynamic-Logic Phase Frequency Detector for extended detection range","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase frequency detector; Detector; CMOS; Phase difference; Electronic engineering; Phase detector; Phase (matter); Computer science; Range (aeronautics); Phase-locked loop; Linear phase; Polarity (international relations); Electronic circuit; Dynamic range; Control theory (sociology); Engineering; Electrical engineering; Physics; Phase noise; Telecommunications; Artificial intelligence","score_opus":0.0169954956553769,"score_gpt":0.29106736215987083,"score_spread":0.27407186650449394,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2054274626","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27876496,0.000057348163,0.7187658,0.000022420632,0.00031404776,0.00027450346,0.000033627424,0.0006489204,0.0011184063],"genre_scores_gemma":[0.9246403,0.00002427574,0.07502559,0.0000040972395,0.000012767533,0.00019059451,0.000004225375,0.000012548332,0.000085632426],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99956167,0.0000019493295,0.0001558384,0.000104713654,0.00004743814,0.00012837148],"domain_scores_gemma":[0.99964064,0.00003566253,0.000027844751,0.00023393474,0.000043607142,0.00001829537],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000045024215,0.000082578095,0.00009412885,0.00008549469,0.0000436845,0.000005275042,0.000125043,0.00008321869,0.000054317312],"category_scores_gemma":[0.00008479772,0.00007199824,0.00004081323,0.00011566789,0.000048324277,0.00008962763,0.000010001192,0.00010261328,0.000004545113],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005266552,0.000042442105,0.000005169462,0.000025976677,0.000011993137,1.2233251e-7,0.0000145338745,0.000070183356,0.84966856,0.004583848,0.0000116167375,0.1455603],"study_design_scores_gemma":[0.0014990728,0.00024223815,0.00038458643,0.000007165821,0.000031960168,0.000004666599,0.00015464597,0.1925563,0.73478127,0.06889596,0.0011693831,0.0002727666],"about_ca_topic_score_codex":0.0000036611445,"about_ca_topic_score_gemma":0.00011103001,"teacher_disagreement_score":0.64587533,"about_ca_system_score_codex":0.000019052373,"about_ca_system_score_gemma":0.000003858242,"threshold_uncertainty_score":0.29360032},"labels":[],"label_agreement":null},{"id":"W2057037115","doi":"10.1109/asscc.2011.6123620","title":"Extending HyperTransport&amp;#x2122; technology to 8.0 Gb/s in 32-nm SOI-CMOS processors","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Jitter; CMOS; Silicon on insulator; Transceiver; Bandwidth (computing); Phase-locked loop; Electrical engineering; Optoelectronics; Low-power electronics; Electronic circuit; Electronic engineering; Computer science; Materials science; Engineering; Power (physics); Physics; Telecommunications; Silicon; Power consumption","score_opus":0.03610744453279254,"score_gpt":0.2635301392205046,"score_spread":0.22742269468771206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057037115","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87797385,0.00039380064,0.078088276,0.0002071285,0.00036381788,0.00043441923,0.0000056187314,0.0042638085,0.038269266],"genre_scores_gemma":[0.9427818,0.00015415993,0.056001805,0.000060119175,0.000014356552,0.00014341515,0.000002551016,0.000041203893,0.00080060825],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988368,0.000002820242,0.0002895928,0.00028116335,0.00010864693,0.00048098515],"domain_scores_gemma":[0.99954695,0.0000101669075,0.000020119887,0.0003512565,0.000023057983,0.000048457452],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000074231284,0.00021317572,0.00023144337,0.00052136433,0.000040964722,0.0000074531063,0.00040083108,0.00019875259,0.0002669641],"category_scores_gemma":[0.000043775017,0.00019317093,0.00002896229,0.0007845281,0.00006389387,0.00017339275,0.00006885361,0.00026125062,0.00017024708],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011917338,0.0006653776,0.17206182,0.0006361228,0.00021838339,0.00022090328,0.004311567,0.009880509,0.07663759,0.076124206,0.0024865048,0.65663785],"study_design_scores_gemma":[0.0025337709,0.00058397884,0.02169952,0.0005948696,0.00007095635,0.00010836357,0.0067230393,0.002234801,0.49592385,0.082016066,0.3838282,0.0036825868],"about_ca_topic_score_codex":0.000020556132,"about_ca_topic_score_gemma":0.00015086251,"teacher_disagreement_score":0.65295523,"about_ca_system_score_codex":0.00006575366,"about_ca_system_score_gemma":0.000008327876,"threshold_uncertainty_score":0.7877282},"labels":[],"label_agreement":null},{"id":"W2062166336","doi":"10.1109/ccece.2012.6334824","title":"Bang-Bang CDR's acquisition, locking, and jitter tolerance","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; SerDes; Resistor; Computer science; Phase-locked loop; Electronic engineering; Phase detector; Capacitor; Electronic circuit; Filter (signal processing); Voltage; Electrical engineering; Engineering","score_opus":0.00665218452913326,"score_gpt":0.20801615521418523,"score_spread":0.20136397068505196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2062166336","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.83827543,0.0060023125,0.115783885,0.00028407126,0.0008488929,0.00015165308,0.0000051992683,0.0020271577,0.036621395],"genre_scores_gemma":[0.99415976,0.00013405393,0.0046599125,0.00022089884,0.00011022404,0.000011773929,0.0000019641639,0.000013068337,0.00068837206],"study_design_codex":"observational","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995744,0.000002282044,0.00008019707,0.00007195575,0.00005416554,0.00021694877],"domain_scores_gemma":[0.99981344,0.0000128334395,0.000008575455,0.000126731,0.00000876804,0.000029683893],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000035383397,0.00008667818,0.00007399056,0.000032768647,0.000037516642,0.0000131765,0.000061457424,0.00004917924,0.00020672359],"category_scores_gemma":[0.000004950324,0.00007425808,0.000011926038,0.000056863246,0.000031418578,0.00024998817,0.000036191053,0.0000652759,0.000054568896],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021265756,0.0001710431,0.404781,0.00046181085,0.00023630858,0.00001610596,0.0022222134,0.007957896,0.026977971,0.046603616,0.16816275,0.342388],"study_design_scores_gemma":[0.001173522,0.000083124236,0.10183839,0.00014718204,0.000045439676,0.000061850886,0.0009841031,0.01229101,0.1626364,0.006759465,0.7125323,0.0014472522],"about_ca_topic_score_codex":0.0000013731213,"about_ca_topic_score_gemma":9.4716245e-7,"teacher_disagreement_score":0.5443695,"about_ca_system_score_codex":0.00001588764,"about_ca_system_score_gemma":6.854609e-7,"threshold_uncertainty_score":0.30281565},"labels":[],"label_agreement":null},{"id":"W2064493738","doi":"10.1109/tcsii.2006.889727","title":"Current-Mode Phase-Locked Loops&amp;mdash; A New Architecture","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; CMOS; dBc; Phase noise; Inductor; PLL multibit; Electronic engineering; Capacitor; Offset (computer science); Inductance; Electrical engineering; Voltage-controlled oscillator; Engineering; Materials science; Voltage; Computer science","score_opus":0.026100280793225107,"score_gpt":0.2795555638533263,"score_spread":0.2534552830601012,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2064493738","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08968689,0.0048792902,0.9033096,0.000011293109,0.0002455742,0.00016296587,0.000049097733,0.00043797502,0.0012173256],"genre_scores_gemma":[0.9992701,0.00016227385,0.000072014314,0.000012594454,0.000105460116,0.000009266002,0.000008250142,0.00002981841,0.00033023127],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99875796,0.0000062145655,0.00034635488,0.00030519668,0.00020269863,0.00038159118],"domain_scores_gemma":[0.9995589,0.00005360182,0.00005502894,0.00011598137,0.000036198348,0.00018025399],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000092603805,0.0002765994,0.00028362448,0.00022798705,0.00038748604,0.00026691248,0.000098343946,0.0001257929,0.000005317343],"category_scores_gemma":[0.0000036338276,0.00023788282,0.000052181174,0.00026848237,0.0001054279,0.00041912968,0.0000027457006,0.0003443716,0.0000030079684],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000144198775,0.000079945414,0.00003284099,0.00023625235,0.000038157898,0.0000048712827,0.00035978938,0.008453363,0.0023141562,0.00005839011,0.00004293267,0.9883649],"study_design_scores_gemma":[0.029250914,0.0057980143,0.00053441356,0.013586897,0.0013094239,0.0031807884,0.011175529,0.380273,0.045353096,0.03448497,0.4618482,0.013204732],"about_ca_topic_score_codex":0.000009667407,"about_ca_topic_score_gemma":0.000021655092,"teacher_disagreement_score":0.9751601,"about_ca_system_score_codex":0.000038257775,"about_ca_system_score_gemma":0.000026546219,"threshold_uncertainty_score":0.97005796},"labels":[],"label_agreement":null},{"id":"W2068012288","doi":"10.1109/milcom.2006.302168","title":"Performance of Multiple-Access Frequency-Hopped Systems in the Presence of Spurious Tones","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada","funders":"Ministère de la Défense Nationale; Defence Research and Development Canada","keywords":"Frequency-shift keying; Spurious relationship; Frequency-hopping spread spectrum; Computer science; Jamming; Electronic engineering; Frequency deviation; Direct digital synthesizer; Tone (literature); Bit error rate; Frequency synthesizer; Phase-shift keying; SIGNAL (programming language); Modulation (music); Telecommunications; Automatic frequency control; Phase-locked loop; Demodulation; Engineering; Physics; Acoustics; Decoding methods","score_opus":0.0154379800190006,"score_gpt":0.24338147131332222,"score_spread":0.22794349129432162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2068012288","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99069595,0.0006882969,0.0015209911,0.000017736076,0.00011944566,0.00019223712,0.000005196998,0.00010076429,0.0066593955],"genre_scores_gemma":[0.9989876,0.00016099492,0.00071613333,0.0000019727113,0.000013398,0.000030534928,0.0000011629747,0.000006261225,0.000081941114],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99931407,0.000010541925,0.0003063795,0.00007891723,0.0001576858,0.00013242256],"domain_scores_gemma":[0.999569,0.000111800444,0.00005174282,0.0002379016,0.000025127281,0.0000044086455],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000116179894,0.00007961931,0.00014716064,0.000076479955,0.000013649932,0.00000962636,0.0004890922,0.000043940032,0.0000060605607],"category_scores_gemma":[0.000038576552,0.000050976225,0.000018265895,0.00024109521,0.00006734077,0.00018009378,0.000045064266,0.000070246184,0.0000014001055],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010757181,0.000078858844,0.5298978,0.000591568,0.000016394395,0.000004253844,0.00017209479,0.43044233,0.028343705,0.0060988674,0.0005807809,0.0037625602],"study_design_scores_gemma":[0.0010070419,0.00020308525,0.32867405,0.0003748525,0.000016147997,0.000015184679,0.0018850096,0.49346322,0.169561,0.002757642,0.0015330841,0.00050967967],"about_ca_topic_score_codex":0.00040255376,"about_ca_topic_score_gemma":0.00011637985,"teacher_disagreement_score":0.20122376,"about_ca_system_score_codex":0.00001242677,"about_ca_system_score_gemma":0.0000033814686,"threshold_uncertainty_score":0.20787501},"labels":[],"label_agreement":null},{"id":"W2068478325","doi":"10.1007/s10470-013-0083-1","title":"A power-efficient 2-dimensional on-chip eye-opening monitor for Gbps serial links","year":2013,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Serial communication; Computer science; Chip; CMOS; Reduction (mathematics); Power (physics); Computer hardware; Cadence; Enhanced Data Rates for GSM Evolution; Process (computing); Electronic engineering; Embedded system; Physics; Engineering; Telecommunications; Mathematics","score_opus":0.013672696363482695,"score_gpt":0.2405132890544171,"score_spread":0.2268405926909344,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2068478325","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91332203,0.0012561572,0.08133107,0.00011630391,0.00036897705,0.0005481046,0.000032068354,0.0006782284,0.0023470633],"genre_scores_gemma":[0.9981938,0.00001409604,0.0012249288,0.00014381878,0.00010779598,0.00011652875,0.000025396574,0.000042656262,0.00013099874],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99872065,0.000012165112,0.00031913718,0.00033248827,0.00017909553,0.00043647844],"domain_scores_gemma":[0.99947584,0.00007659238,0.00006716698,0.00011612898,0.0001735732,0.00009070296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011591334,0.00028819308,0.00027504843,0.00016128278,0.00030171912,0.0001914994,0.00017327763,0.0002589871,0.000105373205],"category_scores_gemma":[0.000044023265,0.00022657878,0.00005542643,0.00023357094,0.00009993904,0.0002098085,0.000030462408,0.00048822112,0.000020513964],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005443528,0.000153674,0.00044849247,0.00025930637,0.00018748317,0.000016441705,0.0006306568,0.08783312,0.1326835,0.0016969782,0.0020566168,0.7739793],"study_design_scores_gemma":[0.0020067084,0.0009073876,0.0010686396,0.0011486883,0.0000818099,0.000026580767,0.0024665033,0.9197809,0.059344728,0.008027538,0.003720752,0.0014197502],"about_ca_topic_score_codex":0.000012229519,"about_ca_topic_score_gemma":0.0000012046193,"teacher_disagreement_score":0.8319478,"about_ca_system_score_codex":0.000055517437,"about_ca_system_score_gemma":0.0000339348,"threshold_uncertainty_score":0.9239614},"labels":[],"label_agreement":null},{"id":"W2069324906","doi":"10.1109/ccece.2008.4564698","title":"A low power and high speed PPM design for ultra wideband communications","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Delay-locked loop; Latency (audio); CMOS; Process corners; Voltage; Integrated circuit design; Computer science; Power consumption; Electronic engineering; Electrical engineering; Power (physics); Engineering; Phase-locked loop; Physics","score_opus":0.027502362956897015,"score_gpt":0.21042747186000504,"score_spread":0.18292510890310804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2069324906","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14256196,0.00058671215,0.85286844,0.00081148406,0.00021333991,0.0008818102,0.00003413831,0.00089358445,0.0011485363],"genre_scores_gemma":[0.9852145,0.001048175,0.013440528,0.00010653367,0.00003970547,0.00006975744,0.000006689912,0.000031364732,0.000042771753],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99879473,0.0000034828035,0.000221084,0.00032346632,0.000103984545,0.00055326987],"domain_scores_gemma":[0.9992399,0.00010185479,0.000030281499,0.00017385019,0.00014569933,0.0003083783],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00006681277,0.00029769077,0.00029765107,0.00027288872,0.00021468151,0.00012978946,0.0003678176,0.00015249793,0.000009850373],"category_scores_gemma":[0.00004648304,0.00030016626,0.000028570137,0.00023948438,0.00012584336,0.00019866195,0.00003953906,0.00033694555,0.0000030678193],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010656579,0.00017560254,0.0026380643,0.00058219524,0.00045034537,0.000054499822,0.0029463572,0.009315491,0.027112596,0.7370077,0.006661044,0.21294954],"study_design_scores_gemma":[0.00055116595,0.00043244704,0.0011637751,0.00015164645,0.000017360082,0.00007433095,0.00004021473,0.98728514,0.0042762063,0.0028242462,0.002561562,0.0006219187],"about_ca_topic_score_codex":0.00015024113,"about_ca_topic_score_gemma":0.000065604974,"teacher_disagreement_score":0.97796965,"about_ca_system_score_codex":0.000094255076,"about_ca_system_score_gemma":0.0000931306,"threshold_uncertainty_score":0.99994504},"labels":[],"label_agreement":null},{"id":"W2070853780","doi":"10.1109/cicc.2009.5280776","title":"Test methods and ICs for high-speed serdes","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"SerDes; Computer science; Phase-locked loop; Equalization (audio); Bandwidth (computing); Chip; Electronic engineering; Embedded system; System on a chip; Computer hardware; Engineering; Jitter; Telecommunications","score_opus":0.019178218695372454,"score_gpt":0.327606595299766,"score_spread":0.30842837660439354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2070853780","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019495448,0.00050218473,0.96891916,0.00043408625,0.0001488391,0.00016867254,0.000007021489,0.0014423182,0.008882279],"genre_scores_gemma":[0.4301364,0.0001304698,0.5690527,0.0000628846,0.000017968048,0.0000036517329,0.0000014896731,0.000005955051,0.00058849726],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99973017,0.0000014526264,0.0000678583,0.000069821195,0.000021700333,0.00010899385],"domain_scores_gemma":[0.9998004,0.00009564825,0.000005938401,0.000075267686,0.000009525045,0.000013225776],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000050433904,0.000064206935,0.00007657447,0.00002585284,0.000025959984,0.000010783225,0.000049355658,0.000041890627,0.000008222387],"category_scores_gemma":[0.000055721757,0.00005212513,0.000009051053,0.000046021076,0.000015598349,0.000058985097,0.000011388604,0.00003753602,0.0000014898144],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002699937,0.000017506785,0.00019096829,0.000027705835,0.000014293622,6.082547e-7,0.00002412998,0.00045252088,0.050890204,0.034013737,0.00375415,0.91061145],"study_design_scores_gemma":[0.0007040682,0.00034921773,0.0028540585,0.000017181608,0.00002362121,0.0000048358042,0.00023452248,0.037504554,0.6898051,0.20710987,0.06097906,0.00041389637],"about_ca_topic_score_codex":5.4342695e-7,"about_ca_topic_score_gemma":6.0435053e-7,"teacher_disagreement_score":0.91019756,"about_ca_system_score_codex":0.000008378187,"about_ca_system_score_gemma":8.9900436e-7,"threshold_uncertainty_score":0.2125601},"labels":[],"label_agreement":null},{"id":"W2071857229","doi":"10.1049/el.2012.3722","title":"Hardware‐efficient phase‐detection technique for digital clock and data recovery","year":2013,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Computer hardware; Phase detector; Data recovery; Digital clock; Clock recovery; Embedded system; Electronic engineering; Engineering; Electrical engineering; Jitter; Clock signal; Telecommunications","score_opus":0.011060196765919059,"score_gpt":0.24286498976760876,"score_spread":0.2318047930016897,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2071857229","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16716936,0.00076878665,0.8302244,0.00040720796,0.0001537729,0.0006043939,0.000056062396,0.0005306384,0.00008538961],"genre_scores_gemma":[0.99469453,0.00019691451,0.0044355784,0.00014166831,0.000058576647,0.00030571385,0.00009201353,0.000036749836,0.000038246184],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99926335,0.000002662521,0.00012712252,0.00022428717,0.00006640996,0.0003161488],"domain_scores_gemma":[0.9995446,0.0000347598,0.000023560493,0.00036240107,0.000012607725,0.000022073182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000057926518,0.0001248406,0.00010016306,0.00006854388,0.00006045094,0.000077458426,0.00022752209,0.000059560723,0.000005083646],"category_scores_gemma":[0.000035866196,0.00012323433,0.000020298943,0.00008329698,0.0000329839,0.00032467284,0.0000833697,0.0001601225,0.000007835973],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016571432,0.000040446455,0.000013747428,0.00006162293,0.0000748735,9.335314e-7,0.000014236496,0.0040903287,0.68919164,0.00031708778,0.011595213,0.2945833],"study_design_scores_gemma":[0.0014042166,0.00062188634,0.000026921081,0.000046507328,0.0000390361,0.000037119702,0.00005868281,0.16699515,0.54210603,0.0041785454,0.28366464,0.00082124554],"about_ca_topic_score_codex":0.0000012687289,"about_ca_topic_score_gemma":0.0000012558046,"teacher_disagreement_score":0.8275252,"about_ca_system_score_codex":0.00009960719,"about_ca_system_score_gemma":0.0000055050045,"threshold_uncertainty_score":0.50253505},"labels":[],"label_agreement":null},{"id":"W2072029420","doi":"10.1109/tcsi.2003.818615","title":"Time-domain response and sensitivity of periodically switched nonlinear circuits","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Electronic circuit; Sensitivity (control systems); Nonlinear system; Computation; Algorithm; Computer science; Mathematics; Control theory (sociology); Electronic engineering; Engineering","score_opus":0.011824913418373263,"score_gpt":0.23189571227320402,"score_spread":0.22007079885483075,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2072029420","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5763034,0.0004864606,0.4218828,0.000012082254,0.00006465909,0.0004065225,0.00015572611,0.0001334665,0.00055484014],"genre_scores_gemma":[0.999231,0.00022095791,0.00014274762,0.000017052269,0.0000115387875,0.0001431706,0.0000024268866,0.00001955931,0.00021156229],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990672,0.00018397055,0.00025223356,0.00023345568,0.0001006204,0.00016254677],"domain_scores_gemma":[0.99922097,0.00042924512,0.000045058496,0.00020212126,0.000021996666,0.000080582555],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00074371294,0.00016878684,0.00023415596,0.0000977628,0.00027436728,0.000037579564,0.000038169033,0.00010352129,0.000016342348],"category_scores_gemma":[0.000009746103,0.00016121774,0.000031334417,0.00013752474,0.00033924193,0.00009086943,0.0000018574912,0.0001559848,0.0000058357423],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014993666,0.00049887487,0.00017089689,0.0005800365,0.0003653993,0.000011713605,0.0018161027,0.0048233895,0.77359647,0.0706056,0.000019856125,0.14736171],"study_design_scores_gemma":[0.017502591,0.0038872033,0.0065486417,0.0024229065,0.0013597871,0.0049829264,0.08363515,0.059826337,0.60226816,0.07666324,0.13241114,0.008491896],"about_ca_topic_score_codex":0.0000019840652,"about_ca_topic_score_gemma":0.0000015492325,"teacher_disagreement_score":0.42292753,"about_ca_system_score_codex":0.000029154815,"about_ca_system_score_gemma":0.00001247185,"threshold_uncertainty_score":0.6574269},"labels":[],"label_agreement":null},{"id":"W2072036433","doi":"10.1007/s10470-012-0004-8","title":"Current-mode phase-locked loop with constant-Q active inductor CCO and active transformer loop filter","year":2012,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Inductor; Phase-locked loop; Phase noise; Active filter; CMOS; Voltage-controlled oscillator; Electronic engineering; PLL multibit; Electrical engineering; Engineering; Materials science; Control theory (sociology); Voltage; Computer science","score_opus":0.022765336320952307,"score_gpt":0.27491912369233484,"score_spread":0.25215378737138255,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2072036433","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92305225,0.0061085466,0.06746141,0.00002584605,0.00010258741,0.00027105949,0.00011484469,0.00035245836,0.0025110021],"genre_scores_gemma":[0.99906504,0.00053288054,0.00015724578,0.000038203216,0.000057158228,0.00003296787,0.000045541143,0.000038596372,0.000032340384],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987635,0.000017886392,0.00024006561,0.00028659243,0.00016612509,0.0005258344],"domain_scores_gemma":[0.9995376,0.000043741926,0.00007197399,0.00009394915,0.00011688636,0.00013584313],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0000662354,0.00035143626,0.0003365737,0.00017392874,0.00020661882,0.00008292076,0.000108441214,0.00015067302,0.000049911832],"category_scores_gemma":[0.000012489491,0.00025271287,0.000027750355,0.00034538,0.00032515376,0.0010400024,0.000012827251,0.00056666695,0.0000026995567],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006104061,0.000104427396,0.0006493926,0.00014095339,0.00013599734,0.00000504253,0.0016934222,0.00003052244,0.03147893,0.0002548638,0.000044673026,0.96540076],"study_design_scores_gemma":[0.014576856,0.002078003,0.0024511854,0.004755916,0.0012669201,0.0004903349,0.04026459,0.045893338,0.85872525,0.0078109917,0.01631284,0.005373781],"about_ca_topic_score_codex":0.00001107919,"about_ca_topic_score_gemma":0.000011362478,"teacher_disagreement_score":0.960027,"about_ca_system_score_codex":0.00006442296,"about_ca_system_score_gemma":0.000051938598,"threshold_uncertainty_score":0.9999925},"labels":[],"label_agreement":null},{"id":"W2073166182","doi":"10.1109/rfic.2010.5477284","title":"A D-band PLL covering the 81&amp;#x2013;82 GHz, 86&amp;#x2013;92 GHz and 162&amp;#x2013;164 GHz bands","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage-controlled oscillator; dBc; Colpitts oscillator; Phase noise; Phase-locked loop; Physics; Electrical engineering; Materials science; Optoelectronics; Voltage; Engineering","score_opus":0.01444912547682759,"score_gpt":0.2361804337391261,"score_spread":0.2217313082622985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073166182","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88447016,0.0015352722,0.087379575,0.00084165146,0.0022636882,0.0007134986,0.00007754881,0.0025271724,0.020191455],"genre_scores_gemma":[0.9004211,0.0030103193,0.07591837,0.00044369043,0.00066019385,0.00024970865,0.00007738217,0.0002582629,0.018960986],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9967143,0.000036689038,0.00072410353,0.0007872895,0.0005473842,0.0011902166],"domain_scores_gemma":[0.99744445,0.00039166064,0.00014756,0.0016673958,0.00010661479,0.00024230409],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00047685954,0.00081829465,0.0006849849,0.000274806,0.00051224517,0.00031790455,0.0010114162,0.00056812353,0.0013368761],"category_scores_gemma":[0.0003416781,0.0006020152,0.00017938289,0.00046279604,0.00052993756,0.00066580507,0.00047942507,0.0013864158,0.0006212951],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028475234,0.00064938585,0.030293312,0.0010782334,0.0015105896,0.000016289128,0.004174557,0.022018699,0.7501056,0.011228077,0.09650097,0.082139514],"study_design_scores_gemma":[0.00096325786,0.000080820726,0.001605423,0.000088324356,0.00008927356,0.000085745785,0.00037330762,0.00076922367,0.009147718,0.0045867674,0.98109883,0.0011113004],"about_ca_topic_score_codex":0.00019271193,"about_ca_topic_score_gemma":0.0015751974,"teacher_disagreement_score":0.8845979,"about_ca_system_score_codex":0.00009845673,"about_ca_system_score_gemma":0.000037429083,"threshold_uncertainty_score":0.99964315},"labels":[],"label_agreement":null},{"id":"W2073470179","doi":"10.1049/iet-cds.2013.0424","title":"Study of injection‐locked non‐harmonic oscillators using Volterra series","year":2015,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Control theory (sociology); Mathematics; Harmonic; Topology (electrical circuits); Harmonic oscillator; Relaxation oscillator; Injection locking; Comparator; Series (stratigraphy); Ring (chemistry); Voltage; Physics; Engineering; Computer science; Voltage-controlled oscillator; Electrical engineering; Acoustics; Quantum mechanics","score_opus":0.05747212507923848,"score_gpt":0.27509635585077025,"score_spread":0.21762423077153176,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2073470179","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9911457,0.0013317044,0.0022505948,0.000002960577,0.0026983018,0.0005520175,0.000010135988,0.00064459175,0.0013640046],"genre_scores_gemma":[0.9995903,0.000016236014,0.000054312815,0.0000035789922,0.0001253756,0.00004734242,0.000002518259,0.000045192624,0.00011513857],"study_design_codex":"simulation_or_modeling","study_design_gemma":"qualitative","domain_scores_codex":[0.9985488,0.00003525387,0.00051582017,0.00024776722,0.00034616582,0.00030620044],"domain_scores_gemma":[0.99917936,0.000021880054,0.00015392975,0.0004356612,0.00013584591,0.00007331739],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002118877,0.0002448812,0.00042062104,0.00019899145,0.00007606556,0.000053577194,0.00031475077,0.00011676064,0.000003292912],"category_scores_gemma":[0.000025736303,0.00022937974,0.000040909734,0.0005009809,0.00005147343,0.00043745796,0.00007659429,0.00015500122,0.000017858052],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028527644,0.0005080432,0.2473868,0.0018574519,0.0012710204,0.000076504395,0.0234715,0.69970703,0.01209789,0.0003629529,0.0020166787,0.01121558],"study_design_scores_gemma":[0.010637276,0.0064585237,0.022966899,0.002600821,0.001009704,0.0011086508,0.631069,0.23159829,0.02744232,0.00072951947,0.058652647,0.005726342],"about_ca_topic_score_codex":0.00021767533,"about_ca_topic_score_gemma":0.000090389796,"teacher_disagreement_score":0.60759753,"about_ca_system_score_codex":0.0001819136,"about_ca_system_score_gemma":0.000031211774,"threshold_uncertainty_score":0.93538344},"labels":[],"label_agreement":null},{"id":"W2074853895","doi":"10.1049/ip-cdt:20045063","title":"High-resolution flash time-to-digital conversion and calibration for system-on-chip testing","year":2005,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Jitter; Computer science; Electronic engineering; Flash (photography); Chip; Time-to-digital converter; CMOS; Computer hardware; Engineering; Clock signal","score_opus":0.009977435183330746,"score_gpt":0.20212722472792635,"score_spread":0.1921497895445956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2074853895","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68046165,0.00014175774,0.30007195,0.00036492632,0.0001765054,0.0014912945,0.00012879286,0.008829301,0.008333823],"genre_scores_gemma":[0.9334948,0.000007324754,0.06615785,0.000048656057,0.00012674567,0.000052757125,0.000013809484,0.000026614767,0.0000714385],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992688,5.9520215e-7,0.00018856025,0.00024358374,0.00009522734,0.00020323796],"domain_scores_gemma":[0.99972695,0.000054442327,0.000044022105,0.000053411342,0.00005800953,0.0000631858],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004715024,0.00018524413,0.00016806611,0.00013911989,0.00009825469,0.0004076425,0.00009395476,0.00008945097,4.1854716e-7],"category_scores_gemma":[0.00004112436,0.00017483329,0.000021135342,0.0001155049,0.000048129008,0.0010349241,0.00009184292,0.00007321773,0.0000063647976],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000076247605,0.000057417936,0.000704852,0.0007278425,0.000045533892,0.0000019865379,0.00013292134,0.00092942594,0.008597737,0.0104564885,0.025547592,0.95272195],"study_design_scores_gemma":[0.0009445597,0.0019329226,0.00018612065,0.0014259912,0.000029943025,0.000084339365,0.00020382242,0.80337095,0.10830108,0.0044639795,0.077844806,0.0012114806],"about_ca_topic_score_codex":5.702329e-7,"about_ca_topic_score_gemma":2.9419487e-8,"teacher_disagreement_score":0.9515105,"about_ca_system_score_codex":0.00008824804,"about_ca_system_score_gemma":0.0000030839356,"threshold_uncertainty_score":0.71294945},"labels":[],"label_agreement":null},{"id":"W2075061452","doi":"10.1109/apccas.2006.342525","title":"A Wide Input-Range ¿¿ Modulator for Applications to Spread-Spectrum Clock Generator","year":2006,"lang":"es","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"National Science Council; Public Health Agency of Canada","keywords":"Clock generator; Phase-locked loop; Delta-sigma modulation; CMOS; Dynamic range; Electronic engineering; Generator (circuit theory); Computer science; Modulation (music); Frequency modulation; Signal generator; Physics; Electrical engineering; Power (physics); Engineering; Phase noise; Electronic circuit; Clock signal; Voltage; Radio frequency","score_opus":0.011294910136904616,"score_gpt":0.25038731844824663,"score_spread":0.23909240831134201,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2075061452","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036677554,0.0013824695,0.9499613,0.0019050107,0.0003097303,0.0018952313,0.00023349817,0.001418935,0.006216285],"genre_scores_gemma":[0.8434367,0.00016353563,0.14876254,0.00033558303,0.000726987,0.0022797089,0.00004633751,0.00010669669,0.0041418774],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984683,0.0000052654364,0.00039164003,0.00043869828,0.0001477808,0.0005483648],"domain_scores_gemma":[0.9991029,0.00008294812,0.000049674836,0.00063041406,0.00005107696,0.000082974555],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000060792667,0.00032455148,0.00029408443,0.00017647179,0.00016019604,0.00009054769,0.0003650013,0.00019469048,0.000064574815],"category_scores_gemma":[0.000028919152,0.00031979434,0.00010436583,0.0003811346,0.000046083747,0.0001303961,0.00012097074,0.0001323834,0.00020778956],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030316165,0.00025197354,0.0081518125,0.00037272676,0.00015267954,0.0000029357382,0.000034771634,0.060284995,0.014718439,0.82887846,0.06065482,0.02646606],"study_design_scores_gemma":[0.00046735164,0.00011289104,0.0016472471,0.000036785146,0.000048292357,0.0000017598754,0.00004133657,0.010968103,0.060240254,0.018596046,0.90725774,0.0005821976],"about_ca_topic_score_codex":0.000057993766,"about_ca_topic_score_gemma":0.00005318861,"teacher_disagreement_score":0.8466029,"about_ca_system_score_codex":0.00015665706,"about_ca_system_score_gemma":0.000017503868,"threshold_uncertainty_score":0.99992543},"labels":[],"label_agreement":null},{"id":"W2076701911","doi":"10.1109/iscas.2010.5537254","title":"Peak-to-peak jitter reduction technique for the Free-Running Period Synthesizer (FRPS)","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université du Québec à Chicoutimi","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Field-programmable gate array; Digital-to-analog converter; Computer science; Reduction (mathematics); Electronic engineering; Voltage; Electrical engineering; Computer hardware; Mathematics; Engineering; Telecommunications","score_opus":0.009334979600795315,"score_gpt":0.23785784018658993,"score_spread":0.2285228605857946,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2076701911","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026946038,0.00008582075,0.95782983,0.0025758361,0.0015264563,0.0011692996,0.000009900729,0.0022234635,0.007633327],"genre_scores_gemma":[0.897664,0.000021123713,0.099580534,0.00008864892,0.0002460386,0.00088833924,0.0000018150521,0.000048776907,0.0014607307],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993317,0.0000027223855,0.00014949503,0.0001726758,0.00008948769,0.00025392513],"domain_scores_gemma":[0.9993123,0.00005332768,0.000018771942,0.00055560435,0.00003269344,0.000027346403],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015533148,0.00014703124,0.000109312,0.00007336779,0.00015415206,0.00004014253,0.00040346436,0.00012155395,0.0001591778],"category_scores_gemma":[0.00013192832,0.00009840831,0.00005129992,0.0001197315,0.00006163145,0.00012523295,0.000092417475,0.00027654233,0.000026452431],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012360161,0.000016350275,0.00003877202,0.00003551005,0.00004884178,0.0000010678059,0.00022335355,0.0014227171,0.92855036,0.0070585604,0.024086067,0.038506027],"study_design_scores_gemma":[0.00018789312,0.000056672943,0.00025134534,0.00002930565,0.000027103142,0.000039268838,0.00091363105,0.0035329575,0.7152093,0.005241079,0.27414837,0.00036308836],"about_ca_topic_score_codex":0.000004623486,"about_ca_topic_score_gemma":0.000009114992,"teacher_disagreement_score":0.87071794,"about_ca_system_score_codex":0.000024174436,"about_ca_system_score_gemma":0.000004963501,"threshold_uncertainty_score":0.40129742},"labels":[],"label_agreement":null},{"id":"W2078068977","doi":"10.1007/s10836-012-5289-0","title":"High Speed On-Chip Signal Generation for Debug and Diagnosis","year":2012,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Electronic engineering; Delta-sigma modulation; CMOS; Computer science; SIGNAL (programming language); Filter (signal processing); Time domain; Chip; Digital signal processing; Frequency domain; Software portability; Digital signal processor; Engineering; Computer hardware; Embedded system; Electrical engineering; Phase noise","score_opus":0.03852424400412385,"score_gpt":0.25816769457102806,"score_spread":0.2196434505669042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078068977","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9786185,0.0023949426,0.018493753,0.00007449488,0.00020382422,0.00007060362,0.0000011702965,0.00007117894,0.0000715193],"genre_scores_gemma":[0.98393065,0.000083645384,0.015374354,0.000025950496,0.00055608357,0.0000054676475,6.868913e-7,0.0000146572675,0.000008530626],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993863,0.000005824478,0.0001934144,0.00004537331,0.00007816031,0.0002909233],"domain_scores_gemma":[0.9994889,0.0003027213,0.00008934478,0.000045055036,0.000040825766,0.00003314849],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021029125,0.00008278183,0.00011805119,0.00006759675,0.0000580242,0.000014978436,0.00006154839,0.000038427337,0.0000057173575],"category_scores_gemma":[0.00034061837,0.00006935114,0.000024515206,0.000071698036,0.000011917199,0.00017996345,0.000009005788,0.00018667917,6.697341e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054520166,0.0001849601,0.043477017,0.000119221855,0.00031226178,0.0000061140645,0.00021751015,0.19931282,0.15438347,0.015132505,0.004207994,0.5825916],"study_design_scores_gemma":[0.004265706,0.005664085,0.009972667,0.0005100198,0.00037639425,0.00059593376,0.00028574004,0.35013705,0.5724901,0.03451836,0.019867927,0.0013160252],"about_ca_topic_score_codex":7.589569e-7,"about_ca_topic_score_gemma":9.206952e-7,"teacher_disagreement_score":0.5812756,"about_ca_system_score_codex":0.000097262135,"about_ca_system_score_gemma":0.000013715575,"threshold_uncertainty_score":0.28280574},"labels":[],"label_agreement":null},{"id":"W2078336264","doi":"10.1109/tcsi.2014.2365871","title":"Analysis and Modeling of the Phase Detector Hysteresis in Bang-Bang PLLs","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada); Carleton University","funders":"","keywords":"Jitter; Phase-locked loop; Phase detector; Spurious relationship; Computer science; Electronic engineering; Detector; Retiming; Control theory (sociology); CMOS; Algorithm; Engineering; Voltage; Electrical engineering; Telecommunications","score_opus":0.015597966377742311,"score_gpt":0.2253653581093112,"score_spread":0.2097673917315689,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078336264","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6128903,0.00040681288,0.38606706,0.000010970738,0.00017759149,0.00014934076,0.00001766675,0.000067214525,0.00021303662],"genre_scores_gemma":[0.99969524,0.00014384341,0.000029521643,0.0000064914916,0.000008599554,0.000027155615,4.2309074e-7,0.000014181199,0.00007456873],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992583,0.000040950643,0.000254941,0.00017182739,0.00012492546,0.00014908414],"domain_scores_gemma":[0.9995994,0.00005114618,0.00003583958,0.00026133095,0.00001452772,0.000037786616],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001411681,0.0001306605,0.0002719322,0.00021972753,0.00008097796,0.000025541449,0.00009515729,0.000086885324,0.0000032348516],"category_scores_gemma":[0.0000069127213,0.00009838255,0.000073522395,0.00036136058,0.000057193258,0.00008425071,0.0000012298016,0.00011588327,2.8956643e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000048987013,0.00003328092,0.00026932723,0.00019855196,0.00032561697,8.242432e-7,0.00028930453,0.86421484,0.040462796,0.000078144534,0.0000013879256,0.09412105],"study_design_scores_gemma":[0.00088580034,0.000069017646,0.00025500453,0.00020076877,0.00027798623,0.0000056555423,0.00089872506,0.9781679,0.018752517,0.00003348793,0.00021633964,0.00023683092],"about_ca_topic_score_codex":0.00004714321,"about_ca_topic_score_gemma":0.000113579335,"teacher_disagreement_score":0.3868049,"about_ca_system_score_codex":0.000029499766,"about_ca_system_score_gemma":0.000004200572,"threshold_uncertainty_score":0.40119243},"labels":[],"label_agreement":null},{"id":"W2078499673","doi":"10.1049/el:20052206","title":"DFE architectures for high-speed backplane applications","year":2005,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Bottleneck; CMOS; Electronic engineering; Computer science; Computer architecture; Engineering; Embedded system; Computer hardware","score_opus":0.004886060884543007,"score_gpt":0.2140287960979434,"score_spread":0.20914273521340038,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078499673","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36658865,0.0027061086,0.618872,0.008089173,0.00015607072,0.0008537607,0.000042963697,0.0019826537,0.00070862577],"genre_scores_gemma":[0.9712014,0.00011487597,0.02702516,0.0009836998,0.00026352608,0.00021609153,0.000044196513,0.000038257793,0.00011276278],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993233,0.000002589896,0.00011624105,0.00013613666,0.00006646104,0.0003552474],"domain_scores_gemma":[0.9997075,0.000041315834,0.000017840968,0.00020498522,0.000007591848,0.000020737552],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000033612025,0.0001183645,0.000097410004,0.000062911815,0.000063066305,0.000013006575,0.00019480164,0.00004576082,0.000016377078],"category_scores_gemma":[0.0000056969116,0.00011679053,0.00003102929,0.000088700035,0.000030598003,0.000023026902,0.000014745043,0.00016669108,0.000029895045],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021297425,0.00004083603,0.00006192677,0.00007092817,0.00016065394,8.747917e-7,0.00007729981,0.3940603,0.23666473,0.026284896,0.03277397,0.30978227],"study_design_scores_gemma":[0.0004840888,0.000055348428,0.000057367804,0.000005729492,0.000020789179,0.00000568486,0.000010073136,0.007307384,0.13869475,0.006460959,0.84656847,0.00032936578],"about_ca_topic_score_codex":6.303098e-7,"about_ca_topic_score_gemma":0.000011428976,"teacher_disagreement_score":0.8137945,"about_ca_system_score_codex":0.00010421635,"about_ca_system_score_gemma":0.0000056002737,"threshold_uncertainty_score":0.47625798},"labels":[],"label_agreement":null},{"id":"W2078850499","doi":"10.1109/ismvl.2014.51","title":"Differential-Time and Pulse-Amplitude Modulation Signaling for Serial Link Transceivers","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Pulse-amplitude modulation; Transceiver; Transmitter; Computer science; Pulse-position modulation; Electronic engineering; Analog transmission; Modulation (music); Bandwidth (computing); SIGNAL (programming language); Clock signal; Amplitude modulation; Pulse-frequency modulation; CMOS; Frequency modulation; Pulse (music); Transmission (telecommunications); Telecommunications; Channel (broadcasting); Physics; Engineering; Analog signal; Acoustics; Detector; Jitter","score_opus":0.01028238116619544,"score_gpt":0.21570916731685585,"score_spread":0.2054267861506604,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078850499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38148162,0.000011587405,0.61711365,0.00004843783,0.00014999861,0.00013164179,0.00000577577,0.00047010006,0.0005871544],"genre_scores_gemma":[0.9867968,0.000015209858,0.0128913205,0.000008393357,0.00009999694,0.000015810929,0.000016549047,0.0000145462145,0.00014134955],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99961287,0.000003191736,0.00010097838,0.00010655082,0.000044737953,0.00013168508],"domain_scores_gemma":[0.9998415,0.00003916848,0.000010012178,0.00007907918,0.000011065224,0.00001915652],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000310054,0.00008747406,0.00010068567,0.000034885692,0.000047070647,0.000021465643,0.000055349257,0.000064747335,0.00008782452],"category_scores_gemma":[0.000012404839,0.000079163714,0.000023870805,0.000027890452,0.00002027702,0.00009017295,0.000006185048,0.00004004484,0.0000041549556],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023379815,0.0000087019,0.00008348857,0.0000696009,0.000047582544,9.960652e-8,0.00008510423,0.061483115,0.7101279,0.0033904563,0.00007595815,0.2246046],"study_design_scores_gemma":[0.0011438669,0.000103134764,0.00063549285,0.00002178964,0.000032425873,7.5857196e-7,0.00004026491,0.8111418,0.17162114,0.011764399,0.0031802307,0.0003146978],"about_ca_topic_score_codex":0.0000015863438,"about_ca_topic_score_gemma":0.000001398212,"teacher_disagreement_score":0.7496587,"about_ca_system_score_codex":0.000011058885,"about_ca_system_score_gemma":9.0807913e-7,"threshold_uncertainty_score":0.32282025},"labels":[],"label_agreement":null},{"id":"W2079016261","doi":"10.1109/jssc.2003.822896","title":"A 2.4-GHz Ring-Oscillator-Based CMOS Frequency Synthesizer With a Fractional Divider Dual-PLL Architecture","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":64,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; Phase noise; dBc; PLL multibit; Ring oscillator; Frequency synthesizer; Voltage-controlled oscillator; Frequency divider; CMOS; Chip; Electrical engineering; Frequency multiplier; Electronic engineering; Physics; Engineering; Voltage","score_opus":0.01292243431477897,"score_gpt":0.23695794483840904,"score_spread":0.22403551052363008,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2079016261","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6004119,0.00082293473,0.39641178,0.00042860972,0.0007943355,0.00019143178,0.000053678563,0.00031942717,0.0005659194],"genre_scores_gemma":[0.99384356,0.00015963352,0.005515406,0.00013733975,0.00023806505,0.000008977704,0.0000014400135,0.00006733772,0.000028227772],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99822104,0.000018473855,0.0005065606,0.00020674632,0.0005737328,0.0004734341],"domain_scores_gemma":[0.9990167,0.00011172982,0.00026372186,0.00026769214,0.00018864557,0.0001515083],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001846523,0.00032156787,0.0004131962,0.00026400294,0.00013372548,0.00004947386,0.00029313183,0.00013187433,0.00007513772],"category_scores_gemma":[0.00007095298,0.00025865334,0.00013181558,0.00025330737,0.00015531034,0.00035101283,0.00001507321,0.0007657627,0.000032768865],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030121817,0.00009507563,0.0007131835,0.00009402348,0.00034727005,0.000491779,0.0004028605,0.9638463,0.024720691,0.000054976725,0.00027212003,0.008931601],"study_design_scores_gemma":[0.029957354,0.0050617508,0.028350206,0.009090405,0.001232805,0.012329186,0.0020905773,0.008393162,0.59850085,0.25707564,0.040273298,0.0076447795],"about_ca_topic_score_codex":0.000006923707,"about_ca_topic_score_gemma":0.000021781972,"teacher_disagreement_score":0.95545316,"about_ca_system_score_codex":0.0002584631,"about_ca_system_score_gemma":0.00015963703,"threshold_uncertainty_score":0.9999866},"labels":[],"label_agreement":null},{"id":"W2079829506","doi":"10.1109/bmas.2006.283472","title":"Event-Driven Modeling and Simulation of an Digital PLL","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Computer science; MATLAB; Modeling and simulation; Flexibility (engineering); Component (thermodynamics); Noise (video); Event (particle physics); Discrete event simulation; Domain (mathematical analysis); Behavioral modeling; Loop (graph theory); Simulation; Electronic engineering; Jitter; Artificial intelligence; Engineering; Telecommunications","score_opus":0.010800215452348086,"score_gpt":0.24056797272951275,"score_spread":0.22976775727716467,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2079829506","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6212824,0.000030394473,0.3767889,0.0000016833013,0.000012384878,0.00002045421,0.0000021019591,0.00016410787,0.0016975484],"genre_scores_gemma":[0.9958991,0.000004812636,0.004024071,9.495143e-7,0.00000963205,9.3322984e-7,0.000006078804,0.0000050763765,0.000049386774],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99979395,5.465447e-7,0.00007731965,0.00004410724,0.00003332373,0.000050756953],"domain_scores_gemma":[0.9999181,0.000006115727,0.000006309485,0.000055763085,0.000007954715,0.0000057694056],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000071040895,0.000037337177,0.000042473286,0.000023948578,0.000009271378,0.000007847628,0.000026903004,0.000022879995,0.0000037731277],"category_scores_gemma":[0.0000031226632,0.000033383792,0.0000062592676,0.000026780725,0.000009668183,0.00022415258,0.000012630813,0.000020068122,7.5219697e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.2216733e-7,0.0000056061094,0.00035712673,0.0000056027616,0.0000020327705,1.612995e-7,0.000006041948,0.9867263,0.0005676937,0.00045432537,0.0000028504767,0.011871559],"study_design_scores_gemma":[0.00006791018,0.000012466896,0.00006305657,0.0000036077697,0.0000013538886,2.14078e-7,0.000046031855,0.9934754,0.0013589542,0.004849792,0.00007962775,0.000041634987],"about_ca_topic_score_codex":0.0000029983582,"about_ca_topic_score_gemma":0.000002787195,"teacher_disagreement_score":0.37461662,"about_ca_system_score_codex":0.0000055512924,"about_ca_system_score_gemma":6.0405705e-7,"threshold_uncertainty_score":0.13613515},"labels":[],"label_agreement":null},{"id":"W2080345293","doi":"10.1109/mwscas.2006.381795","title":"An Area-Efficient CMOS Current-Mode Phase-Locked Loop","year":2006,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Delay-locked loop; CMOS; Phase frequency detector; Inductor; Voltage; Electronic engineering; Control theory (sociology); Waveform; Voltage-controlled oscillator; Loop (graph theory); Current (fluid); Engineering; Charge pump; Computer science; Electrical engineering; Capacitor; Phase noise","score_opus":0.025079663859186384,"score_gpt":0.29157735826588926,"score_spread":0.2664976944067029,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2080345293","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9395589,0.00039143284,0.050177872,0.00004294532,0.0003442815,0.00023607303,0.00001903435,0.0019863197,0.007243135],"genre_scores_gemma":[0.9981364,0.00007929222,0.0014444847,0.000009369543,0.00009172528,0.000077331046,0.000022682438,0.000028741963,0.00010994844],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99884826,0.0000013653737,0.00024503504,0.00030150654,0.00019045912,0.00041337602],"domain_scores_gemma":[0.9995768,0.000007857843,0.00005042224,0.00015371272,0.00014822812,0.00006296458],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005329713,0.00024135447,0.00019768382,0.00011936604,0.00009328081,0.00010578931,0.000389751,0.00009396677,0.00007755957],"category_scores_gemma":[0.000022521135,0.00022867897,0.00003467525,0.00023085417,0.00011013275,0.00025990317,0.000051111205,0.00024114171,0.00004045543],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059718208,0.0013398805,0.0075313617,0.0005336027,0.000057002682,0.000009537695,0.0013583052,0.008534292,0.38688913,0.095667794,0.0151690785,0.4828503],"study_design_scores_gemma":[0.0015715162,0.00023034563,0.00040102392,0.00021448791,0.00004131759,0.000010453136,0.001155003,0.7965186,0.15171501,0.014390714,0.032767206,0.0009842773],"about_ca_topic_score_codex":0.0000058841892,"about_ca_topic_score_gemma":0.0000020613843,"teacher_disagreement_score":0.7879844,"about_ca_system_score_codex":0.000066237095,"about_ca_system_score_gemma":0.000017371383,"threshold_uncertainty_score":0.93252575},"labels":[],"label_agreement":null},{"id":"W2081102695","doi":"10.1109/esscirc.2014.6942116","title":"A 10Gb/s 4.1mW 2-IIR + 1-discrete-tap DFE in 28nm-LP CMOS","year":2014,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; CMOS; Nyquist frequency; Computer science; Nyquist rate; Nyquist–Shannon sampling theorem; Channel (broadcasting); Electronic engineering; Swing; Physics; Digital filter; Engineering; Telecommunications; Sampling (signal processing); Bandwidth (computing); Acoustics","score_opus":0.004331020408554317,"score_gpt":0.2043768451544573,"score_spread":0.200045824745903,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2081102695","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4670212,0.0005779429,0.18810633,0.0004708222,0.0010582448,0.0005449965,0.000008656278,0.0052033933,0.33700842],"genre_scores_gemma":[0.9904429,0.000087549,0.007715366,0.00009187654,0.000047191807,0.00006228875,0.000003515062,0.000024866182,0.0015244718],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992446,0.000005663414,0.00018765085,0.00016334669,0.00010013063,0.00029861229],"domain_scores_gemma":[0.9996008,0.000039363465,0.000014687134,0.0003042124,0.000009573638,0.000031340212],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008410738,0.00014653667,0.00016089175,0.00010330409,0.000026043675,0.000016111924,0.00022624605,0.00009870557,0.00019751056],"category_scores_gemma":[0.00006319168,0.00012427618,0.000030329134,0.00017750505,0.00004277333,0.00013439049,0.00007637697,0.0001686191,0.00018826105],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003721958,0.00021390613,0.033533555,0.00037436737,0.00014882702,0.00005691818,0.00057772716,0.04690941,0.024982428,0.17230819,0.03600852,0.6848489],"study_design_scores_gemma":[0.0026602675,0.00031232613,0.012166386,0.00018292318,0.00003057084,0.000018278715,0.0012138806,0.1977504,0.08426655,0.044658758,0.65490204,0.0018376021],"about_ca_topic_score_codex":0.000014354037,"about_ca_topic_score_gemma":0.000057284844,"teacher_disagreement_score":0.68301135,"about_ca_system_score_codex":0.000045766305,"about_ca_system_score_gemma":0.0000032176467,"threshold_uncertainty_score":0.50678355},"labels":[],"label_agreement":null},{"id":"W2082583466","doi":"10.1049/joe.2014.0044","title":"CMOS time‐to‐digital converters for mixed‐mode signal processing","year":2014,"lang":"en","type":"article","venue":"The Journal of Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Transcranial direct-current stimulation; CMOS; Computer science; Sampling (signal processing); Electronic engineering; Filter (signal processing); Engineering; Psychology","score_opus":0.00574703905747987,"score_gpt":0.20596248120787186,"score_spread":0.200215442150392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2082583466","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04925124,0.00018278217,0.94970745,0.00009271524,0.00026603616,0.00009546152,0.0000042211664,0.00017329633,0.00022678517],"genre_scores_gemma":[0.99009544,0.000009445248,0.009564793,0.000025031857,0.00017104077,0.0000045353963,6.8264313e-7,0.000034543158,0.000094506635],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993842,0.0000032205241,0.00023680975,0.000047658992,0.000119764576,0.00020835051],"domain_scores_gemma":[0.9996353,0.00012035521,0.000051002837,0.00009509007,0.00004935871,0.000048914004],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019245867,0.00012277761,0.00016767127,0.000097160344,0.000038265258,0.000036519785,0.00027912518,0.00003737644,0.0000089754985],"category_scores_gemma":[0.00007046752,0.000088192144,0.000051748586,0.00009225466,0.000015933687,0.00023523124,0.000026628753,0.00015545145,0.00001564141],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001812809,0.000006850272,0.000009868893,0.00007280917,0.000049330432,8.6455566e-7,0.00012155315,0.8266604,0.028598601,0.000043848275,0.002148033,0.14226972],"study_design_scores_gemma":[0.00036369383,0.00018065784,0.000035515186,0.00017005797,0.000035640955,0.00005242179,0.000075815224,0.9281571,0.021532973,0.00030863404,0.048879433,0.00020804472],"about_ca_topic_score_codex":9.339059e-8,"about_ca_topic_score_gemma":5.1723834e-8,"teacher_disagreement_score":0.9408442,"about_ca_system_score_codex":0.000043236076,"about_ca_system_score_gemma":0.0000065473173,"threshold_uncertainty_score":0.35963714},"labels":[],"label_agreement":null},{"id":"W2087873367","doi":"10.1007/s10470-005-1607-0","title":"CMOS Digital Time Amplifiers for High Resolution Timing Measurement","year":2005,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Amplifier; Electronic engineering; Linearity; Computer science; CMOS; Time-to-digital converter; Time domain; Context (archaeology); Electrical engineering; Engineering","score_opus":0.026568088897417384,"score_gpt":0.22788314417194858,"score_spread":0.2013150552745312,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087873367","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024277246,0.0027709226,0.96852165,0.00012221362,0.00007410543,0.0002778457,0.00004059515,0.00082045625,0.0030949577],"genre_scores_gemma":[0.9982331,0.000042531763,0.0012702581,0.00005312711,0.00008437512,0.000032844626,0.000039996125,0.000028227198,0.00021554965],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990083,0.000004968252,0.00025174927,0.0002336601,0.00018028553,0.0003210171],"domain_scores_gemma":[0.99964,0.000019059375,0.000049297792,0.00008407858,0.00015516572,0.00005241787],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015042305,0.00019429953,0.00018751154,0.00011379022,0.00020329049,0.00016304891,0.00011529913,0.000110154804,0.000022006077],"category_scores_gemma":[0.000044224198,0.00016753396,0.00003314356,0.00018588969,0.000073640476,0.0004991832,0.000015403451,0.00016906865,0.00001004205],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007435616,0.000019762409,0.000034232125,0.000071296105,0.000047422305,0.0000013565455,0.00010106317,0.0071893674,0.015019483,0.00045974168,0.0011681933,0.9758806],"study_design_scores_gemma":[0.001901806,0.00045818446,0.00020031874,0.001150649,0.0001897323,0.00004219326,0.0015471617,0.8582784,0.0421655,0.020448709,0.07195716,0.0016601841],"about_ca_topic_score_codex":0.0000036523602,"about_ca_topic_score_gemma":0.0000035012322,"teacher_disagreement_score":0.97422045,"about_ca_system_score_codex":0.00014959359,"about_ca_system_score_gemma":0.000028599585,"threshold_uncertainty_score":0.68318367},"labels":[],"label_agreement":null},{"id":"W2087903106","doi":"10.1109/cicc.2010.5617604","title":"Gain and equalization adaptation to optimize the vertical eye opening in a wireline receiver","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Wireline; Equalization (audio); Automatic gain control; Electronic engineering; Variable-gain amplifier; Equalizer; CMOS; Adaptation (eye); Computer science; SIGNAL (programming language); Power (physics); Amplifier; Electrical engineering; Engineering; Channel (broadcasting); Telecommunications; Wireless; Physics; Operational amplifier; Optics","score_opus":0.015914666209816634,"score_gpt":0.26488035486837036,"score_spread":0.24896568865855373,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087903106","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4674978,0.000028052693,0.5298434,0.0005919031,0.00013674225,0.0001479601,5.20603e-7,0.00020030647,0.0015533111],"genre_scores_gemma":[0.9568263,0.000039396775,0.042904392,0.00008890305,0.000013036784,0.000019202153,0.0000019256993,0.0000070570018,0.00009976606],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99968827,0.000005329979,0.00009533254,0.000072576135,0.00004842508,0.00009006364],"domain_scores_gemma":[0.9998447,0.000039336086,0.0000037644056,0.00008700161,0.00001038227,0.000014858339],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000955167,0.000050533887,0.00004976579,0.000038134498,0.00002475442,0.00001680351,0.00006466596,0.000040449086,0.000037442158],"category_scores_gemma":[0.00013073934,0.000035359226,0.000004585959,0.000115671886,0.000019698784,0.00009375793,0.000036711343,0.00010654211,0.0000073650344],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003516659,0.000022910082,0.0015851015,0.00001779836,0.000014221884,0.0000033841363,0.001991812,0.7315031,0.058714125,0.030958839,0.00070745253,0.17444605],"study_design_scores_gemma":[0.000254747,0.000021704573,0.0010262508,0.000013401163,0.000003125871,7.9950377e-7,0.0007744298,0.98538077,0.008689334,0.0011074654,0.0026238658,0.00010410347],"about_ca_topic_score_codex":0.000012561076,"about_ca_topic_score_gemma":0.00010928211,"teacher_disagreement_score":0.48932853,"about_ca_system_score_codex":0.000010092182,"about_ca_system_score_gemma":0.0000020086093,"threshold_uncertainty_score":0.14419074},"labels":[],"label_agreement":null},{"id":"W2088743615","doi":"10.1109/tcsi.2012.2215696","title":"A 6.0–13.5 GHz Alias-Locked Loop Frequency Synthesizer in 130 nm CMOS","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Nanjing University; Tsinghua University","keywords":"Frequency divider; Phase-locked loop; CMOS; Frequency synthesizer; Ring oscillator; Computer science; Electronic engineering; Alias; Loop (graph theory); Aliasing; Electrical engineering; Engineering; Phase noise; Filter (signal processing); Mathematics","score_opus":0.017471098714297324,"score_gpt":0.21692552518138614,"score_spread":0.1994544264670888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2088743615","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8746056,0.0075412667,0.09815275,0.00013153098,0.004212437,0.0011898483,0.00008202866,0.0014594722,0.012625063],"genre_scores_gemma":[0.9981774,0.00061279634,0.00008397313,0.00002769872,0.00005695232,0.00017187952,0.0000015403142,0.000049600672,0.00081817876],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986201,0.00004679217,0.00036395885,0.0002505409,0.00021496137,0.00050366827],"domain_scores_gemma":[0.99935716,0.00007708485,0.000040925977,0.00036759136,0.00001820471,0.00013900327],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00020657251,0.00027681884,0.00033624552,0.00021544969,0.00012754473,0.000037860846,0.00015210272,0.00022630005,0.00005023856],"category_scores_gemma":[0.000011402691,0.00025306584,0.00007596145,0.0002649743,0.000090741996,0.00025795837,0.0000012630143,0.00027995705,0.00003195956],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035961973,0.0008066503,0.0035465255,0.0020301312,0.0010871715,0.00011751244,0.003753895,0.15460415,0.2813898,0.0048759035,0.00083553325,0.5469168],"study_design_scores_gemma":[0.025497038,0.0026836027,0.029501915,0.012633854,0.0023889632,0.0028792152,0.08151432,0.12762494,0.46326813,0.0033366005,0.22633731,0.02233409],"about_ca_topic_score_codex":0.00006589747,"about_ca_topic_score_gemma":0.000035669844,"teacher_disagreement_score":0.5245827,"about_ca_system_score_codex":0.00013317539,"about_ca_system_score_gemma":0.000012266435,"threshold_uncertainty_score":0.99999213},"labels":[],"label_agreement":null},{"id":"W2089070946","doi":"10.1049/joe.2014.0249","title":"Minimum jitter‐based adaptive decision feedback equaliser for giga‐bit‐per‐second serial links","year":2015,"lang":"en","type":"article","venue":"The Journal of Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Equaliser; Jitter; Computer science; Serial communication; Channel (broadcasting); SerDes; Bit error rate; Cadence; Electronic engineering; Control theory (sociology); Computer hardware; Engineering; Telecommunications; Artificial intelligence","score_opus":0.03617835386511612,"score_gpt":0.25943516018641377,"score_spread":0.22325680632129766,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089070946","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3639091,0.0008418559,0.6328109,0.00008546774,0.0018886442,0.00015872151,0.000014169842,0.00013928594,0.0001518845],"genre_scores_gemma":[0.9427506,0.00004292334,0.056506395,0.00004690225,0.0005385847,0.000008443779,0.0000016112687,0.000054453947,0.000050125727],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99897826,0.000011082123,0.00042577516,0.000076275035,0.00022763971,0.00028094678],"domain_scores_gemma":[0.99911034,0.0003360291,0.00010727033,0.00021213305,0.00014157948,0.000092639486],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054295495,0.00019716744,0.00027140015,0.00014329689,0.000038670332,0.00002840973,0.0004081076,0.00015691177,0.00002436341],"category_scores_gemma":[0.00020397447,0.0001402547,0.000098430566,0.000112280206,0.00002804192,0.00025129056,0.00004674129,0.0004623508,0.000007918232],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003130891,0.000018650535,0.000012792597,0.000044164,0.000106594685,0.000007707652,0.0003382203,0.9708782,0.018041106,0.00017208164,0.0047677523,0.0052996515],"study_design_scores_gemma":[0.007952013,0.0018294737,0.00022410305,0.0007142156,0.0002483953,0.00018214068,0.002036607,0.7746359,0.12169639,0.005882734,0.08348986,0.0011081432],"about_ca_topic_score_codex":5.0545333e-7,"about_ca_topic_score_gemma":0.0000016310553,"teacher_disagreement_score":0.57884145,"about_ca_system_score_codex":0.00011292297,"about_ca_system_score_gemma":0.000027620037,"threshold_uncertainty_score":0.57194215},"labels":[],"label_agreement":null},{"id":"W2092774693","doi":"10.1109/iscas.2013.6572381","title":"Phase-locked loop architecture for enhanced voltage-controlled oscillator phase-noise suppression","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Phase-locked loop; PLL multibit; Phase noise; Bandwidth (computing); Phase frequency detector; Voltage-controlled oscillator; Charge pump; Electronic engineering; Computer science; Control theory (sociology); Voltage; Engineering; Electrical engineering; Telecommunications","score_opus":0.009836532712631775,"score_gpt":0.26670218331849566,"score_spread":0.25686565060586386,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2092774693","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38288224,0.00025127048,0.6102349,0.00013763558,0.00052177,0.0017323641,0.000033350916,0.0016745139,0.002531935],"genre_scores_gemma":[0.97553945,0.000053175307,0.01903851,0.00009996596,0.00012463961,0.0011882453,0.000033677556,0.000059415586,0.0038629482],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99871385,0.000007820319,0.00035526894,0.00028962275,0.0001528688,0.00048055942],"domain_scores_gemma":[0.99925,0.00014503942,0.000054549437,0.00039446904,0.000069475704,0.00008646464],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006244985,0.00030164962,0.0004396001,0.00013231885,0.00010656616,0.000048622776,0.00028853878,0.00016502524,0.00072861306],"category_scores_gemma":[0.00014171565,0.0002155205,0.00013819801,0.00013644298,0.000059830603,0.00020253733,0.00005512823,0.00017883514,0.00008490604],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020564559,0.00019131933,0.000002411534,0.000056531087,0.00008134747,6.9144124e-7,0.000055151308,0.0014168845,0.8262754,0.00019186837,0.015430388,0.15609236],"study_design_scores_gemma":[0.030988952,0.00049579673,0.0000027526446,0.000039829756,0.000038217146,0.0000015877104,0.00016869133,0.05440184,0.87426686,0.0050031794,0.034148753,0.00044354136],"about_ca_topic_score_codex":0.0000035071382,"about_ca_topic_score_gemma":0.000002548993,"teacher_disagreement_score":0.5926572,"about_ca_system_score_codex":0.00004178023,"about_ca_system_score_gemma":0.000009145555,"threshold_uncertainty_score":0.8788671},"labels":[],"label_agreement":null},{"id":"W2092996214","doi":"10.1049/el.2009.0639","title":"Two-tap travelling-wave infinite impulse response filter with 12 dB peaking at 24 GHz","year":2009,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; Finite impulse response; Filter (signal processing); Electronic engineering; Control theory (sociology); Low-pass filter; Impulse (physics); Acoustics; Topology (electrical circuits); Digital filter; Engineering; Physics; Electrical engineering; Computer science","score_opus":0.010892151956560079,"score_gpt":0.2108694499001901,"score_spread":0.19997729794363003,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2092996214","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.969114,0.00084566005,0.026199592,0.0015875985,0.00017501449,0.00022827696,0.000005762279,0.0009123553,0.0009317466],"genre_scores_gemma":[0.9903577,0.00019957728,0.006973841,0.0019746323,0.00008904822,0.000027042177,0.000014255609,0.0000565389,0.00030734393],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984476,0.000027685923,0.00023113927,0.00029082602,0.00021374402,0.0007890318],"domain_scores_gemma":[0.9993754,0.00008625929,0.000055344288,0.00041645797,0.000014558788,0.000051996165],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016000612,0.00030109962,0.00021761103,0.00016337533,0.00012527517,0.000042656437,0.00022691948,0.00008523765,0.00003760845],"category_scores_gemma":[0.0000228829,0.00027332094,0.00006155085,0.00021578751,0.00006271597,0.00016694822,0.00003584527,0.0005201418,0.000029731635],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013688625,0.00007488219,0.0005007615,0.00004334945,0.00026726967,0.0004302286,0.0010773576,0.14351359,0.79886013,0.0013910477,0.007774395,0.04469811],"study_design_scores_gemma":[0.0059623905,0.0027132337,0.003382355,0.0003019094,0.00023554574,0.00058355194,0.000305608,0.04618546,0.5562486,0.0028809344,0.37754104,0.003659363],"about_ca_topic_score_codex":0.0000011570121,"about_ca_topic_score_gemma":0.000016369238,"teacher_disagreement_score":0.36976665,"about_ca_system_score_codex":0.00038242227,"about_ca_system_score_gemma":0.000018134804,"threshold_uncertainty_score":0.9999719},"labels":[],"label_agreement":null},{"id":"W2093405367","doi":"10.1109/tcsi.2007.905536","title":"Modeling and Design of Multilevel Bang&amp;#x2013;Bang CDRs in the Presence of ISI and Noise","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Intersymbol interference; Noise (video); White noise; Computer science; Markov chain; Phase noise; Detector; Control theory (sociology); Algorithm; Electronic engineering; Statistics; Mathematics; Telecommunications; Engineering","score_opus":0.04162800476423593,"score_gpt":0.27174816149621633,"score_spread":0.2301201567319804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2093405367","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2761779,0.0012526676,0.72196877,0.000004558709,0.000030521594,0.00041558789,0.000040624407,0.000025576794,0.00008377487],"genre_scores_gemma":[0.99841523,0.0009924596,0.00041005205,0.0000066085972,0.000008157071,0.00012815972,9.70994e-7,0.000008895665,0.000029452915],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99937165,0.0000369362,0.00025103643,0.0001469295,0.000077000564,0.00011643905],"domain_scores_gemma":[0.99940026,0.00037521444,0.0000344195,0.0001470962,0.000014543099,0.00002847493],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050177064,0.0001060848,0.00014782288,0.00009773355,0.00012427886,0.000018636036,0.00007222776,0.000061252416,0.0000017345442],"category_scores_gemma":[0.0000036017925,0.000084340805,0.000013515059,0.00010169347,0.00017115659,0.00011234052,0.0000023385674,0.00011066894,2.757111e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001012225,0.00039616114,0.00044000414,0.001170511,0.00017268058,0.0000013557689,0.0077383476,0.37369037,0.16327217,0.09494691,0.0000055396545,0.3580647],"study_design_scores_gemma":[0.0057220506,0.00084373227,0.0032625475,0.0026083975,0.00047414357,0.00038567503,0.10327804,0.7284209,0.06543029,0.08495153,0.0023322757,0.002290425],"about_ca_topic_score_codex":0.000021932186,"about_ca_topic_score_gemma":0.000009796349,"teacher_disagreement_score":0.72223735,"about_ca_system_score_codex":0.000011198486,"about_ca_system_score_gemma":0.0000031759057,"threshold_uncertainty_score":0.34393182},"labels":[],"label_agreement":null},{"id":"W2093516120","doi":"10.1007/s10470-008-9186-5","title":"A new hybrid phase detector for reduced lock time and timing jitter of phase-locked loops","year":2008,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Detector; Phase detector; Phase detector characteristic; Jitter; Phase frequency detector; Phase (matter); Electronic engineering; PLL multibit; Control theory (sociology); Physics; Engineering; Computer science; Voltage; Electrical engineering; Optics; Charge pump","score_opus":0.027272306889550565,"score_gpt":0.2660842254604228,"score_spread":0.23881191857087225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2093516120","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7482252,0.0023863313,0.24865115,0.000019567788,0.0000320284,0.00019614537,0.000037725076,0.00024362089,0.00020820626],"genre_scores_gemma":[0.9971284,0.00012998791,0.00239287,0.00003516299,0.000051455903,0.000014624771,0.000031083313,0.000034881563,0.00018148152],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989895,0.000008244278,0.0003322665,0.00026545217,0.00010821854,0.00029626983],"domain_scores_gemma":[0.99957085,0.000052617237,0.000088221204,0.00009888953,0.00010392713,0.00008550365],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007271408,0.00023694294,0.00034589483,0.00016587401,0.00017060903,0.000036445577,0.00011568852,0.00009322251,0.000040959556],"category_scores_gemma":[0.000037742146,0.00020261519,0.00004209108,0.00022095353,0.00013357529,0.00024604,0.000019419236,0.00018450606,0.0000014777675],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003217215,0.00004398363,0.00002299552,0.00012032936,0.0000612784,0.000013506699,0.00023680026,0.00014248771,0.36242232,0.000010785268,0.000579982,0.6363134],"study_design_scores_gemma":[0.0049580177,0.00084974716,0.000023680794,0.0005263589,0.0001405333,0.00020022628,0.00034330852,0.26267037,0.7260404,0.0016424988,0.001956704,0.00064816704],"about_ca_topic_score_codex":0.000010380134,"about_ca_topic_score_gemma":0.000001207181,"teacher_disagreement_score":0.6356652,"about_ca_system_score_codex":0.000026591106,"about_ca_system_score_gemma":0.000056724966,"threshold_uncertainty_score":0.8262408},"labels":[],"label_agreement":null},{"id":"W2094282675","doi":"10.1109/tcsi.2012.2190669","title":"A Digital Implementation of a Dual-Path Time-to-Time Integrator","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Integrator; Trimming; Realization (probability); Computer science; Asynchronous communication; CMOS; Electronic engineering; Response time; Computer hardware; Engineering; Mathematics; Telecommunications","score_opus":0.008867781280808507,"score_gpt":0.22151932995663806,"score_spread":0.21265154867582955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094282675","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.74047285,0.0012019058,0.2379493,0.000071274,0.0015318794,0.0016202041,0.00056674023,0.001433146,0.015152723],"genre_scores_gemma":[0.9982706,0.000037431906,0.000047229234,0.000007992986,0.0000280046,0.000064572676,0.000004965376,0.000026241967,0.0015129761],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992212,0.000014694419,0.00024695322,0.00012856197,0.00015509833,0.00023345956],"domain_scores_gemma":[0.9996444,0.000030704057,0.00003525315,0.00015861043,0.000024346808,0.00010669229],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009186497,0.00015533461,0.00020978172,0.0001344873,0.00006835383,0.00003211651,0.00005970114,0.00007520925,0.00009053013],"category_scores_gemma":[0.0000038595667,0.00013756873,0.000051582025,0.0001677492,0.00003789067,0.00022072688,0.0000010910189,0.00009667222,0.00007846134],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009800247,0.00013183881,0.0002171165,0.0002827802,0.00041780388,0.0000032907394,0.0015317695,0.013923342,0.2794453,0.00026245567,0.0008514906,0.702923],"study_design_scores_gemma":[0.0067222943,0.0033748504,0.0022157286,0.001873901,0.0007674289,0.00047862364,0.04288271,0.02876777,0.56048983,0.00012787695,0.34780958,0.004489382],"about_ca_topic_score_codex":0.00000441752,"about_ca_topic_score_gemma":7.892966e-7,"teacher_disagreement_score":0.69843364,"about_ca_system_score_codex":0.000057801895,"about_ca_system_score_gemma":0.000008731975,"threshold_uncertainty_score":0.56098896},"labels":[],"label_agreement":null},{"id":"W2095334951","doi":"10.1007/s10470-013-0078-y","title":"A low-complexity digital background calibration of sample-time error in time-interleaved A/D converters","year":2013,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal","funders":"","keywords":"Skew; Computer science; Comparator; Converters; Algorithm; Calibration; Nyquist–Shannon sampling theorem; Electronic engineering; Channel (broadcasting); SIGNAL (programming language); Block (permutation group theory); Power (physics); Mathematics; Engineering; Telecommunications; Voltage; Electrical engineering; Statistics","score_opus":0.02126472258915374,"score_gpt":0.23095303572857634,"score_spread":0.2096883131394226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095334951","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84845775,0.0002216305,0.1498052,0.000029758183,0.000028354118,0.00021162925,0.000043005377,0.00027522413,0.0009274317],"genre_scores_gemma":[0.99940866,0.000011956856,0.00033529548,0.000036795474,0.000011853493,0.000015797334,0.00007643611,0.00002134017,0.00008184248],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990104,0.000013274075,0.0003746177,0.00021094455,0.0001320694,0.0002587033],"domain_scores_gemma":[0.99964464,0.00006056727,0.00007331135,0.000094963194,0.00007819826,0.00004832125],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006364194,0.00020112946,0.00029478842,0.00017147795,0.000050885115,0.00017229763,0.00017058219,0.00011409283,0.00026303416],"category_scores_gemma":[0.000025890202,0.00017052217,0.00003323031,0.0003122022,0.00020443917,0.0008979662,0.000028679022,0.00020712474,0.000016664315],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002432505,0.00017176662,0.0075606755,0.00053540414,0.0001051684,0.000011717149,0.0008889856,0.0017179766,0.10432692,0.00033896815,0.000442771,0.8838753],"study_design_scores_gemma":[0.0006853551,0.00015681873,0.0016266523,0.0006182483,0.000020114087,0.000011228025,0.001563837,0.96663153,0.016660811,0.011451021,0.00008897837,0.00048537992],"about_ca_topic_score_codex":0.00009165662,"about_ca_topic_score_gemma":0.000009946812,"teacher_disagreement_score":0.9649136,"about_ca_system_score_codex":0.000052819796,"about_ca_system_score_gemma":0.000023251361,"threshold_uncertainty_score":0.6953692},"labels":[],"label_agreement":null},{"id":"W2095617538","doi":"10.1109/rtc.2009.5321977","title":"A Sub-Nanosecond Edge Detection System using embedded FPGA fabrics","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Field-programmable gate array; Computer science; Signal edge; Oversampling; Time-to-digital converter; Electronic engineering; Computer hardware; Engineering; Digital signal processing; Jitter; Analog signal; Clock signal; Bandwidth (computing)","score_opus":0.014347639677058028,"score_gpt":0.22814518048784332,"score_spread":0.2137975408107853,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095617538","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4923565,0.00023737979,0.4945307,0.0000054026286,0.0004935604,0.00011758018,0.0000018559981,0.002308876,0.00994812],"genre_scores_gemma":[0.99413115,0.000022338638,0.005655839,0.000018354389,0.000047870803,0.0000041915737,0.0000010391026,0.000013284616,0.00010594625],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99943966,0.0000041568996,0.0001560035,0.00011961719,0.000075340125,0.00020522469],"domain_scores_gemma":[0.99974495,0.000009211704,0.000020440393,0.00018254491,0.000018770113,0.00002409602],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000038504037,0.00011905291,0.000120938064,0.00009122925,0.000061555744,0.000023034427,0.0000951293,0.00009391477,0.000012023203],"category_scores_gemma":[0.000010327774,0.00011022443,0.000030770156,0.00018811332,0.000013386669,0.00015119952,0.000015922122,0.00010305101,0.000025121215],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000073079077,0.000024972871,0.00005116129,0.00013027556,0.000039988277,0.000017818664,0.00009301084,0.027103357,0.61856836,0.0018803729,0.00036444757,0.3517189],"study_design_scores_gemma":[0.00020993839,0.000052126914,0.0001359866,0.000035720288,0.000013894352,0.00003080049,0.0005591185,0.12225469,0.87448835,0.0005119083,0.0014678279,0.0002396054],"about_ca_topic_score_codex":0.0000018847104,"about_ca_topic_score_gemma":0.000004489398,"teacher_disagreement_score":0.5017746,"about_ca_system_score_codex":0.0001405057,"about_ca_system_score_gemma":0.0000034625712,"threshold_uncertainty_score":0.44948217},"labels":[],"label_agreement":null},{"id":"W2095802519","doi":"10.1109/cicc.2008.4672161","title":"A 6.5 Gb/s backplane transmitter with 6-tap FIR equalizer and variable tap spacing","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems; Intel Corporation","keywords":"Transmitter; Jitter; Backplane; Intersymbol interference; Finite impulse response; Computer science; Impulse (physics); Impulse response; Equalizer; Electronic engineering; Telecommunications; Engineering; Physics; Computer hardware; Mathematics; Decoding methods","score_opus":0.00871413833566262,"score_gpt":0.16425645396322147,"score_spread":0.15554231562755885,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095802519","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.50430673,0.00064754783,0.3854147,0.000098207995,0.00016817215,0.0003509025,0.000011755334,0.0019383531,0.10706363],"genre_scores_gemma":[0.9381239,0.00031844073,0.05935952,0.00011272652,0.000026796426,0.000047123776,0.000004260538,0.000025932743,0.0019813054],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994273,0.0000034607126,0.00010859003,0.00014208129,0.00008776283,0.000230771],"domain_scores_gemma":[0.999763,0.00002574305,0.000010275838,0.00015810196,0.000010065642,0.000032793712],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000029244044,0.00013795556,0.00014057176,0.000046555408,0.00006461286,0.000011643109,0.00007142834,0.000064611464,0.00024549355],"category_scores_gemma":[0.0000042344504,0.0001010582,0.000010812097,0.00010810838,0.00006760926,0.00014658565,0.00001793856,0.00011586532,0.000020016996],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00058586436,0.0012427098,0.19680578,0.0035051368,0.0030982217,0.0033408736,0.0076266555,0.11211866,0.14814213,0.19996583,0.106634565,0.21693358],"study_design_scores_gemma":[0.010363578,0.0015096113,0.021010133,0.00053166103,0.00033882182,0.002951156,0.0025495298,0.057537112,0.1312663,0.013277398,0.7535301,0.0051346044],"about_ca_topic_score_codex":0.000010505103,"about_ca_topic_score_gemma":0.0000033097629,"teacher_disagreement_score":0.6468955,"about_ca_system_score_codex":0.000013757763,"about_ca_system_score_gemma":0.0000042480565,"threshold_uncertainty_score":0.41210335},"labels":[],"label_agreement":null},{"id":"W2095901006","doi":"10.1109/tadvp.2009.2013454","title":"Frequency-Division Bidirectional Communication Over Chip-to-Chip Channels","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Advanced Packaging","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems; Intel Corporation","keywords":"Transmitter; Emphasis (telecommunications); Chip; Electronic engineering; Channel (broadcasting); Computer science; Frequency divider; Filter (signal processing); Division (mathematics); SIGNAL (programming language); Electrical engineering; Telecommunications; Engineering; CMOS; Mathematics","score_opus":0.013651039349877136,"score_gpt":0.26308329869239633,"score_spread":0.2494322593425192,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095901006","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1445868,0.00023465796,0.8498525,0.0003473993,0.0010026665,0.00026235808,0.000022770071,0.0016759988,0.0020148458],"genre_scores_gemma":[0.97666824,0.00029611157,0.022404749,0.00024026814,0.000029778554,0.000062545885,0.0000071312325,0.000035577796,0.00025561923],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989013,0.00001986007,0.0002559435,0.00026942434,0.00021452457,0.00033896527],"domain_scores_gemma":[0.9992633,0.000068595524,0.00003655259,0.0005128876,0.00003678756,0.000081879356],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000080547594,0.00024553388,0.00018638611,0.00032193481,0.00030450898,0.000037330297,0.00025587121,0.00009185141,0.000081975704],"category_scores_gemma":[0.000008733378,0.00025992122,0.00007770817,0.00043930236,0.000037120633,0.00041690553,0.000001976607,0.00042298215,0.000081599464],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000135370165,0.00008167199,0.000022040203,0.000012520094,0.00002708067,0.0000019223403,0.00020655677,0.64746577,0.05706241,0.00039166302,0.00012729396,0.29458755],"study_design_scores_gemma":[0.0019511029,0.00046895922,0.0026843033,0.0007650513,0.00005158308,0.000022981698,0.0004377419,0.043802585,0.9020224,0.037704404,0.008401123,0.0016877465],"about_ca_topic_score_codex":0.000003686945,"about_ca_topic_score_gemma":0.00000754384,"teacher_disagreement_score":0.84496003,"about_ca_system_score_codex":0.00017389373,"about_ca_system_score_gemma":0.0000079632955,"threshold_uncertainty_score":0.9999853},"labels":[],"label_agreement":null},{"id":"W2096146488","doi":"10.1109/newcas.2013.6573579","title":"Analytical comparison between passive loop filter topologies for frequency synthesizer PLLs","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Filter (signal processing); Control theory (sociology); Loop (graph theory); Filter design; Electronic engineering; Computer science; Active filter; Topology (electrical circuits); Network topology; Low-pass filter; Phase noise; Engineering; Mathematics; Electrical engineering","score_opus":0.0369026861955693,"score_gpt":0.29065935295236883,"score_spread":0.25375666675679953,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096146488","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5286585,0.00036599688,0.4312303,0.0017804247,0.00046771264,0.0011179196,0.00006145923,0.0033051819,0.033012487],"genre_scores_gemma":[0.96693885,0.000026603491,0.03167868,0.000049173217,0.000070439004,0.0001860802,0.000010018431,0.000021073236,0.0010190847],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991458,0.0000056505623,0.00025680123,0.00016907568,0.00008446008,0.0003382188],"domain_scores_gemma":[0.999339,0.00030515014,0.000025674848,0.00024847212,0.000041998173,0.0000396918],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000031048054,0.00016500583,0.00028256452,0.00006534971,0.000050481874,0.000035082925,0.00024350327,0.00013441833,0.00070535234],"category_scores_gemma":[0.00013324774,0.0001248682,0.00006281438,0.00008140846,0.0001117481,0.00019047825,0.00005561157,0.00012746072,0.00019798259],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010092983,0.00013377068,0.11433505,0.00028469804,0.00086393266,0.00000527762,0.0002122297,0.0029936847,0.004167269,0.053617246,0.22176132,0.6016154],"study_design_scores_gemma":[0.0022988205,0.0010631826,0.0708385,0.0001958591,0.0004446371,0.00000592337,0.007497273,0.15955734,0.39546034,0.29230735,0.06676756,0.0035631936],"about_ca_topic_score_codex":0.000015923915,"about_ca_topic_score_gemma":0.0000030621532,"teacher_disagreement_score":0.5980522,"about_ca_system_score_codex":0.00004278253,"about_ca_system_score_gemma":0.0000040271125,"threshold_uncertainty_score":0.77231133},"labels":[],"label_agreement":null},{"id":"W2096244624","doi":"10.1109/4.913748","title":"Generation of accurate on-chip time constants and stable transconductances","year":2001,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; CMOS; Jitter; Resistor; Chip; Transistor; Charge pump; Process variation; Electrical engineering; Process corners; Materials science; Voltage; Electronic engineering; Optoelectronics; Engineering; Capacitor","score_opus":0.06307525292732287,"score_gpt":0.28624387439222493,"score_spread":0.22316862146490207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096244624","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98795265,0.001684734,0.008726907,0.0000342854,0.0004623663,0.00007796035,0.000048382404,0.000048262045,0.0009644554],"genre_scores_gemma":[0.9932358,0.006303583,0.00023238122,0.00002341494,0.000082493956,0.0000013707253,0.0000010382589,0.000017089404,0.00010278122],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99905705,0.000015520041,0.0004521512,0.00008948223,0.00018471753,0.00020108696],"domain_scores_gemma":[0.9995124,0.00004912262,0.00018005035,0.00010237962,0.000102584774,0.00005348064],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016238885,0.00013759198,0.00028933282,0.0001474135,0.000043272998,0.000018110575,0.00013364792,0.000055051958,0.000037229827],"category_scores_gemma":[0.000024428158,0.00011847146,0.000039827373,0.00014075745,0.000091095564,0.00039537685,0.000004644034,0.00018190811,0.0000053748404],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003061369,0.000057595105,0.00038189802,0.000070931674,0.00017878531,0.00008484811,0.00050486374,0.07672316,0.8623529,0.00010538873,0.0011494457,0.058359582],"study_design_scores_gemma":[0.0018959983,0.0005836018,0.0005115485,0.00038370388,0.00006982589,0.00032978153,0.00038654628,0.01052739,0.97644454,0.004788408,0.0036260725,0.00045258607],"about_ca_topic_score_codex":6.4329697e-7,"about_ca_topic_score_gemma":0.0000025802578,"teacher_disagreement_score":0.11409165,"about_ca_system_score_codex":0.000035426492,"about_ca_system_score_gemma":0.000024301473,"threshold_uncertainty_score":0.48311257},"labels":[],"label_agreement":null},{"id":"W2096334846","doi":"10.1109/cicc.1997.606583","title":"Self-calibration of digital phase-locked loops","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Phase-locked loop; Transfer function; Electronic engineering; Computer science; Calibration; Phase (matter); Electronic circuit; Direct digital synthesizer; SIGNAL (programming language); Loop (graph theory); Frequency synthesizer; Electrical engineering; Engineering; Physics","score_opus":0.01687834914581511,"score_gpt":0.22637203083617358,"score_spread":0.20949368169035848,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096334846","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33001924,0.0006897697,0.45483932,0.00015797801,0.00035875678,0.00026196224,0.000029411995,0.0058082268,0.20783532],"genre_scores_gemma":[0.9936274,0.00007895426,0.0056860982,0.0000050461026,0.000011729471,0.0000035968148,0.000003595944,0.0000075543994,0.0005760141],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99971634,7.7542535e-7,0.00010234034,0.00004954453,0.000053355525,0.00007764924],"domain_scores_gemma":[0.999862,0.000009666713,0.000010621004,0.000099913326,0.000007343986,0.000010448133],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000007042651,0.00005294398,0.00006161,0.000032224176,0.000009868998,0.000009901751,0.0000646802,0.000032782104,0.00021885088],"category_scores_gemma":[0.000008048384,0.000045687928,0.000015399324,0.000084761756,0.000016212109,0.00023273226,0.000014799077,0.000033590204,0.000020396868],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014227374,0.0012715632,0.003243345,0.00041297538,0.00035684483,0.0000142978715,0.0008348908,0.010610435,0.025446827,0.04442129,0.04769776,0.86567557],"study_design_scores_gemma":[0.0009974022,0.00015347145,0.000013500015,0.00001110842,0.00001253146,0.0000036275976,0.0002348385,0.78506106,0.16736476,0.0034062145,0.042488992,0.00025247553],"about_ca_topic_score_codex":1.0446924e-7,"about_ca_topic_score_gemma":1.3073858e-7,"teacher_disagreement_score":0.8654231,"about_ca_system_score_codex":0.0000089140385,"about_ca_system_score_gemma":4.905615e-7,"threshold_uncertainty_score":0.23962636},"labels":[],"label_agreement":null},{"id":"W2097013428","doi":"10.1109/iscas.2012.6271995","title":"A 25 Gb/s full-rate CDR circuit based on quadrature phase generation in data path","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Quadrature (astronomy); Chip; Computer science; Electronic engineering; Duty cycle; CMOS; Electrical engineering; Engineering; Voltage; Telecommunications","score_opus":0.07119874733838605,"score_gpt":0.29939253699139684,"score_spread":0.2281937896530108,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097013428","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35162222,0.0009583076,0.62252146,0.00039052748,0.0016169491,0.0006169766,0.000247557,0.002119248,0.019906742],"genre_scores_gemma":[0.99524975,0.000047412595,0.0038845683,0.00016189365,0.00012801045,0.00002156895,0.00033189225,0.000017546296,0.00015732987],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99934685,0.000013144559,0.00014297907,0.00015973597,0.000089489615,0.0002477889],"domain_scores_gemma":[0.99934,0.000020549207,0.000017137234,0.0005818268,0.000008320328,0.00003214758],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016393597,0.0001268412,0.00010196429,0.000091415226,0.000028520937,0.000020294434,0.00023219586,0.00009909817,0.00012961846],"category_scores_gemma":[0.000053640582,0.00010751246,0.000011861374,0.00016891149,0.000013742459,0.00036425955,0.000045256325,0.00017529422,0.00004378351],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008414566,0.0017372778,0.0030018978,0.00023037683,0.00009679711,0.000065270215,0.00050786685,0.14062646,0.4044669,0.034560446,0.12308045,0.29154208],"study_design_scores_gemma":[0.0012680317,0.000085088934,0.00024941112,0.000028751261,0.000010537405,0.00000199661,0.000105201434,0.9308635,0.017598007,0.00025725638,0.0491815,0.0003507291],"about_ca_topic_score_codex":0.0000028002264,"about_ca_topic_score_gemma":0.000019833546,"teacher_disagreement_score":0.790237,"about_ca_system_score_codex":0.000047365134,"about_ca_system_score_gemma":0.000006298892,"threshold_uncertainty_score":0.43842307},"labels":[],"label_agreement":null},{"id":"W2097037199","doi":"10.1109/icecs.2007.4511260","title":"Discrete-time Decimation filter Design for Multistandard RF Sub-sampling Receiver","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Decimation; Baseband; Electronic engineering; Anti-aliasing filter; Reconstruction filter; Filter (signal processing); Computer science; Switched capacitor; Engineering; Filter design; Root-raised-cosine filter; Electrical engineering; Capacitor","score_opus":0.03458475572144156,"score_gpt":0.28909392548911944,"score_spread":0.2545091697676779,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097037199","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013856174,0.00007442189,0.9828156,0.000022602844,0.0001685395,0.00028813854,0.00001507704,0.00082245533,0.0019369484],"genre_scores_gemma":[0.4034964,0.00004117692,0.5957375,0.0000244541,0.000049461374,0.000034169003,0.000020655538,0.000030706768,0.0005654593],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99937576,0.000002381169,0.00017759633,0.00012309702,0.00008551211,0.00023563168],"domain_scores_gemma":[0.9995844,0.00019597838,0.00001959348,0.00014098058,0.000034420915,0.000024620525],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002125783,0.000111735484,0.000105985615,0.00006709943,0.000063638225,0.000020822736,0.000099959114,0.00007647139,0.000075517186],"category_scores_gemma":[0.00009000936,0.00009652413,0.000033270608,0.00007826567,0.000025199643,0.0001670693,0.000019226396,0.00006069982,0.000036700352],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029301114,0.00006711364,0.00038179153,0.00019193489,0.00019875455,0.000008535997,0.0003751985,0.19614658,0.28050295,0.005486109,0.023544515,0.4928035],"study_design_scores_gemma":[0.0010042514,0.0001237233,0.0004932533,0.000063468055,0.000023394636,0.000003440594,0.00015326835,0.14700717,0.78306806,0.011881079,0.055611286,0.00056762225],"about_ca_topic_score_codex":6.2939364e-7,"about_ca_topic_score_gemma":0.0000023919215,"teacher_disagreement_score":0.5025651,"about_ca_system_score_codex":0.00007668099,"about_ca_system_score_gemma":0.0000027955643,"threshold_uncertainty_score":0.39361396},"labels":[],"label_agreement":null},{"id":"W2097051050","doi":"10.1109/chinacom.2008.4685108","title":"Using bit-edge equalization in highspeed backplane data transmission","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Intersymbol interference; Backplane; Computer science; Bit error rate; Equalization (audio); Channel (broadcasting); Electronic engineering; Transmission (telecommunications); Transmitter; Algorithm; Telecommunications; Engineering; Computer hardware","score_opus":0.20523055120890699,"score_gpt":0.32656435609898415,"score_spread":0.12133380489007717,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097051050","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1976377,0.0005037807,0.7951775,0.000037903555,0.00015214278,0.00012379454,0.000012597228,0.0008956345,0.0054589123],"genre_scores_gemma":[0.9341873,0.0008672809,0.06454451,0.000018285864,0.000021918504,0.000001566973,0.00011650939,0.000018729632,0.00022388798],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999509,0.000005215198,0.00014753772,0.0001272258,0.00007495878,0.0001360575],"domain_scores_gemma":[0.99969316,0.000013564809,0.000009804228,0.00026145257,0.000005838339,0.000016184355],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000043079646,0.000079304365,0.000088751796,0.000089054534,0.00003222112,0.0000045051333,0.00020057539,0.0000615903,0.00010027259],"category_scores_gemma":[0.000007468756,0.00006978604,0.0000063886705,0.00020088117,0.000022405757,0.00024448682,0.000047485773,0.00006963037,0.000012302079],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049451108,0.00024922335,0.015146987,0.00038164132,0.00007584043,0.00020218486,0.0009997907,0.38482538,0.3170148,0.007279072,0.013986201,0.2597894],"study_design_scores_gemma":[0.00066389533,0.000021353768,0.0009121937,0.00006857972,0.000007180023,0.000025355577,0.00012858224,0.8905846,0.044707667,0.000688463,0.061848707,0.00034342485],"about_ca_topic_score_codex":0.000015845915,"about_ca_topic_score_gemma":0.0000075217467,"teacher_disagreement_score":0.7365496,"about_ca_system_score_codex":0.000029368797,"about_ca_system_score_gemma":0.0000052940927,"threshold_uncertainty_score":0.28457922},"labels":[],"label_agreement":null},{"id":"W2097268594","doi":"10.1109/iscas.2008.4541722","title":"A phase-frequency detector and a charge pump design for PLL applications","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; dBc; Phase noise; CMOS; Charge pump; Phase frequency detector; Detector; Electrical engineering; Chip; Phase detector; Frequency offset; Physics; Electronic engineering; Voltage-controlled oscillator; Integrated circuit design; Offset (computer science); Engineering; Computer science; Voltage; Orthogonal frequency-division multiplexing; Capacitor","score_opus":0.04281181723911315,"score_gpt":0.27149402545063067,"score_spread":0.22868220821151752,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097268594","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01650739,0.0004279931,0.9801995,0.00002749673,0.000028868242,0.0005116934,0.000017453855,0.0008374013,0.0014421777],"genre_scores_gemma":[0.78037226,0.000567673,0.21684028,0.00002635805,0.000038377864,0.001423587,0.000004732823,0.000022887369,0.0007038674],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996366,0.0000014859089,0.00008828809,0.0001010837,0.00003261377,0.0001399206],"domain_scores_gemma":[0.99978745,0.000037689446,0.000009529425,0.0001288392,0.000013357517,0.000023114622],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000023468194,0.000077568184,0.000076429955,0.000040848325,0.00008030831,0.000004853725,0.000077935685,0.00004188766,0.00003454983],"category_scores_gemma":[0.000013482717,0.00006837596,0.0000149538255,0.0000715657,0.000039487313,0.000071504626,0.000011486241,0.000040159448,0.000014184014],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050154747,0.0005742596,0.0004485011,0.0004314481,0.00025205454,0.0000108864315,0.00057452987,0.00080958806,0.5271083,0.063091956,0.011485136,0.39516318],"study_design_scores_gemma":[0.0046981624,0.0007041971,0.000057951478,0.000020100812,0.00003774545,0.00006566818,0.00016500735,0.063630186,0.6900743,0.035821993,0.20385699,0.00086766994],"about_ca_topic_score_codex":9.757172e-7,"about_ca_topic_score_gemma":7.543589e-7,"teacher_disagreement_score":0.7638649,"about_ca_system_score_codex":0.000015816222,"about_ca_system_score_gemma":0.000004213895,"threshold_uncertainty_score":0.27882904},"labels":[],"label_agreement":null},{"id":"W2098252701","doi":"10.1109/iscas.1999.780641","title":"Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Adder; Delta-sigma modulation; Application-specific integrated circuit; Frequency synthesizer; CMOS; Electronic engineering; Direct digital synthesizer; Computer science; Power (physics); Engineering; Phase-locked loop; Physics; Phase noise","score_opus":0.029286709947895426,"score_gpt":0.23782354689197904,"score_spread":0.20853683694408362,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098252701","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.74124086,0.000102022575,0.233436,0.0000860692,0.00053773005,0.0002847192,0.0000995829,0.0013683614,0.022844674],"genre_scores_gemma":[0.95726174,0.00004504933,0.042098403,0.000018904522,0.00003309381,0.00014283732,0.00001474739,0.000028442153,0.0003568032],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992628,0.0000028787204,0.00018962755,0.00017075596,0.0001139383,0.00025999392],"domain_scores_gemma":[0.99957997,0.00009177158,0.000025161435,0.00022775591,0.00004113742,0.00003423098],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000043964916,0.00015600576,0.0001540149,0.00006618605,0.00010577888,0.00003792336,0.00014780974,0.00007941918,0.00021473375],"category_scores_gemma":[0.00014734759,0.0001417213,0.00004397957,0.00011066123,0.000060903294,0.00044460795,0.00001884505,0.000089098736,0.000033235163],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004339951,0.0003314041,0.008594086,0.0004940194,0.00056603516,0.000005667115,0.000077616125,0.07732477,0.018530803,0.70605916,0.011177406,0.17679566],"study_design_scores_gemma":[0.0011830484,0.00024880143,0.0060534095,0.00010999877,0.00007253579,0.000043830318,0.00043366937,0.10265045,0.5841232,0.24705105,0.05622962,0.0018003677],"about_ca_topic_score_codex":0.0000023505331,"about_ca_topic_score_gemma":0.0000016120922,"teacher_disagreement_score":0.5655924,"about_ca_system_score_codex":0.00007804454,"about_ca_system_score_gemma":0.000010022801,"threshold_uncertainty_score":0.5779227},"labels":[],"label_agreement":null},{"id":"W2098685036","doi":"10.1109/mdt.2009.117","title":"Mixed-Signal Production Test: A Measurement Principle Perspective","year":2009,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Production (economics); Test (biology); Perspective (graphical); Computer science; SIGNAL (programming language); Key (lock); Automatic test equipment; Industrial engineering; Reliability engineering; Engineering; Artificial intelligence; Computer security","score_opus":0.04579763987425376,"score_gpt":0.24804956341235768,"score_spread":0.20225192353810392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098685036","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018721405,0.0004608655,0.9776802,0.00022307642,0.0008294184,0.0004731589,0.0000037064583,0.0010402731,0.0005679126],"genre_scores_gemma":[0.94588524,0.000048238304,0.05387905,0.0000241445,0.00011332559,0.00001652751,6.188891e-7,0.000016663458,0.000016193235],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989116,0.00001570458,0.00024522515,0.00024197993,0.00033367574,0.0002518145],"domain_scores_gemma":[0.99933654,0.00009270412,0.000067169436,0.00027117602,0.00019398745,0.00003843315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021299532,0.00019357486,0.00020951581,0.00013134259,0.000051962023,0.000015734931,0.00024258309,0.000061486455,0.0000035171452],"category_scores_gemma":[0.00014231888,0.0001909972,0.000051804047,0.00024802415,0.00006508396,0.00015516944,0.000014838775,0.00014835146,0.000009689271],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036149322,0.00067525374,0.00048250548,0.00008352206,0.00013570956,0.000020644206,0.00058301986,0.4405654,0.4428994,0.00223997,0.014526669,0.09775174],"study_design_scores_gemma":[0.00060172705,0.0012995509,0.0038587763,0.00025279296,0.000045583867,0.000028191776,0.00020115978,0.056226008,0.9255722,0.009906094,0.0014632619,0.00054464606],"about_ca_topic_score_codex":0.0000014360362,"about_ca_topic_score_gemma":6.043687e-7,"teacher_disagreement_score":0.92716384,"about_ca_system_score_codex":0.00027576904,"about_ca_system_score_gemma":0.000027151651,"threshold_uncertainty_score":0.778864},"labels":[],"label_agreement":null},{"id":"W2098866711","doi":"10.1109/tcsii.2007.902063","title":"Design Considerations for a Direct RF Sampling Mixer","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Electronic engineering; Sampling (signal processing); Software-defined radio; Frequency domain; Radio frequency; Computer science; Transfer function; Domain (mathematical analysis); Noise (video); Software; Nonlinear system; Telecommunications; Electrical engineering; Engineering; Physics; Mathematics; Artificial intelligence","score_opus":0.06458221855833195,"score_gpt":0.2755957743256868,"score_spread":0.21101355576735487,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098866711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027787331,0.00051228394,0.9898405,0.000022038952,0.0025410103,0.0011458735,0.00013624888,0.001699954,0.001323357],"genre_scores_gemma":[0.98987424,0.00006622389,0.0085405465,0.000042423067,0.00012193912,0.00063328684,0.0000034883328,0.000082652245,0.0006352149],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983079,0.000024842391,0.00053619477,0.0003645252,0.00022686287,0.0005396851],"domain_scores_gemma":[0.9983644,0.00091226166,0.000067229244,0.00045700828,0.000105550585,0.000093543385],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00037678526,0.00030527567,0.00035718727,0.00025860724,0.00062042376,0.0000833899,0.00017883444,0.00021481614,0.000027399905],"category_scores_gemma":[0.00003233331,0.00032131295,0.00011659507,0.00021386643,0.00007098595,0.00026205383,0.0000017009767,0.00025644602,0.00001678851],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018592442,0.00012170921,0.000002536915,0.00018315179,0.000219227,0.000008644737,0.0009114481,0.88852227,0.09010441,0.00059730024,0.0017404096,0.01757032],"study_design_scores_gemma":[0.0027026616,0.0005223231,0.000025927087,0.00081776286,0.00026284708,0.00015682937,0.0018277257,0.03176932,0.8683464,0.0017794109,0.08986711,0.0019216796],"about_ca_topic_score_codex":0.000023581359,"about_ca_topic_score_gemma":0.0000166321,"teacher_disagreement_score":0.9870955,"about_ca_system_score_codex":0.00015889824,"about_ca_system_score_gemma":0.00003057848,"threshold_uncertainty_score":0.9999239},"labels":[],"label_agreement":null},{"id":"W2098870022","doi":"10.1109/mwscas.2005.1594438","title":"A new fully differential 4-PAM current-mode transmitter for 10 GBPS serial links in 0.13 /spl mu/m CMOS","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Transmitter; Multiplexer; Multiplexing; Current-mode logic; Electrical engineering; Electronic engineering; Inductor; Engineering; Computer science; Voltage; Channel (broadcasting)","score_opus":0.012811030962991375,"score_gpt":0.26566229365023347,"score_spread":0.2528512626872421,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098870022","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20803411,0.0003562805,0.78660095,0.0006124139,0.0012873006,0.0005914551,0.000035140096,0.0011564865,0.0013258891],"genre_scores_gemma":[0.9463419,0.00021286393,0.048612326,0.00008248055,0.0011672324,0.00018330589,0.000045892542,0.000071139126,0.003282887],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.998904,0.0000052579485,0.00031069943,0.00023724756,0.00011533909,0.00042744473],"domain_scores_gemma":[0.9996649,0.000023595954,0.00002059763,0.00021777638,0.000015515092,0.000057605204],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000029689787,0.00023336198,0.00023542387,0.00011516617,0.000033613236,0.00003295457,0.0002573405,0.00023646094,0.0009482569],"category_scores_gemma":[0.000012807275,0.00020730706,0.000089075016,0.00010716835,0.00002363647,0.00021290038,0.000037295733,0.00033367018,0.0000659042],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015309229,0.00012593603,0.00028557432,0.00014011264,0.00005802393,0.0000017987588,0.0003247501,0.010959104,0.0059296913,0.0021662721,0.030607477,0.9492482],"study_design_scores_gemma":[0.007402958,0.00023866526,0.0007519073,0.00013245396,0.000065464854,0.000004352489,0.00013011134,0.17180072,0.056674097,0.0056572845,0.75596,0.001182002],"about_ca_topic_score_codex":0.000011836521,"about_ca_topic_score_gemma":0.0002619743,"teacher_disagreement_score":0.9480662,"about_ca_system_score_codex":0.000063322914,"about_ca_system_score_gemma":0.00001552927,"threshold_uncertainty_score":0.999965},"labels":[],"label_agreement":null},{"id":"W2098929793","doi":"10.1109/cicc.2006.320911","title":"A Phase-Domain Continuous-Time 2&lt;sup&gt;nd&lt;/sup&gt;-Order &amp;#x00394;&amp;#x003A3; Frequency Digitizer","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Oversampling; Demodulation; Frequency domain; Phase-locked loop; Electrical engineering; Time domain; Amplitude; Electronic engineering; Delta-sigma modulation; SIGNAL (programming language); Frequency modulation; Computer science; CMOS; Physics; Radio frequency; Engineering; Channel (broadcasting); Phase noise; Optics","score_opus":0.0095914482267862,"score_gpt":0.23615702812495878,"score_spread":0.22656557989817258,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098929793","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.50024813,0.0019895472,0.22963835,0.00049027975,0.0006132011,0.001020299,0.00028099984,0.008324433,0.25739473],"genre_scores_gemma":[0.59196436,0.00042862384,0.29990038,0.0005032147,0.0008320954,0.000469392,0.0008323984,0.0005157749,0.10455374],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99630433,0.000042834818,0.0009648192,0.0007732478,0.0005655776,0.0013491623],"domain_scores_gemma":[0.99818397,0.00016244603,0.00012637871,0.0011873519,0.00017895635,0.00016091019],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00023907173,0.0008273378,0.0008133692,0.00035764492,0.00023166311,0.00018373055,0.00077396125,0.000465275,0.0029430285],"category_scores_gemma":[0.00016041804,0.00076552946,0.00022639999,0.00077799556,0.0003255543,0.0006612279,0.00020008998,0.0004938578,0.0026016147],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013617772,0.002425369,0.0020210862,0.00035191808,0.0009113905,0.00014685058,0.0006150141,0.015090799,0.47462317,0.0928503,0.36763468,0.043193236],"study_design_scores_gemma":[0.003685725,0.00018801304,0.000068314155,0.00009287006,0.0000715979,0.000056672405,0.00011784815,0.0013198182,0.006025517,0.041453782,0.94540185,0.0015179667],"about_ca_topic_score_codex":0.00005481635,"about_ca_topic_score_gemma":0.000118266136,"teacher_disagreement_score":0.5777672,"about_ca_system_score_codex":0.00023992149,"about_ca_system_score_gemma":0.000042066644,"threshold_uncertainty_score":0.9994796},"labels":[],"label_agreement":null},{"id":"W2099286176","doi":"10.1109/newcas.2010.5603945","title":"A novel 10 ps resolution TDC architecture implemented in a 130nm process FPGA","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Field-programmable gate array; Computer science; Process (computing); Resolution (logic); Architecture; Computer hardware; Embedded system","score_opus":0.010421497455488517,"score_gpt":0.26544559750460256,"score_spread":0.255024100049114,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099286176","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.74050623,0.00007822572,0.23332503,0.00045057156,0.00042309123,0.00048735202,0.000029014594,0.0022766644,0.022423802],"genre_scores_gemma":[0.9804515,0.000008642002,0.019006759,0.000029672803,0.000034133176,0.00007047097,0.000011512726,0.000018267863,0.00036901963],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993101,0.0000020250432,0.00016647068,0.00014934776,0.00009813415,0.00027394044],"domain_scores_gemma":[0.9997217,0.000015426225,0.000016905831,0.00020253606,0.000019740384,0.00002367386],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006679121,0.00012294202,0.0001026536,0.00013673122,0.000030349356,0.00001243735,0.00018083608,0.00009811356,0.00033437888],"category_scores_gemma":[0.00005647987,0.00010385059,0.000018964747,0.00025499988,0.000035504425,0.00008750487,0.000047934762,0.00034829637,0.000017681212],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000103316575,0.00037188802,0.0035656553,0.00041425566,0.000099797064,0.000019016876,0.0011703577,0.058706515,0.6556582,0.012189607,0.0069620227,0.2607394],"study_design_scores_gemma":[0.0070611318,0.00040923723,0.012298226,0.00022588852,0.000042411993,0.00012045894,0.003604144,0.16055572,0.4400597,0.045485575,0.32767004,0.002467495],"about_ca_topic_score_codex":0.000015542146,"about_ca_topic_score_gemma":0.0006969989,"teacher_disagreement_score":0.320708,"about_ca_system_score_codex":0.000024937815,"about_ca_system_score_gemma":0.000008336005,"threshold_uncertainty_score":0.4234904},"labels":[],"label_agreement":null},{"id":"W2099287888","doi":"10.1109/ccece.2008.4564548","title":"Short time interval measurement using a time amplifer","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Interval (graph theory); Picosecond; Computer science; CMOS; Chip; Electronic engineering; Amplifier; Measure (data warehouse); Process (computing); Range (aeronautics); Engineering; Physics; Mathematics; Telecommunications; Optics","score_opus":0.03766869302661356,"score_gpt":0.2018681802804616,"score_spread":0.16419948725384803,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099287888","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7766881,0.00045892826,0.21348388,0.00028718918,0.0004490819,0.0007331959,0.000024371759,0.0022179326,0.0056573376],"genre_scores_gemma":[0.99539214,0.00011482595,0.0041365144,0.00008135778,0.000120913995,0.000029856366,0.000003907876,0.000044619537,0.000075835305],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99815357,0.0000038690655,0.00030039015,0.0004330323,0.000316729,0.00079238793],"domain_scores_gemma":[0.999162,0.00001676554,0.000024863972,0.0001358077,0.00023387652,0.00042669376],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00010095759,0.00041525782,0.00040084406,0.00040786836,0.00016004444,0.00013792298,0.00035862296,0.00018019797,0.00006591157],"category_scores_gemma":[0.000030940137,0.00042094453,0.000054193264,0.00035212075,0.00007863921,0.00024541447,0.000065792,0.00047563284,0.000055074128],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014024958,0.00033853936,0.007613602,0.0007684637,0.0013487727,0.00056235585,0.0028587757,0.023288654,0.14043798,0.066565104,0.015481086,0.7405964],"study_design_scores_gemma":[0.00016333131,0.00015548107,0.0010653985,0.00016408575,0.000016264152,0.000113341106,0.000008036599,0.9945926,0.0013599284,0.00022949638,0.0015751561,0.0005568557],"about_ca_topic_score_codex":0.00014399424,"about_ca_topic_score_gemma":0.000032755466,"teacher_disagreement_score":0.971304,"about_ca_system_score_codex":0.00039921538,"about_ca_system_score_gemma":0.00014065077,"threshold_uncertainty_score":0.9998242},"labels":[],"label_agreement":null},{"id":"W2099361479","doi":"10.1109/tim.2011.2172999","title":"Derivation and Design of In-Loop Filters in Phase-Locked Loop Systems","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Phase-locked loop; Control theory (sociology); Harmonics; PLL multibit; Loop (graph theory); Transfer function; Delay-locked loop; Electronic engineering; Filter (signal processing); Noise (video); Stationary Reference Frame; Computer science; Phase noise; Engineering; Mathematics","score_opus":0.09137532815439882,"score_gpt":0.2597303892565359,"score_spread":0.1683550611021371,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099361479","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4929019,0.00008520851,0.5063551,0.000007662557,0.00020417919,0.0003091049,0.0000036148826,0.000050978182,0.00008224882],"genre_scores_gemma":[0.9973177,0.0004519787,0.0020971685,0.0000087632725,0.0000018705904,0.00010523871,9.3206853e-7,0.00000848341,0.000007878324],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993523,0.000022021914,0.0002642659,0.000112190624,0.00014533722,0.00010391031],"domain_scores_gemma":[0.9998353,0.000010688465,0.000035452606,0.000073088646,0.00002402666,0.000021435875],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015500511,0.00009709365,0.000119489996,0.00024037914,0.000026316235,0.000007595701,0.000034581135,0.000045827448,0.000010560061],"category_scores_gemma":[0.0000027996987,0.000099801415,0.000009691785,0.00014453822,0.00003771595,0.0001539602,5.402219e-7,0.000077941775,7.0354486e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039477495,0.0007534389,0.0018537539,0.00046229645,0.00014514038,0.00000467279,0.0042567407,0.1267406,0.22357884,0.00036033156,0.000030419804,0.641419],"study_design_scores_gemma":[0.008204163,0.00073579914,0.0038116013,0.0005144252,0.00005113774,0.000007378021,0.0062755784,0.08117356,0.8984315,0.00031540636,0.0000551745,0.00042427404],"about_ca_topic_score_codex":0.000042455402,"about_ca_topic_score_gemma":0.000035616755,"teacher_disagreement_score":0.67485267,"about_ca_system_score_codex":0.000099585144,"about_ca_system_score_gemma":0.00000800436,"threshold_uncertainty_score":0.40697837},"labels":[],"label_agreement":null},{"id":"W2099410380","doi":"10.1109/cicc.1999.777351","title":"A low-power direct digital frequency synthesizer architecture for wireless communications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Direct digital synthesizer; dBc; Frequency synthesizer; Computer science; CMOS; Electronic engineering; Power (physics); Read-only memory; Electrical engineering; Wireless; Sine; Computer hardware; Telecommunications; Engineering; Phase-locked loop; Physics; Jitter; Mathematics","score_opus":0.01162408629310657,"score_gpt":0.2345001395583822,"score_spread":0.22287605326527563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099410380","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038513545,0.00089933624,0.45544422,0.00029307875,0.0003026313,0.0006015937,0.00011169742,0.0027846568,0.5010493],"genre_scores_gemma":[0.97039706,0.00007630227,0.028775249,0.000028318116,0.000005555242,0.00013010012,0.0000072778294,0.000026094911,0.0005540746],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995151,0.0000050953786,0.00012687799,0.00010632004,0.000052471496,0.0001941243],"domain_scores_gemma":[0.99920624,0.00016441377,0.00001359269,0.0005718027,0.000020072099,0.000023857152],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003458328,0.00011840483,0.00011747147,0.000045843994,0.00007094756,0.00003219456,0.0003016457,0.00006348844,0.00004925077],"category_scores_gemma":[0.000114492395,0.0000977993,0.00004899665,0.00009905511,0.00007836923,0.00011179233,0.00003390474,0.00010395951,0.000017840652],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017041422,0.00050976843,0.0016307782,0.00030006072,0.0005403989,0.0000064945443,0.0007325013,0.0047205403,0.020763213,0.57060647,0.010504017,0.38966873],"study_design_scores_gemma":[0.001076911,0.00018585844,0.0001716001,0.00018607889,0.000051195155,0.000023737226,0.0011421659,0.003911675,0.15395063,0.15713778,0.68060946,0.0015528884],"about_ca_topic_score_codex":5.6551306e-7,"about_ca_topic_score_gemma":0.0000056888202,"teacher_disagreement_score":0.93188345,"about_ca_system_score_codex":0.000027569122,"about_ca_system_score_gemma":0.0000060345606,"threshold_uncertainty_score":0.39881393},"labels":[],"label_agreement":null},{"id":"W2099501389","doi":"10.1109/leos.2006.279194","title":"622/1244 Mb/s Burst-Mode CDR for GPONs","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Synchronous optical networking; Burst mode (computing); Gigabit; Computer science; Passive optical network; Mode (computer interface); Wavelength-division multiplexing; Computer network; Computer hardware; Telecommunications; Optoelectronics; Operating system; Physics","score_opus":0.008544239233387822,"score_gpt":0.24326297894172036,"score_spread":0.23471873970833254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099501389","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049185067,0.00042598796,0.8471189,0.00031390367,0.00057166966,0.00032331175,0.000045899327,0.0035428659,0.0984724],"genre_scores_gemma":[0.9380225,0.0000385853,0.05362891,0.000044311586,0.00010776459,0.00009239328,0.000020572536,0.000029061877,0.008015937],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99951017,0.0000011178587,0.00011398501,0.0001028246,0.00005295733,0.00021894502],"domain_scores_gemma":[0.9997577,0.000033135722,0.0000093295375,0.00017295788,0.0000135104965,0.000013367558],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00002236682,0.0000977258,0.00009114781,0.000045354285,0.000043509866,0.000012251492,0.0001242004,0.000063561165,0.000051558975],"category_scores_gemma":[0.000013300651,0.0000850708,0.000035675777,0.000069402435,0.000026333571,0.000080047444,0.000023637764,0.00005639241,0.00003451328],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022059085,0.00014496082,0.002315858,0.00019045844,0.00011762998,0.000008824006,0.00005457287,0.13218597,0.03649852,0.4483785,0.28092867,0.099153966],"study_design_scores_gemma":[0.0006568505,0.00007459936,0.0004977849,0.000018114106,0.00002124879,0.0000039145625,0.00016219317,0.048787236,0.10098978,0.08704081,0.7612623,0.00048518294],"about_ca_topic_score_codex":0.000016535587,"about_ca_topic_score_gemma":0.000039068596,"teacher_disagreement_score":0.8888374,"about_ca_system_score_codex":0.0000305208,"about_ca_system_score_gemma":0.0000026593048,"threshold_uncertainty_score":0.34690866},"labels":[],"label_agreement":null},{"id":"W2099603570","doi":"10.1109/iscas.2005.1465865","title":"A BPSK Demodulator Circuit using an Anti-Parallel Synchronization Loop","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Demodulation; Phase-shift keying; Loop (graph theory); Carrier recovery; Synchronization (alternating current); Computer science; Phase-locked loop; Dual loop; SIGNAL (programming language); Electronic engineering; Control theory (sociology); Bit error rate; Telecommunications; Engineering; Mathematics; Decoding methods; Control (management); Jitter","score_opus":0.027743077699155693,"score_gpt":0.2540070815048481,"score_spread":0.2262640038056924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099603570","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38044688,0.00017607641,0.6166014,0.000015163449,0.00009380416,0.000066553424,0.0000012665005,0.0009969635,0.0016018791],"genre_scores_gemma":[0.95289755,0.00006652276,0.046725012,0.000043427648,0.000085186955,0.0000038581366,0.0000060050334,0.00002490984,0.0001475179],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994345,0.0000037611107,0.00014032144,0.00013484164,0.0000831588,0.00020345458],"domain_scores_gemma":[0.9997136,0.0000051920565,0.000015948848,0.00021539317,0.000018573093,0.000031313062],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000032325825,0.00011152789,0.00010198087,0.000068233334,0.00005660775,0.000022913604,0.00012975225,0.00007774307,0.00014783248],"category_scores_gemma":[0.000009775535,0.00010772267,0.000017594864,0.00013998187,0.000025621039,0.00041250288,0.00002637742,0.000073428215,0.000042645945],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.047937e-7,0.000038789036,0.0018735545,0.000019922176,0.000023777273,0.0000019531374,0.000046509893,0.8857805,0.011157917,0.0037079374,0.00014678625,0.09720164],"study_design_scores_gemma":[0.00020479443,0.00001638849,0.00046686354,0.000012333888,0.000009919251,0.000008231953,0.0000790599,0.9865581,0.008554168,0.00079076947,0.0030775927,0.00022182142],"about_ca_topic_score_codex":0.0000032475882,"about_ca_topic_score_gemma":0.0000067343562,"teacher_disagreement_score":0.5724507,"about_ca_system_score_codex":0.0000932596,"about_ca_system_score_gemma":0.000006554256,"threshold_uncertainty_score":0.43928027},"labels":[],"label_agreement":null},{"id":"W2099761217","doi":"10.1109/newcas.2006.250910","title":"Parasitic-aware Delay Optimization for Multi-GHz Static CMOS Ring Oscillators","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Parasitic extraction; Ring oscillator; Inverter; CMOS; Propagation delay; Electronic engineering; Delay calculation; Oscillation (cell signaling); Interconnection; Computer science; Logic gate; Electrical engineering; Engineering; Voltage; Telecommunications","score_opus":0.01887585372004242,"score_gpt":0.2639437045793823,"score_spread":0.2450678508593399,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099761217","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04150763,0.000070782626,0.956054,0.000016867043,0.00017627883,0.00023606897,0.000014283837,0.0011237371,0.0008004022],"genre_scores_gemma":[0.65046626,0.000023183758,0.34902757,0.000015260275,0.000023745792,0.000060310806,0.00002303775,0.0000248744,0.0003357232],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99941623,0.0000025189618,0.00017071902,0.00012305875,0.00006639133,0.00022108569],"domain_scores_gemma":[0.9997718,0.000033873777,0.000019279736,0.00012979162,0.000027658169,0.000017629756],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000032949993,0.000117904485,0.00010434163,0.00006084619,0.00006542716,0.000021056845,0.00008522158,0.000060319657,0.00004241798],"category_scores_gemma":[0.000018803692,0.00010828635,0.000027542757,0.000096918906,0.000021709542,0.00013549005,0.000012703771,0.000048415037,0.000008252834],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000014460206,0.0000132032455,0.00066578324,0.000040675975,0.000011426954,9.808391e-7,0.000013437279,0.99457216,0.00016339277,0.0010255765,0.00043142293,0.0030604645],"study_design_scores_gemma":[0.00034792334,0.000019007453,0.000096899865,0.0000128274705,0.000009842356,0.0000012021633,0.00011369459,0.9900174,0.007227222,0.00044852172,0.0015435183,0.00016191047],"about_ca_topic_score_codex":0.000009656851,"about_ca_topic_score_gemma":0.000014706987,"teacher_disagreement_score":0.60895866,"about_ca_system_score_codex":0.000057295973,"about_ca_system_score_gemma":0.000003211327,"threshold_uncertainty_score":0.44157892},"labels":[],"label_agreement":null},{"id":"W2099780060","doi":"10.1109/mwscas.2000.952911","title":"Short locking time FLL and PLL based on a DLL technique","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Jitter; PLL multibit; Voltage-controlled oscillator; Bandwidth (computing); Computer science; Phase noise; Electronic engineering; Control theory (sociology); Phase detector; Voltage; Engineering; Electrical engineering; Control (management); Telecommunications","score_opus":0.011409035339033957,"score_gpt":0.19632340480037533,"score_spread":0.18491436946134138,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099780060","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050848328,0.00040828553,0.57083213,0.00024729187,0.00015346958,0.0006594233,0.000009746258,0.0076257307,0.3692156],"genre_scores_gemma":[0.98487526,0.00004778806,0.013954915,0.000077803736,0.000012856814,0.00003687496,0.0000011550026,0.000017793252,0.00097552984],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99959534,0.0000020113605,0.00008173963,0.000111778674,0.00006425106,0.00014490039],"domain_scores_gemma":[0.9997797,0.000023722872,0.0000046421683,0.00016646711,0.0000057525153,0.000019686857],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003158902,0.00010027645,0.00008542507,0.00007478424,0.000028591707,0.000011175462,0.00007722404,0.00006843235,0.00026033068],"category_scores_gemma":[0.000011357367,0.000086241576,0.000014134798,0.00008098527,0.000026127715,0.00005217845,0.00002406531,0.000105347186,0.000056502533],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001601007,0.0002053618,0.004176251,0.00020949912,0.00008005755,0.000086469576,0.00010103583,0.058033142,0.07612244,0.002598952,0.029254612,0.82911617],"study_design_scores_gemma":[0.00020234949,0.000119629556,0.00023889897,0.00007722208,0.00000853875,0.000008093897,0.000023851151,0.82644755,0.13638876,0.0007661677,0.03533382,0.0003851284],"about_ca_topic_score_codex":4.1466168e-7,"about_ca_topic_score_gemma":3.2179307e-7,"teacher_disagreement_score":0.93402696,"about_ca_system_score_codex":0.000024435265,"about_ca_system_score_gemma":5.1796025e-7,"threshold_uncertainty_score":0.35168296},"labels":[],"label_agreement":null},{"id":"W2100183647","doi":"10.1109/glsv.1994.289967","title":"Low-power differential CML and ECL BiCMOS circuit techniques","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"BiCMOS; Bipolar junction transistor; Frequency divider; Electrical engineering; Electronic engineering; Computer science; Emitter-coupled logic; Power (physics); Transistor; Engineering; CMOS; Physics; Voltage; NMOS logic","score_opus":0.012551282546231482,"score_gpt":0.19966938074651963,"score_spread":0.18711809820028816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100183647","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59077305,0.0009459761,0.21594194,0.00014250322,0.0005254848,0.00036170025,0.000011500487,0.008808962,0.18248887],"genre_scores_gemma":[0.9962585,0.0004882169,0.0018703319,0.000030492942,0.000023911103,0.000019362693,9.0938414e-7,0.00001783123,0.0012904644],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99953115,0.0000021795263,0.00010455571,0.00011916597,0.00006786341,0.00017506136],"domain_scores_gemma":[0.99977845,0.000011516531,0.000008946134,0.00016840798,0.000007939583,0.00002473583],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000012808364,0.000114547394,0.00010223246,0.0000615583,0.000035953908,0.00002182439,0.00010124986,0.00008073295,0.0010436937],"category_scores_gemma":[0.000008318795,0.00009549681,0.00001866413,0.00006703934,0.00005147977,0.00009861366,0.00005315377,0.00010413668,0.00003887593],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000034366733,0.00015050032,0.0019961419,0.00013660135,0.0001159857,0.000024701601,0.00029375366,0.000042879117,0.105186254,0.021844395,0.02586574,0.8443396],"study_design_scores_gemma":[0.0006030039,0.0002027616,0.0013945667,0.00009170433,0.000028052342,0.000028261786,0.00026750026,0.009686394,0.8799207,0.012264184,0.09447563,0.0010372426],"about_ca_topic_score_codex":9.084261e-7,"about_ca_topic_score_gemma":0.000001020342,"teacher_disagreement_score":0.84330237,"about_ca_system_score_codex":0.000016237427,"about_ca_system_score_gemma":4.238818e-7,"threshold_uncertainty_score":0.99986947},"labels":[],"label_agreement":null},{"id":"W2100403406","doi":"10.1109/glocom.1991.188513","title":"Partial response based analog cellular or mobile radio data modem","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Baseband; Narrowband; Computer science; Digital radio; Cellular network; Fading; Computer network; Channel (broadcasting); Base station; Discriminator; Electronic engineering; Telecommunications; Bandwidth (computing); Engineering; Detector","score_opus":0.06720322169223779,"score_gpt":0.2643491898938781,"score_spread":0.19714596820164032,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100403406","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18709002,0.0019048323,0.8002523,0.00023892747,0.0005515693,0.00045164226,0.00015735072,0.0043699723,0.0049833716],"genre_scores_gemma":[0.9803574,0.00013729378,0.01692172,0.00005210793,0.0000414812,0.000038732564,0.000028394552,0.00002531185,0.002397552],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99924725,0.000018428025,0.00016154558,0.00021570537,0.00011205248,0.00024499474],"domain_scores_gemma":[0.9989067,0.000089329566,0.000013378181,0.0009432184,0.000008368474,0.000039008068],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00012957006,0.00012793865,0.00012884212,0.00006526933,0.000046033383,0.000018274575,0.0004898906,0.00007765707,0.0018855613],"category_scores_gemma":[0.00007070036,0.00009884726,0.000019776797,0.00017344978,0.000046682315,0.00018702114,0.000109608445,0.00011462909,0.00014308684],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000637075,0.00032706573,0.00041571402,0.00011284946,0.0001824987,0.00036058365,0.00016142837,0.5675201,0.053739835,0.00069260574,0.23857336,0.13727692],"study_design_scores_gemma":[0.00027634235,0.00006438435,0.000007304532,0.0000053522353,0.000008673767,0.0000016019981,0.000045723584,0.80544734,0.029159358,0.000040779665,0.16479465,0.00014846686],"about_ca_topic_score_codex":0.0000019251231,"about_ca_topic_score_gemma":0.0000030540539,"teacher_disagreement_score":0.79326737,"about_ca_system_score_codex":0.000031984066,"about_ca_system_score_gemma":0.0000051376874,"threshold_uncertainty_score":0.99902683},"labels":[],"label_agreement":null},{"id":"W2100403807","doi":"10.1109/jssc.2014.2374176","title":"A 40 Gb/s Serial Link Transceiver in 28 nm CMOS Technology","year":2014,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":85,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"SerDes; Jitter; Transceiver; CMOS; Computer science; Phase-locked loop; Chip; Intersymbol interference; Serial communication; Clock recovery; Electronic engineering; Channel (broadcasting); Frequency offset; Bandwidth (computing); Computer hardware; Engineering; Telecommunications; Clock signal; Orthogonal frequency-division multiplexing","score_opus":0.012145726941363707,"score_gpt":0.2452682738253764,"score_spread":0.23312254688401268,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100403807","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95186174,0.00048504394,0.043370664,0.00046122939,0.0023247316,0.00016785695,0.000020082745,0.00033730664,0.000971333],"genre_scores_gemma":[0.9980005,0.000838689,0.00066709326,0.000050441144,0.00031562266,0.000007085306,7.1840384e-7,0.000043526892,0.00007631528],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99838847,0.000024695155,0.00074477936,0.00015623984,0.00022616009,0.00045964587],"domain_scores_gemma":[0.99936,0.000049228962,0.0001811791,0.00023252254,0.00010305441,0.00007399598],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003053024,0.00023155652,0.00046724518,0.0005913906,0.000043193235,0.000020567917,0.0004847764,0.0002386638,0.00002596137],"category_scores_gemma":[0.000085432905,0.00021605645,0.00009667997,0.00042397625,0.00012535215,0.00030940972,0.000017005317,0.00072590396,0.000029137496],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008192446,0.0001342731,0.002014984,0.00020188597,0.00024143449,0.00033627797,0.0011469197,0.13729393,0.30310965,0.00045638636,0.0013239959,0.55365837],"study_design_scores_gemma":[0.014329874,0.0021881994,0.0066506914,0.0017163865,0.00021126482,0.0013674046,0.0012273866,0.024577081,0.7130035,0.110953465,0.12119285,0.0025818488],"about_ca_topic_score_codex":0.0000013927038,"about_ca_topic_score_gemma":0.000012252516,"teacher_disagreement_score":0.5510765,"about_ca_system_score_codex":0.00012467061,"about_ca_system_score_gemma":0.00003111072,"threshold_uncertainty_score":0.8810526},"labels":[],"label_agreement":null},{"id":"W2100965353","doi":"10.1109/tie.2004.825282","title":"A Magnitude/Phase-Locked Loop System Based on Estimation of Frequency and In-Phase/Quadrature-Phase Amplitudes","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Industrial Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":208,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; Control theory (sociology); PLL multibit; Robustness (evolution); Quadrature (astronomy); Phase noise; Electronic engineering; Amplitude; Frequency modulation; Computer science; Engineering; Bandwidth (computing); Physics; Telecommunications","score_opus":0.02178274589004404,"score_gpt":0.2814964414128794,"score_spread":0.25971369552283535,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100965353","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3508256,0.0001858183,0.6474103,0.000059530514,0.00035844053,0.0005229247,0.00009321166,0.00042633712,0.00011786766],"genre_scores_gemma":[0.9976573,0.00007314517,0.0020563854,0.0000135339615,0.000027909186,0.000110330984,0.000017066754,0.000035829413,0.000008500459],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986087,0.00002818102,0.00048022086,0.00026840295,0.00023396187,0.00038053718],"domain_scores_gemma":[0.999434,0.00009029488,0.000084431005,0.00029811997,0.000035881065,0.000057286004],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001445407,0.00027585553,0.0003442951,0.00041311333,0.00009760196,0.000029438761,0.00015537279,0.00035709955,0.00001262659],"category_scores_gemma":[0.000021912878,0.0002801225,0.000065461376,0.0005659836,0.00007976018,0.00016823894,9.441428e-7,0.0008227356,0.0000039686993],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005155913,0.0011161232,0.0000015124299,0.00010322133,0.00006823115,0.0000143770985,0.000050865867,0.89845276,0.012333731,0.0018385209,0.0000130994795,0.08549199],"study_design_scores_gemma":[0.052028283,0.007774844,0.0000033683514,0.0010915889,0.00023974948,0.000024819037,0.00032933414,0.29765338,0.636916,0.002645885,0.0003164935,0.0009763098],"about_ca_topic_score_codex":0.000017152774,"about_ca_topic_score_gemma":0.000041696127,"teacher_disagreement_score":0.6468317,"about_ca_system_score_codex":0.0006115277,"about_ca_system_score_gemma":0.00014187963,"threshold_uncertainty_score":0.9999651},"labels":[],"label_agreement":null},{"id":"W2101088248","doi":"10.1109/tcsi.2010.2052490","title":"A Switching-Based Phase Noise Model for CMOS Ring Oscillators Based on Multiple Thresholds Crossing","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Jitter; Triode; Ring oscillator; Zero crossing; Phase noise; Swing; Transistor; CMOS; Physics; Inverter; Resistor; Electrical engineering; Voltage; Electronic engineering; Optoelectronics; Engineering; Acoustics; Optics","score_opus":0.021015127237982146,"score_gpt":0.2532896788551694,"score_spread":0.23227455161718724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101088248","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29562938,0.000051035153,0.7019566,0.000024186069,0.00094554614,0.0005195011,0.0000901104,0.0005540647,0.00022952909],"genre_scores_gemma":[0.9986546,0.000008536185,0.00081416394,0.00005721888,0.000044918786,0.00024845696,0.0000042447923,0.0000738473,0.000094013805],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986692,0.000012709626,0.00032034764,0.00038048232,0.00023433748,0.00038292515],"domain_scores_gemma":[0.99913615,0.00017854178,0.000056954843,0.0004498098,0.000039757433,0.00013876669],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019640004,0.00031375157,0.00030333633,0.00022450904,0.0006114918,0.00016851249,0.00015515392,0.00023549903,0.0000052493547],"category_scores_gemma":[0.00002608445,0.00028817,0.00013355508,0.00014727273,0.000106475505,0.00013079168,8.1959365e-7,0.00037168388,0.0000017872089],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025497544,0.00008394763,0.000031961397,0.00016330337,0.000033084194,0.0000021841304,0.00010957926,0.8073401,0.16513734,0.000078359684,0.000012863492,0.026981786],"study_design_scores_gemma":[0.0023500384,0.00012319977,0.000006785346,0.00016177754,0.000036315007,0.0000046319324,0.00011911085,0.96819097,0.027461255,0.000025718471,0.0011792335,0.00034096712],"about_ca_topic_score_codex":0.000009111925,"about_ca_topic_score_gemma":0.00004308094,"teacher_disagreement_score":0.7030252,"about_ca_system_score_codex":0.000075385455,"about_ca_system_score_gemma":0.000049560982,"threshold_uncertainty_score":0.999957},"labels":[],"label_agreement":null},{"id":"W2101276691","doi":"10.1109/ccece.2005.1557348","title":"Overview of oversampling clock and data recovery circuits","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Government of Ontario","keywords":"Oversampling; Jitter; Computer science; Phase-locked loop; Electronic circuit; Electronic engineering; Engineering; Bandwidth (computing); Electrical engineering; Telecommunications","score_opus":0.07620090515526091,"score_gpt":0.2976786174843841,"score_spread":0.22147771232912322,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101276691","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5095055,0.06033494,0.32338434,0.000108225875,0.00087462366,0.0003775874,0.0002830862,0.0022555129,0.10287619],"genre_scores_gemma":[0.98629403,0.0034943183,0.009866534,0.000016885779,0.000031121166,0.0000019416125,0.00003138044,0.000013148483,0.00025061888],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99961776,0.0000015589369,0.00012349935,0.00010882557,0.00005284571,0.00009553991],"domain_scores_gemma":[0.9996077,0.000030895237,0.000015901722,0.00033111172,0.0000068054524,0.000007619224],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000043949596,0.000062577215,0.00009574439,0.000032656644,0.000013660109,0.0000069705516,0.00015556382,0.000036723966,0.000030623167],"category_scores_gemma":[0.00001610216,0.000057223886,0.000008525355,0.000071074246,0.000023058015,0.00016946565,0.00013289733,0.000044194465,0.0000028080647],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000062080526,0.00008157994,0.016193325,0.0011549992,0.00016405388,0.000008669844,0.000030521205,0.023313526,0.019189892,0.13298437,0.029150877,0.777722],"study_design_scores_gemma":[0.0022129535,0.00021402676,0.03236379,0.0006785441,0.00015519878,0.00004222605,0.00063783413,0.09109309,0.07570444,0.14712785,0.6479369,0.0018331624],"about_ca_topic_score_codex":0.00002457453,"about_ca_topic_score_gemma":0.000013462573,"teacher_disagreement_score":0.7758888,"about_ca_system_score_codex":0.000009196837,"about_ca_system_score_gemma":0.0000021863516,"threshold_uncertainty_score":0.23335223},"labels":[],"label_agreement":null},{"id":"W2101420721","doi":"10.1109/isqed.2007.50","title":"Comparative Robustness of CML Phase Detectors for Clock and Data Recovery Circuits","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Robustness (evolution); Detector; Electronic circuit; Phase detector; Electronic engineering; Integrated circuit; Offset (computer science); Computer science; Scaling; Physics; Electrical engineering; Optoelectronics; Engineering; Voltage; Mathematics; Telecommunications; Chemistry","score_opus":0.08839324085743464,"score_gpt":0.3579214242411878,"score_spread":0.2695281833837532,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101420721","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38731468,0.00032840128,0.61127573,0.0000031687487,0.00014652344,0.00013551785,0.000070903894,0.00015618838,0.0005688846],"genre_scores_gemma":[0.9836228,0.000075908356,0.016169257,0.0000039400466,0.000022892396,0.0000054645466,0.000028484066,0.000008515716,0.000062768566],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995334,0.0000016631117,0.00015417892,0.00012664706,0.000046016015,0.00013809257],"domain_scores_gemma":[0.9995573,0.000115937175,0.000024285742,0.00026216503,0.000021205304,0.000019086896],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010910009,0.00008036296,0.00015013535,0.00005541852,0.000023282286,0.0000051949683,0.00017699617,0.00004641751,0.0000102949025],"category_scores_gemma":[0.000033090062,0.00007073303,0.000010819736,0.00008328738,0.000047019366,0.00016174786,0.00006923801,0.000048090584,4.7271087e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013701819,0.00022460117,0.0007703452,0.00050174375,0.00036641874,0.000004139023,0.00025411372,0.041602854,0.035999447,0.0033386743,0.008661848,0.9081388],"study_design_scores_gemma":[0.0038019652,0.0006336568,0.00068438787,0.0000890291,0.000077770586,0.000010592103,0.0026173429,0.27909267,0.67841715,0.0016780489,0.032191936,0.0007054229],"about_ca_topic_score_codex":0.0000013313223,"about_ca_topic_score_gemma":0.000023144512,"teacher_disagreement_score":0.9074334,"about_ca_system_score_codex":0.000012730124,"about_ca_system_score_gemma":0.0000031553045,"threshold_uncertainty_score":0.28844094},"labels":[],"label_agreement":null},{"id":"W2101650188","doi":"10.1109/iscas.2007.378308","title":"Crosstalk-Aware Transmitter Pulse-Shaping for Parallel Chip-to-Chip Links","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Crosstalk; Chip; Transmitter; Pulse shaping; Electronic engineering; Computer science; Telecommunications; Engineering; Channel (broadcasting); Physics; Optics","score_opus":0.0322311102471441,"score_gpt":0.2853809809957166,"score_spread":0.25314987074857254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101650188","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07436609,0.0001622557,0.91692233,0.00029275336,0.00032453806,0.000393884,0.000014319169,0.0013889659,0.0061348663],"genre_scores_gemma":[0.93566406,0.00002811324,0.062256698,0.00058955885,0.00012006765,0.00007340163,0.000011850513,0.000049752074,0.0012065042],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99891466,0.0000017134632,0.00025481006,0.000211764,0.000102846265,0.00051423325],"domain_scores_gemma":[0.9995908,0.00006353945,0.000014505802,0.00023573633,0.000026383284,0.000069014764],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001284265,0.00019190299,0.00016939218,0.00010922922,0.00009782915,0.0000330825,0.00022844355,0.00021429549,0.00010890957],"category_scores_gemma":[0.000020438914,0.00017012775,0.000076048025,0.00014217719,0.000035018267,0.00012566883,0.000030875155,0.0002448605,0.000045802484],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016432094,0.0001107809,0.0030377535,0.0005198344,0.00023829244,0.00003135627,0.0012915662,0.044084307,0.017177032,0.0072990167,0.01021436,0.9158314],"study_design_scores_gemma":[0.0049174605,0.0006690632,0.010523141,0.00030986586,0.00008591511,0.000029820954,0.0026144648,0.071497165,0.23050848,0.023234751,0.6524339,0.0031760093],"about_ca_topic_score_codex":0.0000036646113,"about_ca_topic_score_gemma":0.000034851342,"teacher_disagreement_score":0.91265535,"about_ca_system_score_codex":0.000042401105,"about_ca_system_score_gemma":0.0000039855577,"threshold_uncertainty_score":0.6937608},"labels":[],"label_agreement":null},{"id":"W2102199165","doi":"10.1109/icccas.2005.1495296","title":"Analog DLL-based period synthesis circuit","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Period (music); Computer science; Electronic engineering; Engineering; Physics","score_opus":0.01400404520747307,"score_gpt":0.21419451258104738,"score_spread":0.20019046737357432,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102199165","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1394897,0.0009943177,0.49862283,0.0014661447,0.00041687174,0.00026083618,0.00002135688,0.008887529,0.3498404],"genre_scores_gemma":[0.9884894,0.000031158088,0.010827018,0.0000913082,0.000040115763,0.00002944748,0.0000013007209,0.000015325964,0.0004749186],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99954575,0.0000026326024,0.00010227634,0.00009760782,0.00007324313,0.0001785023],"domain_scores_gemma":[0.9997257,0.000030108758,0.000008218318,0.00020460483,0.00000882824,0.000022558397],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000032127715,0.00009401687,0.00009331379,0.00006610263,0.000035655274,0.000013918369,0.00014403099,0.000054954053,0.0008481049],"category_scores_gemma":[0.000034807566,0.0000824896,0.000031750933,0.000100896206,0.000031928168,0.0000854027,0.000014382942,0.00007192046,0.00020192048],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000037109323,0.00006193922,0.0019463281,0.00005430715,0.00007328413,0.000012134178,0.00005909861,0.08107574,0.0070404783,0.010547829,0.007593044,0.8915321],"study_design_scores_gemma":[0.0004908252,0.000054949087,0.0018423328,0.000052393578,0.000046276986,0.000010477797,0.0004427317,0.15917096,0.33715615,0.002050148,0.497762,0.0009207605],"about_ca_topic_score_codex":0.0000011321156,"about_ca_topic_score_gemma":0.000007490686,"teacher_disagreement_score":0.89061135,"about_ca_system_score_codex":0.000048751343,"about_ca_system_score_gemma":0.000004481718,"threshold_uncertainty_score":0.9286154},"labels":[],"label_agreement":null},{"id":"W2102674458","doi":"10.1109/tns.2007.903183","title":"A Fine Resolution TDC Architecture for Next Generation PET Imaging","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Nuclear Science","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":119,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Effective number of bits; CMOS; Least significant bit; Time-to-digital converter; Electronic engineering; Differential nonlinearity; Calibration; Linearity; Computer science; Physics; Engineering; Jitter; Clock signal","score_opus":0.02519058125555801,"score_gpt":0.2576902721773037,"score_spread":0.23249969092174572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102674458","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13165066,0.000022671336,0.866608,0.00015938042,0.0006602473,0.00014285342,0.0000081072685,0.00049854536,0.00024952338],"genre_scores_gemma":[0.94853663,0.000017006605,0.05126945,0.00005366443,0.000043362663,0.000010005825,3.006873e-7,0.000016554974,0.000053010812],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992253,0.000002577674,0.00012432862,0.00019771878,0.00016459363,0.00028544158],"domain_scores_gemma":[0.99968696,0.000025469464,0.000016743854,0.00019249273,0.000037460577,0.00004088528],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022034215,0.00009453706,0.00006276811,0.00022649938,0.00038725752,0.000055916535,0.0001988045,0.000023880983,0.0000198698],"category_scores_gemma":[0.000010521141,0.000091686394,0.000034539153,0.00040009047,0.00018487989,0.0003331702,0.0000013805407,0.00014808915,0.00001619173],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014728847,0.000024443007,9.705141e-7,0.000010459389,0.000003880365,0.0000022142874,0.00013592874,0.46834394,0.22751562,0.0002101623,0.00025481932,0.3034828],"study_design_scores_gemma":[0.00022498902,0.00007249653,0.000045974673,0.00001788911,0.00000831683,0.00002437921,0.00014366195,0.9153038,0.07545677,0.00022276008,0.008298102,0.0001808095],"about_ca_topic_score_codex":0.0000026967189,"about_ca_topic_score_gemma":0.00003410061,"teacher_disagreement_score":0.816886,"about_ca_system_score_codex":0.00010887954,"about_ca_system_score_gemma":0.0000103437105,"threshold_uncertainty_score":0.37388626},"labels":[],"label_agreement":null},{"id":"W2103870429","doi":"10.1109/iscas.2000.857413","title":"Generation of accurate on-chip time-constants using a monolithic CMOS PLL with hybrid analog and digital control","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage-controlled oscillator; Phase-locked loop; CMOS; Transconductance; Capacitor; Crystal oscillator; Chip; Transistor; Electrical engineering; Electronic engineering; Materials science; Electronic circuit; Charge pump; Optoelectronics; Voltage; Phase noise; Engineering; Resonator","score_opus":0.04094451071661498,"score_gpt":0.2244583308454653,"score_spread":0.1835138201288503,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103870429","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9356395,0.00024280258,0.05995678,0.000015582675,0.000028623004,0.00013442642,0.000038127488,0.00022360898,0.0037205669],"genre_scores_gemma":[0.9981219,0.00005668976,0.0016683679,0.000022258979,0.0000149333255,0.000004171029,0.0000028571737,0.0000125172755,0.000096274234],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99953014,0.0000037214143,0.00013825533,0.00011402937,0.00007757352,0.0001363072],"domain_scores_gemma":[0.9997743,0.000026349519,0.000031416683,0.00012592504,0.000020230462,0.000021825534],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000021224565,0.000112296206,0.00014233285,0.00006461126,0.00003238251,0.000029721934,0.000051963118,0.000032164568,0.000039587798],"category_scores_gemma":[0.000017555089,0.00008517876,0.000012231388,0.00007110055,0.000065015614,0.00022609434,0.000012139165,0.00006974825,0.000008361965],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001823979,0.00032652557,0.016681932,0.00020810695,0.00096167304,0.000104516315,0.00040482607,0.5335258,0.13362508,0.005049178,0.0019935938,0.30693635],"study_design_scores_gemma":[0.000707666,0.00012750398,0.00009515724,0.000030671737,0.00001615038,0.000018806633,0.00003880301,0.973259,0.025191251,0.00023191035,0.00011746082,0.00016565272],"about_ca_topic_score_codex":0.0000015757406,"about_ca_topic_score_gemma":0.0000010978681,"teacher_disagreement_score":0.43973315,"about_ca_system_score_codex":0.000019620273,"about_ca_system_score_gemma":0.000002642081,"threshold_uncertainty_score":0.3473489},"labels":[],"label_agreement":null},{"id":"W2104292291","doi":"10.1109/iscas.2007.378604","title":"Current-Mode Phase-Locked Loops with Low Supply Voltage Sensitivity","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; CMOS; Inductor; Capacitor; Electronic engineering; Inductance; Electrical engineering; Topology (electrical circuits); Computer science; Voltage; Phase noise; Engineering","score_opus":0.00798342494131778,"score_gpt":0.2703569343291593,"score_spread":0.26237350938784154,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104292291","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4317591,0.00013580477,0.56285816,0.0000134655465,0.00020147959,0.00011226542,0.000014549393,0.0012878285,0.0036173603],"genre_scores_gemma":[0.9941233,0.00007285742,0.005431985,0.000022036873,0.00005463279,0.000004172643,0.000016419155,0.000026159732,0.0002484626],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991609,0.0000034606871,0.00014548654,0.00017220566,0.00014411863,0.00037386347],"domain_scores_gemma":[0.99959695,0.00004974075,0.000018779348,0.0002535238,0.000028808505,0.000052171035],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011160632,0.00017573463,0.00015270336,0.00008564105,0.000043928503,0.000014786959,0.00009005025,0.00006101215,0.0000634745],"category_scores_gemma":[0.000016138913,0.00013821627,0.000026272497,0.0001896968,0.00007542897,0.00016312583,0.000037057565,0.0002079742,0.00005797835],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001236234,0.00044043345,0.009261793,0.000192653,0.00012459038,0.00023265481,0.00018872424,0.006574603,0.07948605,0.0052950094,0.006519608,0.89156026],"study_design_scores_gemma":[0.004119898,0.00033354817,0.0029758194,0.00018937846,0.00005190651,0.00006647467,0.000780047,0.06252229,0.83624834,0.0015561791,0.089815974,0.0013401352],"about_ca_topic_score_codex":0.000009375402,"about_ca_topic_score_gemma":0.000120807425,"teacher_disagreement_score":0.8902201,"about_ca_system_score_codex":0.000051743235,"about_ca_system_score_gemma":0.00000632887,"threshold_uncertainty_score":0.5636296},"labels":[],"label_agreement":null},{"id":"W2104515310","doi":"10.1109/newcas.2005.1496689","title":"A 6.25Gb/s pipelined half-rate decision feedback equalizer for high speed backplane data communications","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Computer science; Interleaving; CMOS; Equalizer; Intersymbol interference; Electronic engineering; Computer hardware; Real-time computing; Decoding methods; Telecommunications; Engineering","score_opus":0.08324616529265129,"score_gpt":0.3347999130133209,"score_spread":0.25155374772066963,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104515310","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009630395,0.0011500382,0.97266257,0.003924817,0.0004374241,0.0006672305,0.00040836536,0.0022410178,0.00887815],"genre_scores_gemma":[0.4050988,0.0012676419,0.58976835,0.00022439529,0.00010470252,0.000026371381,0.00083216495,0.000042970234,0.0026346014],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.999067,0.00001059209,0.00033604715,0.0002260556,0.000097572134,0.00026270415],"domain_scores_gemma":[0.99721074,0.00043006908,0.000036973048,0.0022360282,0.000046247525,0.000039949336],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022072636,0.00016427413,0.00018418561,0.000074978314,0.000104011895,0.000040331626,0.0014409515,0.00009973671,0.00024301953],"category_scores_gemma":[0.00020514784,0.0001413854,0.000025421768,0.00014926345,0.000063791005,0.00034794863,0.00056039717,0.00012431636,0.00026526628],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009689272,0.00022884764,0.00010423285,0.00009191721,0.00018303675,0.0000017353299,0.00008903517,0.02006839,0.0077809272,0.05667717,0.32476893,0.5899089],"study_design_scores_gemma":[0.0011360113,0.00003824935,0.000083880375,0.00004254805,0.00003108366,0.0000028252841,0.00014136884,0.27552375,0.0055100047,0.007963847,0.70919776,0.00032868164],"about_ca_topic_score_codex":0.000015249356,"about_ca_topic_score_gemma":0.00027146898,"teacher_disagreement_score":0.58958024,"about_ca_system_score_codex":0.00004516134,"about_ca_system_score_gemma":0.000009835725,"threshold_uncertainty_score":0.5765529},"labels":[],"label_agreement":null},{"id":"W2104527807","doi":"10.1109/tcomm.2008.060347","title":"Performance Improvement of Non-Data-Aided Feedforward Symbol Timing Estimation Using the \"Better Than\" Raised-Cosine Pulse","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Communications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Raised-cosine filter; Pulse (music); Computer science; Trigonometric functions; Symbol (formal); Pulse shaping; Discrete cosine transform; Electronic engineering; Algorithm; Mathematics; Engineering; Telecommunications; Artificial intelligence; Physics; Bandwidth (computing); Power (physics)","score_opus":0.07818573419489822,"score_gpt":0.3004064761627917,"score_spread":0.2222207419678935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104527807","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30322933,0.000079162375,0.69512236,0.00031337305,0.00015360002,0.00031641402,0.000066923734,0.00019020437,0.00052862905],"genre_scores_gemma":[0.96410316,0.0010267886,0.03462756,0.000036186462,0.00001039945,0.0000915016,0.000036052435,0.000024713188,0.00004365311],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991361,0.000017003666,0.000358362,0.00013939283,0.00016670201,0.0001824264],"domain_scores_gemma":[0.99740976,0.00012185512,0.000082973296,0.0023012292,0.000060698127,0.000023470535],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012208192,0.00015760712,0.000162732,0.00012779616,0.0006009291,0.000013549752,0.0010765775,0.00006686181,0.000036198446],"category_scores_gemma":[0.0000064620467,0.00013184626,0.000054519387,0.00032041853,0.00023311604,0.00040120917,0.000021978552,0.00034000317,0.000012052872],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016876847,0.000246118,0.00013054292,0.00008479724,0.00019738135,5.160624e-7,0.00074506196,0.83545893,0.04435661,0.000015693482,0.00026268134,0.11848478],"study_design_scores_gemma":[0.00026461302,0.000045717912,0.00036056963,0.00007982794,0.00005977015,0.0000091944885,0.00019432252,0.91934294,0.079211965,0.000031181044,0.00025070345,0.00014921691],"about_ca_topic_score_codex":0.000025648753,"about_ca_topic_score_gemma":0.00001448967,"teacher_disagreement_score":0.66087383,"about_ca_system_score_codex":0.00008379916,"about_ca_system_score_gemma":0.000023304588,"threshold_uncertainty_score":0.53765345},"labels":[],"label_agreement":null},{"id":"W2104639224","doi":"10.1109/tcsii.2002.806764","title":"Corrections to \"Analysis of a half-rate bang-bang phase-locked loop\"","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Physics; Loop (graph theory); Phase (matter); Mathematics; Quantum mechanics; Combinatorics","score_opus":0.02615747414705454,"score_gpt":0.2398937233015544,"score_spread":0.21373624915449985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104639224","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19779225,0.0013711819,0.79822844,0.000018271041,0.00015163129,0.00015695288,0.00010316432,0.0002598318,0.001918274],"genre_scores_gemma":[0.9991729,0.00009524425,0.000014749356,0.00001586639,0.000018562,0.000031845924,0.0000045415263,0.000018711857,0.0006275392],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989948,0.000011001497,0.000354725,0.0002597089,0.00014654727,0.0002331893],"domain_scores_gemma":[0.99959123,0.000060542483,0.00005984905,0.00011659508,0.000065434375,0.000106370884],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007367172,0.00020056231,0.00038145043,0.00050714024,0.00033772492,0.00016895814,0.00007670202,0.00009130782,0.000021204305],"category_scores_gemma":[0.0000048357892,0.0001822788,0.000079134974,0.0009213158,0.00008167505,0.00037897067,0.000002281035,0.00014388624,0.0000027213594],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000091782,0.0002238836,0.000104313345,0.00021782248,0.0006230088,0.000006470971,0.00075257936,0.18045937,0.0043688193,0.000060327267,0.00005682952,0.8131174],"study_design_scores_gemma":[0.0008343614,0.00056149584,0.000063828644,0.00037771693,0.00073818065,0.000026298165,0.001913663,0.9890244,0.004138369,0.00008908809,0.0016304412,0.0006021564],"about_ca_topic_score_codex":0.000018443741,"about_ca_topic_score_gemma":0.000022658538,"teacher_disagreement_score":0.81251526,"about_ca_system_score_codex":0.000033057157,"about_ca_system_score_gemma":0.0000061564297,"threshold_uncertainty_score":0.7433114},"labels":[],"label_agreement":null},{"id":"W2104662540","doi":"10.1109/test.1997.639691","title":"On-chip measurement of the jitter transfer function of charge-pump phase-locked loops","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Transfer function; Phase-locked loop; Charge pump; Electronic engineering; Phase noise; Quantization (signal processing); Delta-sigma modulation; Chip; Computer science; Control theory (sociology); Physics; Electrical engineering; Engineering; Voltage; Algorithm; Telecommunications; CMOS","score_opus":0.03568497047591948,"score_gpt":0.21503759540148715,"score_spread":0.17935262492556767,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104662540","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.85047483,0.00034698128,0.12047717,0.0002547799,0.00069123233,0.00036566454,0.0000137091065,0.00041594342,0.02695971],"genre_scores_gemma":[0.9994071,0.000046304875,0.000072121846,0.00005316023,0.000013078045,0.000012720266,5.0471294e-7,0.00001153507,0.0003834848],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999367,0.0000067972464,0.00018471468,0.00008359576,0.00023907384,0.00011881825],"domain_scores_gemma":[0.9996871,0.000011433838,0.000014280601,0.00024522847,0.00003116872,0.000010794464],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006259674,0.00009714254,0.0001193797,0.000043863474,0.00002216911,0.0000021035721,0.00013164543,0.00004973529,0.00090651755],"category_scores_gemma":[0.0000139451695,0.0000617044,0.00005824704,0.00011795806,0.000043340104,0.00004313114,0.000010271092,0.000092029884,0.000020497999],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011167283,0.001054001,0.0007537037,0.0003914791,0.0005543131,0.0000011258542,0.00060113997,0.0077482197,0.7321014,0.027644848,0.019559158,0.20947894],"study_design_scores_gemma":[0.0011335192,0.00022476281,0.00030923483,0.000058428737,0.000035519104,4.831763e-7,0.00007678814,0.004913845,0.98654395,0.0010657875,0.0054993946,0.0001382631],"about_ca_topic_score_codex":0.0000011868948,"about_ca_topic_score_gemma":0.000002100508,"teacher_disagreement_score":0.25444257,"about_ca_system_score_codex":0.000025674146,"about_ca_system_score_gemma":0.0000014053808,"threshold_uncertainty_score":0.99257314},"labels":[],"label_agreement":null},{"id":"W2105014900","doi":"10.1109/iscas.2008.4541723","title":"An alias-locked loop frequency synthesis architecture","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Phase-locked loop; Alias; Frequency divider; Loop (graph theory); Aliasing; Computer science; CMOS; Delay-locked loop; Electronic engineering; Engineering; Filter (signal processing); Telecommunications; Jitter; Mathematics","score_opus":0.014286629951909775,"score_gpt":0.22232847276256776,"score_spread":0.208041842810658,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105014900","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8378124,0.0003896903,0.1149482,0.00014019737,0.00026605887,0.00013505964,0.00001171117,0.0045391875,0.04175747],"genre_scores_gemma":[0.9592774,0.00020319462,0.039907727,0.0000430099,0.000038598573,0.000029226803,0.0000026775433,0.000023631921,0.00047454273],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994374,0.000005893884,0.00011504383,0.00013597848,0.00009182605,0.00021387337],"domain_scores_gemma":[0.9995796,0.000029188637,0.000009823989,0.00033080252,0.0000113056285,0.000039273727],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000021945014,0.0001294005,0.000117267096,0.00007009368,0.00006860496,0.000006386207,0.00022890983,0.00007998266,0.00030507197],"category_scores_gemma":[0.000031919375,0.00010539101,0.000028801202,0.00012137664,0.00006989742,0.0001046291,0.000018525856,0.00012601691,0.00006618048],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022585229,0.0003255188,0.018767929,0.00022552513,0.00035861184,0.00038703132,0.0013126049,0.06466797,0.19848089,0.018603144,0.018124826,0.6787234],"study_design_scores_gemma":[0.0007539104,0.0003162002,0.0067738825,0.0000872276,0.00006988944,0.00031874102,0.0011804138,0.015808234,0.8942501,0.04000567,0.03812813,0.0023076257],"about_ca_topic_score_codex":0.000009130543,"about_ca_topic_score_gemma":0.00001241451,"teacher_disagreement_score":0.6957692,"about_ca_system_score_codex":0.00002350692,"about_ca_system_score_gemma":0.0000045494367,"threshold_uncertainty_score":0.42977208},"labels":[],"label_agreement":null},{"id":"W2105073163","doi":"10.1109/rfic.2003.1213946","title":"A 1.8 V monolithic CMOS nested-loop frequency synthesizer for GSM receivers at 1.8 GHz","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Voltage-controlled oscillator; Phase noise; Frequency synthesizer; dBc; CMOS; Electrical engineering; Capacitor; Phase-locked loop; Frequency multiplier; Materials science; Electronic engineering; Engineering; Voltage","score_opus":0.015880429964556964,"score_gpt":0.22305101557400736,"score_spread":0.2071705856094504,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105073163","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.62462556,0.0024610716,0.111090235,0.00038109237,0.0019179322,0.0016152505,0.000046786347,0.0073461104,0.25051594],"genre_scores_gemma":[0.8848948,0.0006281486,0.09594064,0.0001724785,0.00004266464,0.000380302,0.0000075930598,0.00010590794,0.017827455],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991253,0.00000879395,0.00019458882,0.00021184569,0.000092693335,0.0003668047],"domain_scores_gemma":[0.99947387,0.00009913817,0.000024798435,0.0003257687,0.00003061554,0.000045812914],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008607218,0.00018897418,0.00017739144,0.00007345175,0.00009810324,0.00001496664,0.00018133521,0.00015147058,0.00039737867],"category_scores_gemma":[0.00019454033,0.00016659552,0.000063832485,0.00015098677,0.00005277237,0.0001494379,0.000024186744,0.00011165571,0.00015250672],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013627013,0.00044604845,0.016921345,0.0015862413,0.0014251247,0.00010479937,0.0014078992,0.029209588,0.17711246,0.42946053,0.1257118,0.21647792],"study_design_scores_gemma":[0.0018489292,0.00023884588,0.0005326688,0.00013237057,0.000113880364,0.00004888792,0.0014901046,0.006753414,0.5051892,0.075476654,0.40648496,0.0016900835],"about_ca_topic_score_codex":0.0000050231274,"about_ca_topic_score_gemma":0.000011454015,"teacher_disagreement_score":0.35398385,"about_ca_system_score_codex":0.00015095512,"about_ca_system_score_gemma":0.000009781254,"threshold_uncertainty_score":0.6793568},"labels":[],"label_agreement":null},{"id":"W2106004160","doi":"10.1109/iscas.2000.858796","title":"Stability and transient behavior of Bode-type variable-amplitude digital equalizers with dynamic variable multiplier variations","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Multiplier (economics); Control theory (sociology); Amplitude; Mathematics; Transient (computer programming); BIBO stability; Bode plot; Stability (learning theory); Transient response; Variable (mathematics); Computer science; Transfer function; Nonlinear system; Engineering; Mathematical analysis; Physics","score_opus":0.017962969104411634,"score_gpt":0.2263435679831101,"score_spread":0.20838059887869845,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106004160","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19795929,0.00018811521,0.7853504,0.000018184513,0.00012953373,0.0004015431,0.00012633747,0.0006321443,0.01519446],"genre_scores_gemma":[0.93208766,0.000055491284,0.067517,0.0000064756596,0.0000030200656,0.000037393882,0.00001480134,0.000020581776,0.00025755892],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99917763,0.000005829644,0.0002452042,0.00020458586,0.00013549966,0.00023127392],"domain_scores_gemma":[0.99950147,0.0000723125,0.000029688628,0.0002957958,0.000056125496,0.00004464026],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000060798244,0.00015993597,0.00019425734,0.000056438457,0.000050793114,0.000031831787,0.00011136129,0.0000834942,0.0004933998],"category_scores_gemma":[0.00003168216,0.00013167644,0.000016562688,0.00026524265,0.00010251549,0.00029015864,0.000033259334,0.000111149115,0.0000038600742],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039467082,0.0071608014,0.095866054,0.0024056935,0.0021753188,0.000039186813,0.006887217,0.23120692,0.2317873,0.2860362,0.0015186191,0.13452204],"study_design_scores_gemma":[0.007228043,0.0016304208,0.015510726,0.00024169715,0.00072980666,0.000063179665,0.0033131961,0.92134154,0.014113674,0.009605272,0.023212811,0.003009625],"about_ca_topic_score_codex":0.000011900356,"about_ca_topic_score_gemma":0.0000059080903,"teacher_disagreement_score":0.7341284,"about_ca_system_score_codex":0.00005468764,"about_ca_system_score_gemma":0.0000072487333,"threshold_uncertainty_score":0.54023814},"labels":[],"label_agreement":null},{"id":"W2106028996","doi":"10.1109/iceee.2004.1433889","title":"High-speed serial I/O trends, standards and techniques","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Compensation (psychology); Swing; Serial communication; Cover (algebra); Electronic engineering; Interconnection; Embedded system; Telecommunications; Engineering","score_opus":0.006659432540222005,"score_gpt":0.24683525664523587,"score_spread":0.24017582410501387,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106028996","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6790803,0.0018114935,0.08617793,0.0019548084,0.0010297318,0.0003380406,0.00020641058,0.021875028,0.20752622],"genre_scores_gemma":[0.9236282,0.00045876644,0.07411539,0.000038319635,0.00015739806,0.0000071176346,0.000004271485,0.000017422017,0.0015731223],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996027,0.0000017989586,0.00009312431,0.00008577995,0.000087056105,0.00012956421],"domain_scores_gemma":[0.99984324,0.0000060232533,0.0000072956086,0.000110810775,0.00001346031,0.000019196466],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000046151574,0.00008787044,0.00009227689,0.00006803704,0.000026920803,0.00001725782,0.00006577219,0.00005947407,0.00025831102],"category_scores_gemma":[0.0000075504736,0.00007278913,0.000010933298,0.00007304901,0.000035642166,0.00013343808,0.000035505167,0.00006588053,0.0000039730926],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007821622,0.0000081431335,0.000054027783,0.000009087006,0.000016902843,0.0000013444136,0.000025126017,0.0003669567,0.009222883,0.00992753,0.017411968,0.9629482],"study_design_scores_gemma":[0.00028624342,0.000059521884,0.000106875035,0.00000928526,0.000006490149,0.000004365726,0.000055511562,0.0008240537,0.3797864,0.001613767,0.61703956,0.00020791321],"about_ca_topic_score_codex":0.0000035796677,"about_ca_topic_score_gemma":0.000015592346,"teacher_disagreement_score":0.9627403,"about_ca_system_score_codex":0.000044062686,"about_ca_system_score_gemma":0.000002484408,"threshold_uncertainty_score":0.29682544},"labels":[],"label_agreement":null},{"id":"W2107233725","doi":"10.1109/aps.1997.630230","title":"A Ka-band GaInP/GaAs HBT receiver","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Local Multipoint Distribution Service; Heterojunction bipolar transistor; Ka band; Gallium arsenide; Optoelectronics; Monolithic microwave integrated circuit; Materials science; Electrical engineering; Transistor; Telecommunications; Computer science; Engineering; Bipolar junction transistor; Voltage","score_opus":0.01940445241608634,"score_gpt":0.19692430787538448,"score_spread":0.17751985545929813,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107233725","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07780867,0.00166867,0.027634904,0.0003630633,0.00059256883,0.0001551607,0.0000049268638,0.003920056,0.887852],"genre_scores_gemma":[0.9799343,0.0007791155,0.0044996073,0.000083706866,0.000035388042,0.000012380863,0.000001001929,0.000016109692,0.0146384025],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995997,0.0000018887262,0.00008276245,0.00008767239,0.00006187525,0.00016611656],"domain_scores_gemma":[0.9997829,0.000013993296,0.000006455172,0.00016879717,0.000007788358,0.000020048463],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000017022738,0.000082885774,0.000073518524,0.000040657393,0.000028660825,0.000010651049,0.00010643229,0.000052606018,0.0018239544],"category_scores_gemma":[0.000013613872,0.0000694439,0.000019860903,0.00009674696,0.000028869154,0.00009075175,0.000015861067,0.00008443788,0.00046041518],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000053647873,0.00009610191,0.0021912628,0.000084024745,0.00013912376,0.000048416303,0.00045740884,0.0075252294,0.009511934,0.0118767,0.4927332,0.47533122],"study_design_scores_gemma":[0.0005475693,0.000063969426,0.00038934618,0.000026202588,0.000012679483,0.000011060175,0.000270353,0.02450674,0.05833983,0.0060034427,0.9093428,0.00048600606],"about_ca_topic_score_codex":0.0000014044978,"about_ca_topic_score_gemma":0.000002616303,"teacher_disagreement_score":0.9021256,"about_ca_system_score_codex":0.000022993858,"about_ca_system_score_gemma":4.2745012e-7,"threshold_uncertainty_score":0.9990885},"labels":[],"label_agreement":null},{"id":"W2107886524","doi":"10.1109/iscas.1999.780647","title":"A quadrature output voltage controlled ring oscillator based on three-stage sub-feedback loops","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"National Research Council Canada; Instituto de Telecomunicações; National Science Council","keywords":"Ring oscillator; Delay line oscillator; Topology (electrical circuits); Transconductance; Vackář oscillator; Feedback loop; Voltage; Variable-frequency oscillator; CMOS; Physics; Voltage-controlled oscillator; Control theory (sociology); Electrical engineering; Computer science; Transistor; Engineering; Optoelectronics","score_opus":0.012010463052440738,"score_gpt":0.21689325167703516,"score_spread":0.20488278862459441,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107886524","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22866786,0.0010245371,0.5316039,0.00013539496,0.0016266315,0.0013435164,0.000046516063,0.0051530893,0.23039863],"genre_scores_gemma":[0.99228764,0.000032658925,0.0040629837,0.0001915561,0.000035145295,0.000060107817,0.000004474483,0.00005247952,0.003272961],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99874425,0.000013699405,0.00028014721,0.00028450423,0.00023396504,0.00044345646],"domain_scores_gemma":[0.99924415,0.00011635873,0.000043290045,0.0004913639,0.00003421046,0.00007061491],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001596251,0.00031519044,0.0003915799,0.00014575434,0.00009264649,0.00005034599,0.00020944577,0.00020089126,0.00024699228],"category_scores_gemma":[0.00019289572,0.00024815853,0.00011437322,0.00024508356,0.000052542,0.00011738922,0.000023828077,0.00034384982,0.0001263551],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007166828,0.00046525395,0.011594398,0.00051229267,0.000586803,0.00021353277,0.00015829623,0.7244847,0.05113635,0.1653621,0.014904749,0.02986483],"study_design_scores_gemma":[0.022310188,0.0004765914,0.0012619934,0.00022342883,0.00009403984,0.0000061651835,0.0006903881,0.58627623,0.15583634,0.004107201,0.2265022,0.0022152464],"about_ca_topic_score_codex":0.0000026433613,"about_ca_topic_score_gemma":0.000030314755,"teacher_disagreement_score":0.7636198,"about_ca_system_score_codex":0.00009398448,"about_ca_system_score_gemma":0.000017157734,"threshold_uncertainty_score":0.9999971},"labels":[],"label_agreement":null},{"id":"W2107974796","doi":"10.1109/iscas.2005.1465726","title":"Fully-Differential 13 Gbps Clock Recovery Circuit for OC-255 SONET Applications","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Synchronous optical networking; Varicap; Clock recovery; CMOS; Gigabit; Phase-locked loop; Electronic engineering; Clock rate; Power consumption; Electrical engineering; Low-power electronics; SerDes; Power (physics); Computer science; Jitter; Engineering; Clock signal; Physics; Telecommunications; Capacitance","score_opus":0.015246272148707765,"score_gpt":0.23176524525337222,"score_spread":0.21651897310466445,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107974796","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009271699,0.0002448236,0.9739974,0.00017994877,0.0002668579,0.00047680555,0.000047960053,0.0014913281,0.0140231615],"genre_scores_gemma":[0.9611232,0.00035056917,0.032179248,0.00012836992,0.00052246114,0.0009660613,0.00007105141,0.000050131373,0.0046088705],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99930924,0.0000020110494,0.00018347971,0.0001714767,0.00007412436,0.00025966935],"domain_scores_gemma":[0.99960846,0.000040838375,0.000021163278,0.00027688136,0.000020866688,0.000031779982],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00002738969,0.00013254416,0.0001267796,0.00006255683,0.00007414527,0.000023892506,0.0002020617,0.000100812904,0.00028451093],"category_scores_gemma":[0.000010379874,0.00012594927,0.000058130416,0.00008899293,0.00002685518,0.00012733859,0.00003851493,0.000097093514,0.00013555777],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012267223,0.00010553286,0.00012464418,0.00009950284,0.00012816921,3.4949142e-7,0.000041409672,0.01720857,0.00938229,0.055626743,0.059778214,0.8574923],"study_design_scores_gemma":[0.0004988373,0.000050312196,0.000119471966,0.000008796808,0.000026693022,0.0000022393185,0.00009523867,0.015401102,0.016766021,0.017208606,0.94948065,0.0003420517],"about_ca_topic_score_codex":0.0000015244173,"about_ca_topic_score_gemma":0.000020640793,"teacher_disagreement_score":0.95185155,"about_ca_system_score_codex":0.00005956099,"about_ca_system_score_gemma":0.0000056151766,"threshold_uncertainty_score":0.5136062},"labels":[],"label_agreement":null},{"id":"W2109017402","doi":"10.1109/cicc.1995.518196","title":"Inductorless oscillator design for personal communications devices-a 1.2 μm CMOS process case study","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Industry Canada; CMC Microsystems","keywords":"Phase noise; Voltage-controlled oscillator; dBc; CMOS; Digitally controlled oscillator; Electrical engineering; Ring oscillator; Electronic engineering; Frequency synthesizer; Frequency offset; Dissipation; Offset (computer science); Phase-locked loop; Computer science; Engineering; Delay line oscillator; Physics; Voltage","score_opus":0.14547096244325086,"score_gpt":0.33076512962940346,"score_spread":0.1852941671861526,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109017402","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8985119,0.0008789195,0.09551727,0.0001487643,0.00017891807,0.0015250427,0.000020220165,0.0017182756,0.0015007271],"genre_scores_gemma":[0.983964,0.000036961985,0.01528443,0.000028422372,0.00002292199,0.0004009618,0.0000016606352,0.000026449763,0.00023415923],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99937296,0.000013345364,0.0001704342,0.00014712119,0.000092898794,0.00020323401],"domain_scores_gemma":[0.9994072,0.00011242055,0.000024239558,0.0003631409,0.000058195226,0.000034834924],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000087461245,0.00013868832,0.00013378811,0.00006532431,0.000207996,0.00002950219,0.0003269283,0.000058773952,0.00007414973],"category_scores_gemma":[0.00003261036,0.00012066231,0.000025588708,0.0001839564,0.000054118602,0.00016813425,0.00006250063,0.00012999358,0.000016825568],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000079459955,0.0073069134,0.06270066,0.0018016527,0.0027263155,0.000979527,0.10439232,0.028232228,0.0026426865,0.0037100955,0.04764157,0.7377866],"study_design_scores_gemma":[0.0019300111,0.00050155015,0.0001435054,0.00004225275,0.00012364826,0.00045140265,0.100963235,0.8758242,0.0024332614,0.00057636655,0.01602231,0.0009882154],"about_ca_topic_score_codex":0.000008277228,"about_ca_topic_score_gemma":0.000060418348,"teacher_disagreement_score":0.847592,"about_ca_system_score_codex":0.000052049643,"about_ca_system_score_gemma":0.00000529023,"threshold_uncertainty_score":0.49204662},"labels":[],"label_agreement":null},{"id":"W2109052776","doi":"10.1109/rfic.2008.4561419","title":"A 38-Gb/s 2-tap transversal equalizer in 0.13-&amp;#x03BC;m CMOS using a microstrip delay element","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Equalizer; Transversal (combinatorics); CMOS; Microstrip; Electronic engineering; Physics; Computer science; Telecommunications; Engineering; Mathematics; Channel (broadcasting); Mathematical analysis","score_opus":0.055394234236134904,"score_gpt":0.2755960103845386,"score_spread":0.22020177614840372,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109052776","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8179606,0.00042242627,0.1762682,0.000033183365,0.00020880891,0.00030179988,0.000014647382,0.00075239374,0.0040379083],"genre_scores_gemma":[0.9607424,0.0003668282,0.038127985,0.00007098943,0.000032480082,0.00004875388,0.000010018005,0.000040022536,0.00056048966],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99869657,0.000012787438,0.00037452343,0.00023780485,0.00018001588,0.00049829314],"domain_scores_gemma":[0.99959975,0.000026389287,0.000026612912,0.00027993578,0.000019477056,0.00004784475],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008471817,0.00023756959,0.00024126204,0.00017759608,0.00007721563,0.000014033855,0.00021836562,0.00013504537,0.00035144744],"category_scores_gemma":[0.000016695489,0.00022514517,0.000064705506,0.00032123915,0.00008157556,0.00018463244,0.00005129426,0.00023025527,0.00005115606],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023147068,0.001021073,0.05277845,0.00048806245,0.0006415521,0.0008288795,0.008387515,0.32185748,0.55285597,0.0074378164,0.012833008,0.040638752],"study_design_scores_gemma":[0.01344117,0.00048203763,0.00387606,0.00042235816,0.00016153925,0.00074432144,0.0046004932,0.14305237,0.27932078,0.0044201226,0.54437906,0.005099727],"about_ca_topic_score_codex":0.00006844951,"about_ca_topic_score_gemma":0.0000878956,"teacher_disagreement_score":0.531546,"about_ca_system_score_codex":0.00018955956,"about_ca_system_score_gemma":0.000019774227,"threshold_uncertainty_score":0.9181154},"labels":[],"label_agreement":null},{"id":"W2109097420","doi":"10.1109/iscas.2007.378078","title":"CMOS Current-controlled Oscillators","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Duty cycle; Electronic circuit; CMOS; Waveform; Electronic engineering; Voltage; Electrical engineering; Power (physics); Dissipation; Ring oscillator; Computer science; Engineering; Physics","score_opus":0.008549453441153935,"score_gpt":0.2503125366667312,"score_spread":0.24176308322557727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109097420","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31129923,0.0030644834,0.49313715,0.000045349123,0.0042897994,0.00040442115,0.000002379639,0.005365739,0.18239143],"genre_scores_gemma":[0.99630046,0.00015652437,0.0029788604,0.000015022527,0.000055173543,0.000007503287,8.1556755e-7,0.0000116266065,0.0004740445],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994916,0.000001184326,0.00014251137,0.0000765693,0.000077438286,0.00021070759],"domain_scores_gemma":[0.99978596,0.00003125173,0.000010002988,0.00013557334,0.000010404709,0.000026794576],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009398521,0.000084964224,0.00011770704,0.0000684317,0.000025628575,0.000007339453,0.00009801129,0.00003880002,0.00010433677],"category_scores_gemma":[0.000027569831,0.00006525102,0.0000344183,0.00011081178,0.000021434884,0.000061672225,0.000021229525,0.00008911801,0.00008810938],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043673732,0.000038241455,0.0057291677,0.000036489528,0.00007806849,0.00000734812,0.000056588135,0.0015098103,0.0034645374,0.021967417,0.011510408,0.95555824],"study_design_scores_gemma":[0.0066918605,0.0000761945,0.0020914534,0.00003900296,0.000035730347,0.0000067990686,0.00057255756,0.014916279,0.06294974,0.012233927,0.8994942,0.0008922859],"about_ca_topic_score_codex":5.405074e-7,"about_ca_topic_score_gemma":0.0000037247933,"teacher_disagreement_score":0.95466596,"about_ca_system_score_codex":0.000027429578,"about_ca_system_score_gemma":0.0000018163471,"threshold_uncertainty_score":0.26608592},"labels":[],"label_agreement":null},{"id":"W2109120677","doi":"10.1109/bmas.2005.1518197","title":"A multiple-rotating-clock-phase architecture for digital data recovery circuits using verilog-A","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Verilog; Computer science; Oversampling; Computer hardware; Phase-locked loop; Cadence; Electronic engineering; Field-programmable gate array; Engineering; Telecommunications; Bandwidth (computing)","score_opus":0.056844749387067725,"score_gpt":0.3091314966072599,"score_spread":0.2522867472201922,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109120677","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1537995,0.00026835475,0.8420974,0.000059374044,0.00024377962,0.0003542656,0.00057621225,0.0011356653,0.0014654098],"genre_scores_gemma":[0.83516216,0.000023378912,0.16402033,0.00006022107,0.00020764323,0.000027142667,0.00022481078,0.000050009497,0.00022431083],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991,0.0000024508558,0.00021607243,0.00027087668,0.000092290305,0.00031827728],"domain_scores_gemma":[0.99922144,0.00013179252,0.000030890336,0.0005589924,0.00001830326,0.000038591785],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000490469,0.00017678771,0.0001593891,0.000078477235,0.00008012451,0.00006678391,0.0004215773,0.00008155654,0.000025762576],"category_scores_gemma":[0.00026798423,0.00016175267,0.000038386315,0.0001071855,0.000044251912,0.00054317445,0.00017463538,0.00013225386,0.00001200427],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001489507,0.000047195517,0.00010338892,0.000047630183,0.000052762876,0.000002217714,0.000037643567,0.060904644,0.0033480937,0.00010120116,0.0014161018,0.9339242],"study_design_scores_gemma":[0.0017001649,0.00013315103,0.000011751971,0.00005185225,0.000021598296,0.000023685147,0.00013501076,0.8334028,0.0062048268,0.001570533,0.15628712,0.0004574785],"about_ca_topic_score_codex":0.0000013555716,"about_ca_topic_score_gemma":0.0000116131205,"teacher_disagreement_score":0.93346673,"about_ca_system_score_codex":0.000045183348,"about_ca_system_score_gemma":0.000010771858,"threshold_uncertainty_score":0.65960824},"labels":[],"label_agreement":null},{"id":"W2110232381","doi":"10.1109/iscas.2005.1464827","title":"Decision Feedback Equalization for High-speed Backplane Data Communications","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Backplane; Multiplexer; Gigabit; Equalization (audio); Computer science; CMOS; Electronic engineering; Amplifier; Power consumption; Intersymbol interference; Feedback loop; Electrical engineering; Power (physics); Computer hardware; Engineering; Telecommunications; Channel (broadcasting); Multiplexing; Physics","score_opus":0.08279105325502772,"score_gpt":0.3345321990100119,"score_spread":0.2517411457549842,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110232381","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0058711325,0.00058403483,0.98749286,0.00066560495,0.00021462103,0.00027066137,0.00015090704,0.0011275348,0.0036226243],"genre_scores_gemma":[0.5236881,0.0009332991,0.47366852,0.000068202644,0.000050362218,0.000012138658,0.000979359,0.00001901327,0.00058101333],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99952036,0.000003433467,0.00017193616,0.00011591207,0.000065763925,0.00012256733],"domain_scores_gemma":[0.99845713,0.00018642958,0.000018266934,0.0012964715,0.000025297093,0.00001639798],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008268639,0.000076247336,0.00008149343,0.000045175588,0.000069834416,0.000020272159,0.00081357325,0.000056077402,0.00009419736],"category_scores_gemma":[0.00009321512,0.00006845856,0.000009168678,0.00009931245,0.000029274164,0.00029192123,0.00027262743,0.00005222209,0.00008833145],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001303107,0.000063963664,0.00010986898,0.000028660234,0.00004282555,1.2601089e-7,0.000040371895,0.02320066,0.0028262613,0.100678444,0.1029551,0.7700407],"study_design_scores_gemma":[0.0005564441,0.000023179835,0.00012786471,0.000021048478,0.0000146477005,0.0000011608132,0.00010162177,0.36655024,0.005693614,0.0064216577,0.62029266,0.00019582723],"about_ca_topic_score_codex":0.0000029946768,"about_ca_topic_score_gemma":0.000071043236,"teacher_disagreement_score":0.7698449,"about_ca_system_score_codex":0.00003040441,"about_ca_system_score_gemma":0.0000031272875,"threshold_uncertainty_score":0.27916592},"labels":[],"label_agreement":null},{"id":"W2110432129","doi":"10.1109/iembs.1995.579880","title":"A novel CMOS digital clock and data decoder for implanted systems","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Jitter; CMOS; Computer science; Electronic engineering; Computer hardware; Embedded system; Engineering","score_opus":0.06962635133576339,"score_gpt":0.26568574661628735,"score_spread":0.19605939528052396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110432129","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01410972,0.0021053385,0.9741932,0.00005225808,0.0003414907,0.00035021766,0.00080742803,0.001240512,0.0067998106],"genre_scores_gemma":[0.9883801,0.00017625676,0.009840874,0.000013850532,0.0000371219,0.000029128187,0.00006379919,0.00001941253,0.0014394979],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995887,3.771867e-7,0.00010021582,0.00013028274,0.000038502472,0.00014187317],"domain_scores_gemma":[0.9996481,0.00003727955,0.0000090678095,0.00027843472,0.00000846028,0.00001865565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000017476437,0.00007789592,0.000085922795,0.00002570261,0.000026626154,0.000053735035,0.00017254251,0.00004227508,0.000010046259],"category_scores_gemma":[0.000027340573,0.000062890256,0.000006961744,0.00003810064,0.000017113867,0.00025524345,0.000099393306,0.00003637611,0.000009268599],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033957705,0.00029675965,0.0038434267,0.0012710767,0.00076273107,0.000017504964,0.00027515428,0.010618252,0.00994964,0.047346514,0.35857022,0.56701475],"study_design_scores_gemma":[0.000428686,0.000024747495,0.000026233378,0.000018658931,0.00000793328,0.00004863513,0.0001921103,0.8008377,0.00024230652,0.000115216964,0.19789302,0.00016478928],"about_ca_topic_score_codex":0.0000019376314,"about_ca_topic_score_gemma":0.000002649642,"teacher_disagreement_score":0.97427034,"about_ca_system_score_codex":0.000008315051,"about_ca_system_score_gemma":5.9634004e-7,"threshold_uncertainty_score":0.25645903},"labels":[],"label_agreement":null},{"id":"W2110586254","doi":"10.1109/ccece.2004.1345340","title":"An overview of high-speed serial I/O trends, techniques and standards","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Transceiver; Serial communication; Swing; Interconnection; Electronic engineering; Computer architecture; Embedded system; Computer hardware; Telecommunications; Engineering; Wireless","score_opus":0.022827110054606265,"score_gpt":0.309831455711425,"score_spread":0.28700434565681876,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110586254","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9325903,0.0052356175,0.031676948,0.00019947928,0.00042705282,0.0002440621,0.00023535395,0.0054186834,0.023972506],"genre_scores_gemma":[0.966224,0.0021423143,0.031529244,0.0000073630604,0.00003052152,0.0000037101797,0.0000042648985,0.000012756225,0.0000458209],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995739,0.0000023812559,0.00011665185,0.000083890496,0.0001250192,0.00009815778],"domain_scores_gemma":[0.999778,0.0000034443237,0.000013735987,0.00015627792,0.000029662477,0.000018894982],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006490659,0.000083282066,0.00013082351,0.00006762363,0.000015806658,0.000008044584,0.00008226937,0.000057396155,0.00007165222],"category_scores_gemma":[0.000005947168,0.00006902135,0.000012720375,0.00010204094,0.00004835352,0.00014270873,0.000024958676,0.000047802663,3.8807474e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003620376,0.00007061549,0.00011205351,0.00018903773,0.000057757945,0.00001080315,0.00012574246,0.0028402996,0.035526413,0.17745999,0.00078235293,0.78278875],"study_design_scores_gemma":[0.0009213993,0.00043366814,0.00032222035,0.00008152922,0.000016298161,0.000010416136,0.00014108335,0.00012539899,0.9242581,0.033012636,0.040394325,0.00028290466],"about_ca_topic_score_codex":0.00003117716,"about_ca_topic_score_gemma":0.000024179006,"teacher_disagreement_score":0.8887317,"about_ca_system_score_codex":0.00004822703,"about_ca_system_score_gemma":0.000007237156,"threshold_uncertainty_score":0.28146088},"labels":[],"label_agreement":null},{"id":"W2110887618","doi":"","title":"A 10&#8211;Gb/s clock recovery circuit with linear phase detector and coupled two&#8211;stage ring oscillator","year":2002,"lang":"en","type":"article","venue":"European Solid-State Circuits Conference","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Ring oscillator; Phase detector; CMOS; Electrical engineering; Phase-locked loop; Clock skew; Clock recovery; Detector; Electronic engineering; Synchronous circuit; Physics; Voltage; Clock signal; Engineering","score_opus":0.0407631133004356,"score_gpt":0.249001820077578,"score_spread":0.2082387067771424,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110887618","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8498803,0.0011170125,0.086995006,0.00003143662,0.00037782607,0.0006982007,0.00021145993,0.0027388327,0.057949975],"genre_scores_gemma":[0.9924309,0.0010477133,0.0005669177,0.00006593094,0.00011153429,0.000026091764,0.000015909432,0.00016918877,0.0055657774],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99749076,0.00007959328,0.00055502757,0.0007142889,0.00033604098,0.0008243107],"domain_scores_gemma":[0.9986185,0.00009356559,0.00016238804,0.00073349045,0.00014514304,0.00024695537],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00023204197,0.0005794494,0.00051198516,0.00022058372,0.00022820917,0.0002026489,0.00052592764,0.00007611262,0.0010471958],"category_scores_gemma":[0.00012099568,0.0005506023,0.00006546017,0.00037365753,0.0002763577,0.00047014034,0.00017733866,0.00051210425,0.00065129035],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015934852,0.0004098364,0.00085012877,0.00082174037,0.00070067454,0.0017359474,0.0032133558,0.027956054,0.11599869,0.0015469774,0.001106795,0.84550047],"study_design_scores_gemma":[0.02433279,0.004244344,0.0017575227,0.0017647544,0.00035599474,0.00049728376,0.0013686954,0.6330882,0.062985696,0.001126852,0.26101652,0.0074613984],"about_ca_topic_score_codex":0.0000058251826,"about_ca_topic_score_gemma":0.000012685007,"teacher_disagreement_score":0.83803904,"about_ca_system_score_codex":0.0001006294,"about_ca_system_score_gemma":0.000024445333,"threshold_uncertainty_score":0.999866},"labels":[],"label_agreement":null},{"id":"W2111127155","doi":"10.1109/spawc.1999.783035","title":"Low phase noise programmable clock generators for wireless modems","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Phase-locked loop; Phase noise; Clock generator; Computer science; Voltage-controlled oscillator; Electronic engineering; Noise (video); DPLL algorithm; Digital clock manager; Clock domain crossing; Electrical engineering; Clock signal; Computer hardware; Embedded system; Engineering; Telecommunications; Jitter; Synchronous circuit","score_opus":0.014777091710504387,"score_gpt":0.26087484335551236,"score_spread":0.24609775164500797,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111127155","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3026289,0.00030394623,0.69052064,0.000014330396,0.00036221393,0.0004361487,0.00001036943,0.0014563726,0.004267084],"genre_scores_gemma":[0.9225427,0.0000986603,0.0761698,0.000028127917,0.000031343687,0.0002844707,0.0000080899845,0.00003517576,0.00080164114],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99936825,0.0000028125514,0.00013542263,0.00013752772,0.000062333136,0.0002936657],"domain_scores_gemma":[0.9997232,0.000012721693,0.000012877449,0.00018977564,0.00002377412,0.000037632577],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000047545658,0.00012867906,0.00012016474,0.000039514947,0.000056175533,0.000021946298,0.00010481583,0.00007304416,0.000031912645],"category_scores_gemma":[0.000016072028,0.00011127738,0.00003787751,0.00011806035,0.000026422791,0.0001042573,0.000011159501,0.00006449443,0.000012370407],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002827395,0.0005092189,0.0002818588,0.0002869102,0.00015657957,0.0000075232024,0.00007729116,0.09990005,0.04671462,0.16719201,0.014965342,0.66988033],"study_design_scores_gemma":[0.0011490454,0.00009952545,4.4351063e-7,0.000008867052,0.0000099714625,0.0000018689732,0.00009444997,0.14613737,0.73493505,0.005195111,0.112108335,0.00025994654],"about_ca_topic_score_codex":7.594604e-7,"about_ca_topic_score_gemma":0.0000023309638,"teacher_disagreement_score":0.68822044,"about_ca_system_score_codex":0.000032142103,"about_ca_system_score_gemma":0.000007170486,"threshold_uncertainty_score":0.453776},"labels":[],"label_agreement":null},{"id":"W2111897168","doi":"10.1109/iscas.2008.4541774","title":"Inter-signal timing skew compensation of parallel links with voltage-mode incremental signaling","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Skew; Clock skew; SIGNAL (programming language); Computer science; Compensation (psychology); Comparator; Sampling (signal processing); Electronic engineering; Block (permutation group theory); Voltage; CMOS; Clock signal; Jitter; Electrical engineering; Engineering; Telecommunications; Mathematics","score_opus":0.027131453124568848,"score_gpt":0.24869200259455446,"score_spread":0.2215605494699856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111897168","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41300642,0.000040337854,0.58359826,0.000007862088,0.000034264933,0.000081380276,0.0000023882058,0.00032718215,0.0029019208],"genre_scores_gemma":[0.92556477,0.000037302576,0.07418263,0.00002090112,0.000019112775,0.000009465246,0.000011810021,0.000016652863,0.0001373659],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99937135,0.000004493636,0.00021356285,0.0001143949,0.00013575856,0.00016041414],"domain_scores_gemma":[0.99975485,0.000028570774,0.000041004936,0.000125782,0.000028634358,0.000021183288],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000039056926,0.00012534934,0.00015526392,0.00007793546,0.000056824578,0.000005489672,0.00012677995,0.00008147653,0.00015561884],"category_scores_gemma":[0.0000047828826,0.00010335625,0.000025811678,0.00009764561,0.00008240764,0.0001508562,0.00004263949,0.0001914852,0.000009074206],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015020468,0.00020087168,0.044488873,0.00029147838,0.00042868775,0.00006524243,0.0018557912,0.4582637,0.44141704,0.0058122356,0.0015355385,0.045490354],"study_design_scores_gemma":[0.0018579516,0.00049459387,0.0015098965,0.00030448876,0.000039380448,0.000067425695,0.0015479712,0.30510268,0.68562055,0.0013310036,0.0013557404,0.00076834444],"about_ca_topic_score_codex":0.000022841217,"about_ca_topic_score_gemma":0.000011609717,"teacher_disagreement_score":0.51255834,"about_ca_system_score_codex":0.000042953103,"about_ca_system_score_gemma":0.0000075822772,"threshold_uncertainty_score":0.42147455},"labels":[],"label_agreement":null},{"id":"W2112074917","doi":"10.1109/tcsi.2005.853902","title":"Feedforward symbol timing recovery technique using two samples per symbol","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Algorithm; Phase-shift keying; Symbol rate; Feed forward; Quadrature (astronomy); Computer science; Kalman filter; Clock recovery; Mathematics; Electronic engineering; Bit error rate; Decoding methods; Telecommunications; Engineering; Artificial intelligence","score_opus":0.03146547427327808,"score_gpt":0.2724089489576354,"score_spread":0.2409434746843573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112074917","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08293018,0.0008038004,0.9137234,0.000013532994,0.00015018931,0.000791753,0.00014361858,0.00042202222,0.001021526],"genre_scores_gemma":[0.99758095,0.00036566274,0.0008885957,0.000027776596,0.000088362285,0.0007724995,0.0000049365394,0.000034739784,0.0002364642],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99907094,0.00003892597,0.00028391028,0.00027399036,0.000102280006,0.00022995633],"domain_scores_gemma":[0.999484,0.0001446973,0.000044802833,0.00023696337,0.00001828871,0.00007124321],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023382354,0.00021532872,0.000215568,0.00015096697,0.00048696573,0.00009109777,0.00010469482,0.00010369458,0.00003551007],"category_scores_gemma":[0.0000014501472,0.0002075897,0.000050130173,0.00013321263,0.00013499324,0.0002426855,0.0000032186344,0.00021310477,0.000013704298],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029882625,0.00025819626,0.00007132726,0.00042144503,0.00033113908,0.0000019947186,0.0006930142,0.14713737,0.200129,0.05679919,0.000032687258,0.59409475],"study_design_scores_gemma":[0.007020866,0.0011886955,0.0003527247,0.0031855032,0.0016587324,0.0030924657,0.066673435,0.12771669,0.570975,0.07689622,0.13288034,0.008359296],"about_ca_topic_score_codex":0.000008510793,"about_ca_topic_score_gemma":0.0000033745316,"teacher_disagreement_score":0.9146508,"about_ca_system_score_codex":0.000108825276,"about_ca_system_score_gemma":0.000008263678,"threshold_uncertainty_score":0.84652627},"labels":[],"label_agreement":null},{"id":"W2112584642","doi":"10.1109/icccas.2009.5250494","title":"Transmitter equalizer optimization for 10-Gb/s data transmission through lossy backplane","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Transmitter; Lossy compression; Equalizer; Finite impulse response; Computer science; Electronic engineering; Intersymbol interference; Data transmission; Impulse (physics); Transmission (telecommunications); Impulse response; Filter (signal processing); Channel (broadcasting); Engineering; Telecommunications; Computer hardware; Physics; Mathematics","score_opus":0.05904042874886923,"score_gpt":0.3085662010407315,"score_spread":0.2495257722918623,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112584642","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00018170726,0.00032456996,0.98767024,0.000769735,0.00006987714,0.00024007597,0.000048408583,0.0008671202,0.009828254],"genre_scores_gemma":[0.063187495,0.0010903341,0.9320211,0.00048372554,0.000089107365,0.00002115666,0.00080410606,0.000039241084,0.0022637362],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992714,0.0000041671938,0.0001962426,0.00021473473,0.00009308364,0.00022038737],"domain_scores_gemma":[0.9995249,0.000026565847,0.00001405064,0.00039509893,0.0000168079,0.000022571316],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00005582511,0.000143451,0.00013578625,0.000032168784,0.000049468807,0.00002138209,0.00033826177,0.00010611601,0.0009793037],"category_scores_gemma":[0.0000065416607,0.00011627089,0.000027724242,0.00009497306,0.00001932579,0.00045463123,0.000013104007,0.00006684002,0.000017056076],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007300791,0.00009243864,0.0000059623985,0.00014471503,0.000057179568,0.0000033416165,0.00016891386,0.3381493,0.0040522413,0.0056966865,0.08050954,0.57104665],"study_design_scores_gemma":[0.00078335765,0.000114312046,0.000009555754,0.000033582255,0.00002667792,0.000002861277,0.00003946533,0.50081694,0.012779944,0.005419328,0.47967982,0.0002941458],"about_ca_topic_score_codex":0.0000010559608,"about_ca_topic_score_gemma":3.5078926e-7,"teacher_disagreement_score":0.5707525,"about_ca_system_score_codex":0.000014699783,"about_ca_system_score_gemma":0.000003627158,"threshold_uncertainty_score":0.99993396},"labels":[],"label_agreement":null},{"id":"W2112619306","doi":"10.1109/smelec.2002.1217779","title":"A novel low-power high-speed programmable dual modulus divider for PLL-based frequency synthesizer","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Blackberry (Canada)","funders":"","keywords":"Frequency divider; Phase-locked loop; Frequency synthesizer; CMOS; Electronic engineering; Electrical engineering; Power (physics); Electronic circuit; Computer science; Engineering; Jitter; Physics","score_opus":0.012758970533638864,"score_gpt":0.2251001187967914,"score_spread":0.21234114826315253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112619306","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13986354,0.00015257993,0.8521429,0.00045886714,0.0006403265,0.0008703592,0.00005996421,0.0030445186,0.0027669948],"genre_scores_gemma":[0.80632526,0.0000062249737,0.19275576,0.000076595265,0.000035055895,0.00019722308,0.000011501957,0.00005228784,0.00054008374],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99882394,0.000002178786,0.0002450823,0.00026425638,0.0001621732,0.0005023968],"domain_scores_gemma":[0.9994621,0.0000483854,0.000029912699,0.0003538215,0.000052643452,0.000053087137],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007329642,0.00024302665,0.00021930574,0.0000874688,0.000081151324,0.00004364203,0.00020334599,0.00014295167,0.00012457799],"category_scores_gemma":[0.00008796468,0.00020490424,0.00007944306,0.00017347164,0.00007831576,0.00020501319,0.000037116446,0.00012665575,0.000040631792],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000110824854,0.0012783217,0.00026983916,0.0006780752,0.00051617366,0.00004382855,0.00022829385,0.5777926,0.22352704,0.1595041,0.0027969931,0.033253923],"study_design_scores_gemma":[0.011300263,0.00087295653,0.0007041156,0.00037599288,0.00012634392,0.000020046224,0.0004529653,0.043474413,0.8095773,0.09918064,0.031352278,0.0025626796],"about_ca_topic_score_codex":0.000046614423,"about_ca_topic_score_gemma":0.000023189668,"teacher_disagreement_score":0.66646177,"about_ca_system_score_codex":0.00013558305,"about_ca_system_score_gemma":0.00002655267,"threshold_uncertainty_score":0.8355753},"labels":[],"label_agreement":null},{"id":"W2112640253","doi":"10.1109/norchp.2009.5397815","title":"A 2&amp;#x2013;5 Gb/s fully differential 3X oversampling CDR for high-speed serial data link","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Oversampling; Clock recovery; Baud; Computer science; Data recovery; CMOS; Voltage-controlled oscillator; Serial communication; Computer hardware; Electronic engineering; Electrical engineering; Engineering; Telecommunications; Clock signal; Voltage; Transmission (telecommunications)","score_opus":0.055355658002708655,"score_gpt":0.29172327512374285,"score_spread":0.2363676171210342,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112640253","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.111657664,0.00014075346,0.8820339,0.00053256913,0.0018489049,0.00042490114,0.00023441695,0.0022096592,0.00091726816],"genre_scores_gemma":[0.8261511,0.00022542884,0.17051014,0.000112817754,0.0011113867,0.000014863958,0.0006901491,0.000048381076,0.0011357802],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99887854,0.000004011078,0.00025957797,0.00032542017,0.00013629957,0.0003961277],"domain_scores_gemma":[0.9990515,0.00005371639,0.000033600245,0.0007865622,0.000028191871,0.000046429122],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006129839,0.00022120809,0.00023791546,0.000075607946,0.00008986788,0.00006717543,0.00062436896,0.00015695115,0.0002062504],"category_scores_gemma":[0.00008967996,0.00019615545,0.000043203974,0.00009874338,0.000030783027,0.00030910686,0.00017760516,0.00015781331,0.000036686422],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005208696,0.00028851893,0.00017354732,0.00026718507,0.0005413831,0.0000066386983,0.0002531888,0.024005586,0.35951218,0.091764234,0.06209933,0.46056736],"study_design_scores_gemma":[0.008989201,0.00086672505,0.0021306095,0.00018942916,0.0003164103,0.000016986392,0.0003337095,0.104067154,0.07625201,0.09837792,0.7054357,0.003024141],"about_ca_topic_score_codex":0.000009964728,"about_ca_topic_score_gemma":0.000017654007,"teacher_disagreement_score":0.7144934,"about_ca_system_score_codex":0.000041785537,"about_ca_system_score_gemma":0.0000088053675,"threshold_uncertainty_score":0.79989874},"labels":[],"label_agreement":null},{"id":"W2112835616","doi":"10.1109/iwsoc.2005.3","title":"A 2.3GHz CMOS transimpedance preamplifier for optical communication","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Transimpedance amplifier; Preamplifier; CMOS; Cascode; Electrical engineering; Bandwidth (computing); Physics; Output impedance; Voltage; Electronic engineering; Computer science; Engineering; Operational amplifier; Amplifier; Telecommunications","score_opus":0.01602742990370808,"score_gpt":0.2612579500858193,"score_spread":0.24523052018211122,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112835616","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028315607,0.0006035601,0.9427266,0.0007174561,0.00005477322,0.00030252122,0.000008176127,0.0012319415,0.026039368],"genre_scores_gemma":[0.7656957,0.0002046426,0.23325394,0.00006458997,0.000023819686,0.00011422921,0.0000064531505,0.000012615561,0.0006240387],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.999641,0.0000015322811,0.00010828762,0.000070773196,0.000041716652,0.00013666502],"domain_scores_gemma":[0.9996641,0.000051693725,0.0000063867137,0.00024630065,0.00001493942,0.00001654129],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000042151296,0.000067762485,0.0000707317,0.000019106397,0.00003672944,0.000009609164,0.0001578639,0.000052434658,0.00003772632],"category_scores_gemma":[0.00001689912,0.000060245024,0.00002371907,0.000044534863,0.000034198107,0.00011958943,0.0000144262085,0.00006733871,0.000019630328],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019675676,0.000072404364,0.00006982781,0.00007079214,0.00005281439,1.8742205e-7,0.00018729869,0.03541526,0.006117237,0.1483947,0.0095280735,0.8000717],"study_design_scores_gemma":[0.00076857203,0.00006243394,0.00017862637,0.000027169926,0.000019796646,0.000003445478,0.00021963118,0.15486073,0.079119496,0.010478042,0.7539236,0.0003384574],"about_ca_topic_score_codex":4.0130072e-7,"about_ca_topic_score_gemma":0.00000895101,"teacher_disagreement_score":0.7997333,"about_ca_system_score_codex":0.000024987212,"about_ca_system_score_gemma":0.000002252016,"threshold_uncertainty_score":0.24567208},"labels":[],"label_agreement":null},{"id":"W2112962774","doi":"10.1109/tvlsi.2008.2001138","title":"A Robust 4-PAM Signaling Scheme for Inter-Chip Links Using Coding in Space","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Chip; Bit error rate; Coding (social sciences); Computer science; Electronic engineering; Coding gain; Forward error correction; Channel (broadcasting); CMOS; Algorithm; Electrical engineering; Telecommunications; Decoding methods; Engineering; Mathematics","score_opus":0.05062543274164012,"score_gpt":0.25813753339168827,"score_spread":0.20751210065004816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112962774","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2116743,0.00015083278,0.78502226,0.000024856212,0.0017670015,0.0005479841,0.00007752452,0.0005589508,0.00017631768],"genre_scores_gemma":[0.98409325,0.000108406515,0.015006678,0.000019045861,0.00010765682,0.0002485687,0.000013512513,0.00006349797,0.00033935465],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982949,0.000042109405,0.0006490645,0.0003509457,0.00021562188,0.00044736703],"domain_scores_gemma":[0.9993028,0.00013542797,0.000096422234,0.0003032194,0.00010108536,0.00006106961],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002767422,0.00031821572,0.00038258874,0.00047049494,0.0003079477,0.00006379013,0.00019864974,0.00038203425,0.00001919751],"category_scores_gemma":[0.000020864016,0.00031768894,0.00015179413,0.00048389475,0.000059859896,0.00046914993,0.0000023689438,0.0007186571,0.000016475655],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053675096,0.0001394599,0.00013725388,0.00017146197,0.00006664105,0.000009052967,0.00087800785,0.94688857,0.04978356,0.00021020553,0.00015074591,0.0015113502],"study_design_scores_gemma":[0.00083673355,0.0000921417,0.00000940648,0.00073843525,0.000023387965,0.000040730512,0.0028598316,0.8694862,0.12439264,0.00004342285,0.0010868842,0.00039014092],"about_ca_topic_score_codex":0.00005263456,"about_ca_topic_score_gemma":0.00017696866,"teacher_disagreement_score":0.772419,"about_ca_system_score_codex":0.000425599,"about_ca_system_score_gemma":0.000030241898,"threshold_uncertainty_score":0.9999275},"labels":[],"label_agreement":null},{"id":"W2113001378","doi":"10.1109/mwscas.2001.986202","title":"A new phase-locked loop (PLL) system","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":104,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; PLL multibit; Robustness (evolution); Control theory (sociology); Computer science; Realization (probability); Electronic engineering; Loop (graph theory); Amplitude; Phase noise; Engineering; Physics; Mathematics; Optics","score_opus":0.020003463477570507,"score_gpt":0.22635071364774442,"score_spread":0.2063472501701739,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113001378","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04157508,0.0025578167,0.60952896,0.00016905856,0.00096803036,0.00026382454,0.0000057860143,0.011457852,0.33347356],"genre_scores_gemma":[0.9696051,0.0001323763,0.014856722,0.000021322727,0.0000653348,0.00001142585,0.0000012512605,0.000021152053,0.015285339],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995388,0.0000017675462,0.00011707404,0.00009248953,0.00007279356,0.00017711666],"domain_scores_gemma":[0.99973774,0.000009873386,0.000009285008,0.00019921889,0.0000066796074,0.000037219153],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000010751711,0.00009628894,0.00010107853,0.00004695591,0.00002600334,0.00001326662,0.00013552424,0.000052756233,0.0006799782],"category_scores_gemma":[0.0000062383237,0.000081471146,0.000023493909,0.00012366837,0.000011062199,0.000081063605,0.000024300369,0.000071743074,0.00049884524],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000034746777,0.000048933558,0.0000824575,0.00013397075,0.00008451052,0.000031257063,0.000108672255,0.002143056,0.005001665,0.02221633,0.18659244,0.78355324],"study_design_scores_gemma":[0.0032976698,0.0002054215,0.000016986434,0.00012539029,0.000039565773,0.000051064864,0.0014481657,0.41839784,0.07529777,0.0008952415,0.49939156,0.0008333305],"about_ca_topic_score_codex":0.0000049079335,"about_ca_topic_score_gemma":0.0000020928142,"teacher_disagreement_score":0.92803,"about_ca_system_score_codex":0.000045414934,"about_ca_system_score_gemma":0.0000011474984,"threshold_uncertainty_score":0.7445285},"labels":[],"label_agreement":null},{"id":"W2113208264","doi":"10.1109/mnrc.2008.4683388","title":"An improved simulation method for high-speed data transmission through electrical backplane","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Computer science; Wireline; Electronic engineering; CMOS; Ethernet; Transceiver; Transistor; Electronic circuit simulation; Data transmission; Lossy compression; Transmission (telecommunications); Channel (broadcasting); Process (computing); Microelectronics; Electrical engineering; Computer hardware; Electronic circuit; Engineering; Voltage; Wireless; Computer network","score_opus":0.06190413590963487,"score_gpt":0.34958418859247675,"score_spread":0.28768005268284186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113208264","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0043344176,0.00010998425,0.9937725,0.000046388745,0.000071634095,0.0002499485,0.00002895813,0.0010069677,0.00037921817],"genre_scores_gemma":[0.3630322,0.00013178117,0.63636154,0.000029694955,0.00004367578,0.000006092119,0.00024837253,0.000019117815,0.00012754503],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99931747,0.000008759718,0.00016758768,0.00022745137,0.00007665289,0.00020209572],"domain_scores_gemma":[0.9993944,0.00012018848,0.000015911817,0.0004228015,0.000019656,0.00002702059],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007038329,0.000117728414,0.00014066015,0.000033091124,0.00007847174,0.000008070411,0.00029681934,0.0001074666,0.0000495782],"category_scores_gemma":[0.000021050397,0.00009551764,0.000016375074,0.00011891324,0.000016058904,0.00042092576,0.000021616564,0.00009306731,0.000003909693],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001055916,0.00011150253,0.000040551367,0.000050252216,0.000062287836,0.0000036232225,0.00011826348,0.28720334,0.13799687,0.002720791,0.0025868732,0.56900007],"study_design_scores_gemma":[0.00044670212,0.00012267563,0.000043510063,0.000002488857,0.000011081362,0.0000027669437,0.000010716848,0.9274595,0.039054245,0.0022382804,0.03046661,0.00014142523],"about_ca_topic_score_codex":0.000011707383,"about_ca_topic_score_gemma":0.0000013033366,"teacher_disagreement_score":0.64025617,"about_ca_system_score_codex":0.000022781996,"about_ca_system_score_gemma":0.0000063541565,"threshold_uncertainty_score":0.38950962},"labels":[],"label_agreement":null},{"id":"W2113541291","doi":"10.1109/esscirc.2007.4430359","title":"A low jitter clocking strategy for a 7.5-Gb/s SerDes array in 65nm CMOS technology","year":2007,"lang":"en","type":"article","venue":"Proceedings of ESSCIRC","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"SerDes; CMOS; Jitter; Electronic engineering; Computer science; Electrical engineering; Engineering","score_opus":0.014459518744587934,"score_gpt":0.2612819944442019,"score_spread":0.246822475699614,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113541291","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9759714,0.00025475115,0.01683461,0.0001313667,0.00014076567,0.00040184517,0.0000051401,0.0007042022,0.0055559035],"genre_scores_gemma":[0.987913,0.000034336175,0.011819186,0.000017590282,0.000047332334,0.00008522932,0.0000011023831,0.000033642416,0.000048563958],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988536,3.5053816e-7,0.00034708725,0.00022797943,0.00010015017,0.0004708074],"domain_scores_gemma":[0.99966216,0.00003251313,0.000078786295,0.0000851227,0.000115128314,0.000026263515],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022761246,0.00017676882,0.00025568754,0.0004677057,0.000037573056,0.000019124995,0.0003196837,0.00021595978,0.0000067072156],"category_scores_gemma":[0.00010082348,0.00017811648,0.00004088624,0.0005521788,0.000108457396,0.00023802769,0.000046490575,0.00022608666,0.000002530149],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008492563,0.00017738248,0.044568572,0.001680592,0.00009578579,0.000005060052,0.0006815338,0.002114173,0.7631799,0.035269096,0.0007075109,0.15143548],"study_design_scores_gemma":[0.0007796054,0.00017889701,0.0012074995,0.00031743594,0.000013722162,0.000010286143,0.003007527,0.0014352439,0.9440512,0.045109604,0.003503283,0.00038568224],"about_ca_topic_score_codex":0.0000016565541,"about_ca_topic_score_gemma":0.000005501701,"teacher_disagreement_score":0.18087132,"about_ca_system_score_codex":0.00006907795,"about_ca_system_score_gemma":0.000007532114,"threshold_uncertainty_score":0.7263379},"labels":[],"label_agreement":null},{"id":"W2113892310","doi":"10.1109/icccas.2009.5250492","title":"An improved equalization circuit for 10-Gb/s high-speed serial transmission over backplane channel","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Intersymbol interference; Computer science; Equalization (audio); Adaptive equalizer; SerDes; Channel (broadcasting); Electronic engineering; Nyquist ISI criterion; Equalizer; Transmission (telecommunications); Computer hardware; Telecommunications; Engineering","score_opus":0.017926075980460227,"score_gpt":0.25800204416944283,"score_spread":0.2400759681889826,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113892310","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03648831,0.000057244117,0.95910776,0.00008067568,0.0004269476,0.0004405327,0.000031138134,0.0017351138,0.0016323013],"genre_scores_gemma":[0.99135345,0.00007354213,0.006901927,0.00008417957,0.00018221777,0.000015055988,0.00021697873,0.00002891405,0.0011437418],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99930185,0.000004844619,0.0001880368,0.00018005013,0.00008137714,0.00024385288],"domain_scores_gemma":[0.99970394,0.0000132657915,0.000022952509,0.00018867604,0.000025623207,0.000045566885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005700712,0.00015207774,0.00015101714,0.00006372393,0.000057665886,0.000027644415,0.00014566717,0.00014449525,0.00039058836],"category_scores_gemma":[0.000010014345,0.00013350425,0.00003134509,0.0000982918,0.000011920049,0.00027272475,0.0000052331607,0.000054847646,0.000007376909],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001318786,0.00010681192,0.0000039429237,0.000078717305,0.00003021737,0.0000013728135,0.00016608948,0.026900442,0.7752095,0.010225049,0.0032865447,0.18385942],"study_design_scores_gemma":[0.003475427,0.001230936,0.00033898183,0.000042211006,0.000039064926,0.0000026559394,0.00014058467,0.5373973,0.39795637,0.030091878,0.028491411,0.0007931244],"about_ca_topic_score_codex":0.000004131112,"about_ca_topic_score_gemma":0.0000018695666,"teacher_disagreement_score":0.95486516,"about_ca_system_score_codex":0.000034835935,"about_ca_system_score_gemma":0.0000047832555,"threshold_uncertainty_score":0.5444145},"labels":[],"label_agreement":null},{"id":"W2113944873","doi":"10.1109/isqed.2009.4810321","title":"Accelerating jitter tolerance qualification for high speed serial interfaces","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Computer science; Gigabit; Acceleration; Bit error rate; Serial communication; Embedded system; Computer hardware; Algorithm; Physics; Telecommunications","score_opus":0.032022585636535435,"score_gpt":0.27995139500460386,"score_spread":0.24792880936806844,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113944873","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7961606,0.000060545128,0.19866833,0.00051169633,0.00052734674,0.00022582602,0.000005285621,0.0010910485,0.00274933],"genre_scores_gemma":[0.95978117,0.00001704809,0.039528325,0.00011589181,0.00012776267,0.000011840853,0.000008500823,0.000008280608,0.0004012084],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995639,0.000002303134,0.00014750045,0.00010465676,0.00004488756,0.0001367813],"domain_scores_gemma":[0.9998099,0.00001846124,0.000019141002,0.00012377914,0.000018563402,0.000010151631],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000039535098,0.00008476267,0.000088768684,0.000027166257,0.000039821913,0.00003302448,0.00011594681,0.000047749265,0.000047351205],"category_scores_gemma":[0.000018953917,0.00007412983,0.0000143535,0.000052212636,0.000010307196,0.0001741188,0.000008662286,0.00004919885,0.000012714836],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000057725843,0.000049964245,0.00015248868,0.000066925786,0.000036087178,6.716949e-7,0.00039954323,0.04621605,0.51968926,0.04335625,0.01298173,0.3769933],"study_design_scores_gemma":[0.00061164296,0.00013554451,0.00072996935,0.000026764717,0.000006857574,9.381531e-7,0.00033072848,0.039347325,0.93890667,0.013061004,0.0065363236,0.00030620513],"about_ca_topic_score_codex":0.0000012823369,"about_ca_topic_score_gemma":0.0000017994058,"teacher_disagreement_score":0.41921744,"about_ca_system_score_codex":0.000020140755,"about_ca_system_score_gemma":0.0000014511303,"threshold_uncertainty_score":0.30229267},"labels":[],"label_agreement":null},{"id":"W2114322209","doi":"10.1109/ccece.2007.289","title":"A Compensation Way for a Differential Pair to Achieve a High Performance Single-Ended to Differential Converter","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"dBc; CMOS; Transistor; Differential (mechanical device); Amplitude; Differential amplifier; Compensation (psychology); Resistor; SIGNAL (programming language); Electronic engineering; Electrical engineering; Control theory (sociology); Physics; Computer science; Engineering; Voltage; Amplifier; Optics","score_opus":0.01774195538355284,"score_gpt":0.23224412768445082,"score_spread":0.214502172300898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114322209","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5096726,0.0000017069582,0.48863292,0.00010954005,0.00045758524,0.0003381687,0.00000839919,0.0004928328,0.0002862859],"genre_scores_gemma":[0.98445857,0.000002263497,0.0145970825,0.00013614671,0.00012635232,0.000093300674,0.000026751206,0.00003078242,0.00052877556],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99893576,0.000003912617,0.00025887968,0.00022474414,0.00015084252,0.0004258748],"domain_scores_gemma":[0.9995756,0.000052014777,0.000021304604,0.0002215302,0.000042662417,0.00008687221],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000052995212,0.00020637782,0.00020813283,0.00016203073,0.00007936658,0.00003425197,0.0001942864,0.000094698604,0.00011421361],"category_scores_gemma":[0.000018999714,0.00017687511,0.00004622319,0.00014185948,0.000022100208,0.0001129788,0.000084504325,0.00009655139,0.000042794458],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00097423146,0.00029753876,0.0014874251,0.00023103363,0.0001841959,0.000003394725,0.00081306294,0.0021726892,0.4577575,0.0068590986,0.0056875544,0.5235323],"study_design_scores_gemma":[0.003905353,0.0028280686,0.050761033,0.00014589331,0.00008140236,0.000007339863,0.00063098595,0.11388406,0.8033165,0.0015669257,0.021300955,0.0015715013],"about_ca_topic_score_codex":0.000004462242,"about_ca_topic_score_gemma":0.000031362277,"teacher_disagreement_score":0.5219608,"about_ca_system_score_codex":0.00010369612,"about_ca_system_score_gemma":0.0000029067546,"threshold_uncertainty_score":0.72127575},"labels":[],"label_agreement":null},{"id":"W2114323381","doi":"10.1109/tim.2008.922094","title":"Spur Model for a Fixed-Frequency Signal Subject to Periodic Jitter","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Jitter; Spurious relationship; SIGNAL (programming language); Computer science; Sampling (signal processing); Electronic engineering; Digital signal; Signal processing; Algorithm; Control theory (sociology); Digital signal processing; Engineering; Telecommunications; Artificial intelligence; Detector","score_opus":0.057625043558452806,"score_gpt":0.2515963260250235,"score_spread":0.19397128246657072,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114323381","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17233703,0.000030614283,0.8263437,0.00013295324,0.0002626848,0.00043205923,0.000030485358,0.00023615843,0.00019427502],"genre_scores_gemma":[0.98277295,0.0001335766,0.016270494,0.0002175434,0.000014595104,0.00044270468,0.0000025278243,0.000020168387,0.0001254636],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991766,0.0000064484248,0.00019301643,0.00018024747,0.0002503428,0.00019331738],"domain_scores_gemma":[0.9997364,0.000008290302,0.00001794656,0.00011612576,0.000055988796,0.000065244894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000075892436,0.00015091963,0.00011511146,0.00014501014,0.0002330121,0.00001748346,0.0000660997,0.000050497234,0.00003753163],"category_scores_gemma":[0.0000021724622,0.00015025548,0.000047434532,0.00010099311,0.000037696285,0.00013955608,6.5061573e-7,0.00009220511,0.000011845559],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019241888,0.00027064618,0.00023306512,0.00018468683,0.00024275949,0.0000037664754,0.003976966,0.494879,0.16616814,0.00026511872,0.0016691649,0.33191425],"study_design_scores_gemma":[0.0043675024,0.0010028238,0.00058949535,0.0001590623,0.00012753239,0.000039665327,0.0012447656,0.29361296,0.69395524,0.0012189242,0.0026392192,0.0010428076],"about_ca_topic_score_codex":0.0000044115036,"about_ca_topic_score_gemma":0.000029533308,"teacher_disagreement_score":0.8104359,"about_ca_system_score_codex":0.00017777245,"about_ca_system_score_gemma":0.00002444494,"threshold_uncertainty_score":0.61272407},"labels":[],"label_agreement":null},{"id":"W2115079338","doi":"10.1109/iccdcs.2004.1393379","title":"A voltage-variable time delay element for random bit waveforms","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Waveform; Multivibrator; Signal edge; SIGNAL (programming language); Voltage; Computer science; Electronic engineering; Control theory (sociology); Electrical engineering; Analog signal; Telecommunications; Engineering; Transmission (telecommunications)","score_opus":0.006145418862448021,"score_gpt":0.21436888874336507,"score_spread":0.20822346988091706,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115079338","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0042574564,0.00021846766,0.9638195,0.000121727564,0.00014295106,0.00043849772,0.00001889158,0.0013992594,0.02958327],"genre_scores_gemma":[0.38290408,0.00027020794,0.5544828,0.0004604499,0.00038027213,0.00067459553,0.0000737112,0.00010162001,0.06065224],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993261,0.0000011127579,0.00018741774,0.00011808248,0.00007739342,0.00028988582],"domain_scores_gemma":[0.99971783,0.000035974568,0.0000151913855,0.00018318954,0.000020294383,0.00002750923],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009999101,0.00012366993,0.00014274775,0.000053088417,0.00005132985,0.000016885493,0.00014155603,0.00006268809,0.0007046976],"category_scores_gemma":[0.000022191225,0.00009125714,0.000040066225,0.000086540254,0.000016430848,0.00015912563,0.000037036418,0.000063117965,0.00019432425],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001451725,0.0001564289,0.000107334934,0.00016889698,0.00040373235,0.0000032676444,0.0001428017,0.18596087,0.04007272,0.0402863,0.1721713,0.5603812],"study_design_scores_gemma":[0.0016128487,0.0000484745,0.0000024057442,0.000009485212,0.000013194778,0.0000021749488,0.000037898608,0.23407702,0.032411315,0.0034742493,0.7281222,0.00018873706],"about_ca_topic_score_codex":0.0000018061946,"about_ca_topic_score_gemma":0.00000325112,"teacher_disagreement_score":0.5601924,"about_ca_system_score_codex":0.000070158116,"about_ca_system_score_gemma":0.000005026332,"threshold_uncertainty_score":0.77159446},"labels":[],"label_agreement":null},{"id":"W2115194774","doi":"10.1109/jssc.2003.822778","title":"An Analytical Equation for the Oscillation Frequency of High-Frequency Ring Oscillators","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":61,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Oscillation (cell signaling); Parasitic extraction; Ring (chemistry); Ring oscillator; Physics; Range (aeronautics); Control theory (sociology); Mathematics; Mathematical analysis; CMOS; Materials science; Computer science; Optoelectronics; Chemistry","score_opus":0.03518847619314647,"score_gpt":0.2932027764459249,"score_spread":0.25801430025277844,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115194774","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55447006,0.00027482613,0.44416782,0.00006891373,0.000727052,0.00013655832,0.000025357553,0.000059195325,0.000070191745],"genre_scores_gemma":[0.99629503,0.00035833276,0.003101433,0.0000147147775,0.00018953114,0.000005421812,0.0000023983093,0.000028046445,0.0000050808335],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9985939,0.000014232946,0.0006919087,0.000116472555,0.00032141872,0.0002620251],"domain_scores_gemma":[0.9989929,0.00012256099,0.0003064949,0.00023587784,0.00027676788,0.000065398264],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039130083,0.00015944247,0.00028346787,0.0002127799,0.00009712011,0.000024747114,0.0003270918,0.00009031016,0.000007730144],"category_scores_gemma":[0.00014173263,0.00012051124,0.000104353574,0.0002695017,0.00009814201,0.0005516676,0.0000082719625,0.00022272073,0.0000021642566],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007368887,0.00004277831,0.0012847168,0.000068442554,0.00014925518,0.000007433362,0.00042303686,0.9226502,0.049845666,0.0065788142,0.000025021604,0.018917223],"study_design_scores_gemma":[0.0054232795,0.0015578199,0.022246914,0.00070731685,0.0005062901,0.00017418612,0.0013205226,0.074493125,0.25990775,0.63224834,0.00027724516,0.0011372083],"about_ca_topic_score_codex":0.000013712087,"about_ca_topic_score_gemma":0.000011444069,"teacher_disagreement_score":0.8481571,"about_ca_system_score_codex":0.00022335318,"about_ca_system_score_gemma":0.00006150712,"threshold_uncertainty_score":0.49143058},"labels":[],"label_agreement":null},{"id":"W2115248915","doi":"10.1109/tcsii.2012.2195055","title":"Decision Feedback Equalizer Architectures With Multiple Continuous-Time Infinite Impulse Response Filters","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; Backplane; Jitter; Channel (broadcasting); Computer science; Electronic engineering; Equalizer; Finite impulse response; Intersymbol interference; Bit error rate; Impulse (physics); Digital filter; Algorithm; Engineering; Bandwidth (computing); Computer hardware; Telecommunications; Physics","score_opus":0.012520074694688237,"score_gpt":0.2268732806353464,"score_spread":0.21435320594065815,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115248915","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43187895,0.0005103993,0.56401604,0.000013255778,0.0012159148,0.0005599602,0.0001953022,0.0011994626,0.0004107284],"genre_scores_gemma":[0.99702793,0.000043291653,0.0011293245,0.00004916791,0.000109311615,0.00032763873,0.000006621561,0.00012927361,0.0011774235],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99755925,0.0001411314,0.00057197124,0.0004090185,0.0004981444,0.00082050223],"domain_scores_gemma":[0.9979197,0.0008376277,0.000113115835,0.0008420021,0.000075338954,0.00021223069],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003705175,0.0005064954,0.0005389112,0.00040462468,0.0003779013,0.00008871584,0.00041370615,0.00025912232,0.00010314827],"category_scores_gemma":[0.000045224493,0.0004343659,0.00013340506,0.00036708656,0.0001608629,0.00037418614,0.00000745896,0.000509276,0.00014706085],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010509654,0.00037237973,0.00032219323,0.00020256409,0.0004247348,0.000027142158,0.0037125163,0.7962049,0.12118097,0.000035174882,0.0019114228,0.07455503],"study_design_scores_gemma":[0.018035643,0.0034898429,0.0049261367,0.005663174,0.0006572228,0.0011749135,0.006116136,0.04746877,0.6147085,0.00019437105,0.28989878,0.0076665473],"about_ca_topic_score_codex":0.00004312388,"about_ca_topic_score_gemma":0.000007924394,"teacher_disagreement_score":0.74873614,"about_ca_system_score_codex":0.00013765667,"about_ca_system_score_gemma":0.000025406034,"threshold_uncertainty_score":0.9998108},"labels":[],"label_agreement":null},{"id":"W2115490668","doi":"10.1109/mwscas.2007.4488831","title":"CMOS active transformer current-mode phase-locked loops","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; CMOS; Active filter; Transformer; dBc; Phase noise; Electrical engineering; Electronic engineering; Engineering; Offset (computer science); Voltage; Materials science; Computer science","score_opus":0.025367409658767905,"score_gpt":0.3141625186941327,"score_spread":0.2887951090353648,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115490668","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7835943,0.00043803776,0.17960289,0.000091315145,0.0008404714,0.0004288371,0.000026662163,0.001950908,0.033026554],"genre_scores_gemma":[0.9978889,0.00040330683,0.0013962894,0.000017681612,0.000076164644,0.00004065814,0.000008311537,0.000028214583,0.00014042412],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99884665,7.0223143e-7,0.00024152445,0.00024471065,0.00017759905,0.00048879907],"domain_scores_gemma":[0.9996329,0.000017272454,0.00003934053,0.000089488596,0.0001397857,0.000081247155],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000086480526,0.00023226975,0.00020099063,0.00013252553,0.00007984516,0.000042723914,0.00029841677,0.00011756172,0.000101560814],"category_scores_gemma":[0.00003768823,0.00021917143,0.000045444387,0.00025716622,0.000116996845,0.00046452,0.000023087565,0.00036264176,0.00004841219],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000056871395,0.00009064535,0.00044231102,0.00016226292,0.000042036034,0.0000021493133,0.0020259551,0.000006664359,0.08403372,0.008908131,0.001224279,0.90300494],"study_design_scores_gemma":[0.0021596465,0.00022157996,0.00043849417,0.0002550537,0.000056209028,0.000013353741,0.0046525034,0.007602423,0.83501434,0.0158125,0.13283919,0.0009347297],"about_ca_topic_score_codex":0.0000015400311,"about_ca_topic_score_gemma":0.0000029185683,"teacher_disagreement_score":0.9020702,"about_ca_system_score_codex":0.00007832512,"about_ca_system_score_gemma":0.0000166501,"threshold_uncertainty_score":0.89375514},"labels":[],"label_agreement":null},{"id":"W2115545886","doi":"10.1109/iceie.2010.5559711","title":"Unifying approach for jitter transfer analysis of bang-bang CDR circuits","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Computer science; Electronic circuit; Nonlinear system; Algorithm; Phase detector; Electronic engineering; Control theory (sociology); Physics; Telecommunications; Artificial intelligence; Engineering","score_opus":0.01925083787362641,"score_gpt":0.24187887596714394,"score_spread":0.22262803809351753,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115545886","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19565009,0.00003859306,0.7952898,0.000015346546,0.00009944748,0.00012892904,0.000017474931,0.00033220253,0.00842813],"genre_scores_gemma":[0.9773769,0.000012444107,0.022229977,0.000021409227,0.000019596546,0.00004080911,0.00002458742,0.000016624,0.00025766008],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99944335,0.0000020754019,0.00016827238,0.00013123929,0.00007625569,0.00017878102],"domain_scores_gemma":[0.9996697,0.000037269132,0.00000914002,0.00023799024,0.000026652022,0.000019252531],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007305071,0.000103162216,0.00020660082,0.00022445459,0.00002752898,0.000008391016,0.00016703352,0.000100266836,0.000103947954],"category_scores_gemma":[0.00001401262,0.000087386055,0.00011302805,0.0004038196,0.000038765837,0.00008646862,0.000011969486,0.00012530526,0.0000012412819],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014027657,0.00021019662,0.017414479,0.0007030067,0.0047925296,0.0000021086382,0.0009806781,0.17053568,0.539181,0.045024987,0.0013743741,0.21976691],"study_design_scores_gemma":[0.0010425677,0.00007599381,0.00554546,0.000014717406,0.0014833511,0.000002084499,0.0010958298,0.5739183,0.40125903,0.0014557401,0.0132601885,0.00084673346],"about_ca_topic_score_codex":0.0000033410754,"about_ca_topic_score_gemma":0.00001818563,"teacher_disagreement_score":0.78172684,"about_ca_system_score_codex":0.000008609439,"about_ca_system_score_gemma":0.0000024877538,"threshold_uncertainty_score":0.35634997},"labels":[],"label_agreement":null},{"id":"W2116232671","doi":"10.1109/ccece.2006.277703","title":"A Low Phase Noise Dll Clock Generator with a Programmable Dynamic Frequency Divider","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada; Government of Ontario","keywords":"dBc; Jitter; Phase noise; Clock generator; Frequency divider; CMOS; Frequency offset; Frequency multiplier; Electrical engineering; Signal generator; Phase-locked loop; Electronic engineering; Computer science; Clock signal; Engineering; Voltage; Orthogonal frequency-division multiplexing","score_opus":0.004478277898605425,"score_gpt":0.21876687539829676,"score_spread":0.21428859749969134,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116232671","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7051327,0.001129079,0.2813775,0.000077923614,0.00015224508,0.00043975722,0.00002105735,0.0032428277,0.008426913],"genre_scores_gemma":[0.9336453,0.000048406357,0.0645503,0.000025226927,0.000035787994,0.00014529105,0.000020828182,0.000038646824,0.0014901821],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991844,0.0000032635903,0.00016170542,0.0001865644,0.00011906466,0.00034499352],"domain_scores_gemma":[0.99964195,0.000007808832,0.00002041631,0.00027045744,0.000027158158,0.000032207005],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000025591478,0.00018385352,0.00013959991,0.00006172919,0.000055830613,0.000040022067,0.00014493194,0.000067233144,0.00009421397],"category_scores_gemma":[0.0000043750406,0.00013636133,0.000027051434,0.00021643045,0.00005600821,0.00017878445,0.000026773465,0.00011463296,0.000040850562],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011252912,0.00274639,0.014582759,0.0007540734,0.0005512834,0.0005170539,0.00015815422,0.12931573,0.27884734,0.034676686,0.0178683,0.5198697],"study_design_scores_gemma":[0.014172604,0.002080044,0.0011015923,0.0003799172,0.00021556894,0.00013024722,0.00048818788,0.4335469,0.39988294,0.03228112,0.11167583,0.0040450213],"about_ca_topic_score_codex":0.000035892775,"about_ca_topic_score_gemma":0.00015454734,"teacher_disagreement_score":0.5158247,"about_ca_system_score_codex":0.00006693427,"about_ca_system_score_gemma":0.000010785062,"threshold_uncertainty_score":0.5560654},"labels":[],"label_agreement":null},{"id":"W2116531235","doi":"10.1109/iscas.2008.4542105","title":"A Passive Filter Aided Timing Recovery Scheme","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Clock recovery; CMOS; Data recovery; Filter (signal processing); High-pass filter; Electronic engineering; Computer science; Scheme (mathematics); Low-pass filter; Process (computing); Engineering; Electrical engineering; Mathematics; Computer hardware; Clock signal; Jitter","score_opus":0.03051084228268649,"score_gpt":0.22617795172504174,"score_spread":0.19566710944235524,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116531235","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6237703,0.00044829733,0.21625277,0.0002805926,0.0008532301,0.00022223034,0.000009077562,0.004890978,0.15327251],"genre_scores_gemma":[0.91331625,0.0004448548,0.08030875,0.00014238669,0.00005640844,0.000030398625,0.0000046985233,0.000024807976,0.005671427],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995849,0.0000016319402,0.00009749251,0.00009046405,0.000061487066,0.0001640339],"domain_scores_gemma":[0.999786,0.000021154141,0.000009772755,0.00015475274,0.0000107079395,0.000017572134],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00001093998,0.000085618725,0.00008373955,0.000046764577,0.00004769593,0.0000050703475,0.000094035255,0.000052348358,0.00029744135],"category_scores_gemma":[0.0000260992,0.00007393188,0.000027365477,0.000079227844,0.00003225579,0.00014671558,0.000039280087,0.00009210747,0.00015092157],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004871816,0.00014467446,0.00639297,0.00020025778,0.00053229346,0.00046966388,0.0008133457,0.034335878,0.068483375,0.011482089,0.45344388,0.42365286],"study_design_scores_gemma":[0.001816702,0.0002816128,0.0037327234,0.0001507712,0.00002669579,0.00021473525,0.0008671582,0.06518949,0.61162746,0.018503176,0.29563498,0.0019545264],"about_ca_topic_score_codex":0.0000015519975,"about_ca_topic_score_gemma":0.0000010355756,"teacher_disagreement_score":0.54314405,"about_ca_system_score_codex":0.000029826397,"about_ca_system_score_gemma":0.0000034394584,"threshold_uncertainty_score":0.3256774},"labels":[],"label_agreement":null},{"id":"W2116812097","doi":"10.1109/mwscas.2000.951645","title":"A two-stage differential CCO implementation in submicron CMOS","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"CMOS; Ring oscillator; Stage (stratigraphy); Differential amplifier; Differential (mechanical device); Oscillation (cell signaling); Electronic engineering; Amplifier; Computer science; Process (computing); Electrical engineering; Engineering; Aerospace engineering","score_opus":0.016366233246570352,"score_gpt":0.26953342982438194,"score_spread":0.2531671965778116,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116812097","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97081995,0.000121851175,0.017554319,0.000045441506,0.0001872488,0.00014836369,0.000007649878,0.0006260789,0.010489079],"genre_scores_gemma":[0.9975624,0.000118880926,0.0015127454,0.00001595168,0.000017444096,0.000024579354,0.000007167526,0.000011093446,0.0007297512],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99953794,0.0000034358277,0.00013228701,0.000089339934,0.00005712252,0.00017987001],"domain_scores_gemma":[0.99985987,0.000007206298,0.00001009947,0.00010693683,0.000003863208,0.000012035223],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000015707925,0.0000817432,0.000072227864,0.000074756426,0.000017002387,0.000012696055,0.00008062358,0.000028665578,0.0023855425],"category_scores_gemma":[0.0000023845503,0.00007577791,0.000015308151,0.00009493542,0.000012929613,0.00010778732,0.00002875185,0.00007559341,0.000058463193],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013244902,0.0002270792,0.048664164,0.000139504,0.00008626736,0.000039536095,0.0010959401,0.007848766,0.1790593,0.027517244,0.010729008,0.72457993],"study_design_scores_gemma":[0.010381661,0.0002607099,0.024884598,0.000063431275,0.000036189744,0.000010201713,0.008336377,0.22711334,0.6576404,0.004462035,0.06491195,0.0018991154],"about_ca_topic_score_codex":0.000025781454,"about_ca_topic_score_gemma":0.00019160431,"teacher_disagreement_score":0.72268087,"about_ca_system_score_codex":0.00005070809,"about_ca_system_score_gemma":5.800399e-7,"threshold_uncertainty_score":0.9985264},"labels":[],"label_agreement":null},{"id":"W2116919821","doi":"10.1109/jssc.2009.2039535","title":"5–10 Gb/s 70 mW Burst Mode AC Coupled Receiver in 90-nm CMOS","year":2010,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"CMOS; Burst mode (computing); Power (physics); SIGNAL (programming language); Electrical engineering; Electronic engineering; Path (computing); Local oscillator; Channel (broadcasting); Physics; Clock recovery; Computer science; Topology (electrical circuits); Clock signal; Engineering; Electronic circuit; Radio frequency","score_opus":0.014633939769542342,"score_gpt":0.2674426441206625,"score_spread":0.25280870435112013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116919821","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9863821,0.0002867222,0.008717778,0.00012286416,0.0023606333,0.00016276469,0.00004343531,0.00019950532,0.0017241437],"genre_scores_gemma":[0.99739194,0.0009905448,0.00045240874,0.000041769872,0.00024545303,0.0000074589716,0.0000022048246,0.000056688004,0.0008115487],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99823296,0.000016267471,0.000716807,0.00017547717,0.0003550012,0.00050348084],"domain_scores_gemma":[0.99907476,0.00007624308,0.00022890301,0.00031027474,0.00018068438,0.00012915973],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00030158495,0.00026954978,0.0004533443,0.0003515187,0.00006016808,0.000038643582,0.00046328205,0.00019634563,0.00026122408],"category_scores_gemma":[0.00012372468,0.00024947838,0.000106627434,0.00030085666,0.00011294855,0.00054916536,0.0000320156,0.0011224368,0.000095428986],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010199345,0.0003031956,0.0019498852,0.00020795304,0.00035195096,0.0009561653,0.001438822,0.3006487,0.5936288,0.0001589052,0.010919923,0.0893337],"study_design_scores_gemma":[0.015045926,0.0016054582,0.012573639,0.0016268869,0.00035238324,0.0020809304,0.0017329266,0.19644035,0.5462744,0.04026831,0.1775087,0.0044900365],"about_ca_topic_score_codex":0.000007311185,"about_ca_topic_score_gemma":0.00005049598,"teacher_disagreement_score":0.16658878,"about_ca_system_score_codex":0.00013753207,"about_ca_system_score_gemma":0.000052957177,"threshold_uncertainty_score":0.99999577},"labels":[],"label_agreement":null},{"id":"W2117257293","doi":"10.1109/apccas.2008.4746331","title":"Chip to chip communications for terabit transmission rates","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Coquitlam College; Scanimetrics (Canada)","funders":"","keywords":"Terabit; Bottleneck; Wireline; Chip; Bandwidth (computing); Computer science; System on a chip; Throughput; Data transmission; Wireless; Transmission (telecommunications); Embedded system; Computer hardware; Electronic engineering; Telecommunications; Engineering; Wavelength-division multiplexing; Optoelectronics","score_opus":0.048587720346184436,"score_gpt":0.29625702007597526,"score_spread":0.24766929972979082,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117257293","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.048551887,0.0011394436,0.9206652,0.002484182,0.00012010801,0.00069022144,0.000018791308,0.0022385293,0.024091609],"genre_scores_gemma":[0.81697017,0.00041095755,0.18024147,0.00013032791,0.000012535912,0.00013366182,0.000011603331,0.000015953205,0.0020733003],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996748,0.0000024642043,0.000096107426,0.000069207665,0.000034400513,0.0001230315],"domain_scores_gemma":[0.99958485,0.0000413236,0.000005168407,0.00032835323,0.000012319394,0.000027992328],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000021633226,0.0000700926,0.000085335814,0.000041991985,0.00012128439,0.000004995581,0.00026189623,0.000035160425,0.000030501027],"category_scores_gemma":[0.000009643167,0.000057981044,0.000034540688,0.00008508566,0.000029267881,0.00005865298,0.000029827486,0.000057051726,0.00002110539],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006805116,0.00040751568,0.0018591848,0.00031330952,0.0009845962,0.000004630847,0.0046960176,0.028457766,0.099733755,0.041130483,0.109280095,0.7130646],"study_design_scores_gemma":[0.00048647026,0.00012591919,0.00073878956,0.000022667491,0.000055466822,0.000008396013,0.00021863588,0.021670932,0.1947893,0.0054215244,0.77605945,0.0004024521],"about_ca_topic_score_codex":0.0000021433734,"about_ca_topic_score_gemma":0.000003061728,"teacher_disagreement_score":0.7684183,"about_ca_system_score_codex":0.000011832773,"about_ca_system_score_gemma":0.0000026902053,"threshold_uncertainty_score":0.23643984},"labels":[],"label_agreement":null},{"id":"W2117345564","doi":"10.5555/1266366.1266663","title":"Computing synchronizer failure probabilities","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Synchronizer; Robustness (evolution); Computer science; Spice; Synchronization (alternating current); Electronic circuit; Nonlinear system; Electronic engineering; Distributed computing; Engineering","score_opus":0.005932482006623911,"score_gpt":0.21610859300965135,"score_spread":0.21017611100302744,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117345564","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2275415,0.0002692691,0.7004306,0.000089060035,0.00028751252,0.00012345672,8.8056413e-7,0.0033535636,0.0679042],"genre_scores_gemma":[0.9453232,0.000007180119,0.05417883,0.00002728559,0.000034355668,0.0000014001031,9.550826e-7,0.0000105729805,0.00041619007],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995364,0.0000011179965,0.00011322879,0.00007481018,0.000060257596,0.00021419363],"domain_scores_gemma":[0.99980885,0.00003468848,0.0000069389953,0.00012075882,0.000012352038,0.000016404912],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000082085164,0.000075602344,0.000066927496,0.000038487924,0.000034492503,0.000010078992,0.00009160032,0.0000468018,0.00008666573],"category_scores_gemma":[0.00001581615,0.00006329989,0.00001639146,0.0000830431,0.00004246709,0.00006937276,0.00003608342,0.00008633436,0.000035764395],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000083524155,0.00006558238,0.012574667,0.00039404185,0.0001410506,0.00003546492,0.00095953443,0.042914774,0.00916856,0.18451509,0.034651622,0.71457124],"study_design_scores_gemma":[0.001077617,0.00017073109,0.003919932,0.00015566088,0.000022433602,0.00005314446,0.011775207,0.05461359,0.22459179,0.04407192,0.65794706,0.001600937],"about_ca_topic_score_codex":0.000001343941,"about_ca_topic_score_gemma":0.000016196514,"teacher_disagreement_score":0.7177817,"about_ca_system_score_codex":0.000043960215,"about_ca_system_score_gemma":0.000001998891,"threshold_uncertainty_score":0.25812945},"labels":[],"label_agreement":null},{"id":"W2117512866","doi":"10.1109/esscirc.2012.6341299","title":"A low jitter 2.7mW/Gbps 180Gb/s 12-lane transmitter in a 40nm CMOS technology","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Semtech (Canada)","funders":"","keywords":"Jitter; Transmitter; CMOS; Computer science; Electronic engineering; Sensitivity (control systems); Electrical engineering; Noise (video); Engineering; Telecommunications","score_opus":0.007850233726360754,"score_gpt":0.21051313458596105,"score_spread":0.2026629008596003,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117512866","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.849279,0.0012102176,0.1083266,0.0018406854,0.00084379246,0.0005267383,0.000010372017,0.0043956055,0.033566978],"genre_scores_gemma":[0.9890765,0.000113631424,0.009473099,0.00023851237,0.000060127997,0.00010430332,0.000003650597,0.000035288744,0.00089488854],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99888927,0.000006036376,0.0002343281,0.00016451695,0.00009784658,0.0006079804],"domain_scores_gemma":[0.9995872,0.000022262751,0.00001527761,0.0003266359,0.000008708442,0.000039926024],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007249221,0.00020268469,0.00021564885,0.00031438435,0.000024476667,0.000009766993,0.00025197896,0.0002469361,0.00042834465],"category_scores_gemma":[0.0000143215975,0.00017266351,0.000036562604,0.00030245018,0.000082308994,0.00022672105,0.000054938617,0.00033366802,0.0002692825],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006222613,0.0008589903,0.27609593,0.0005786665,0.00030358546,0.00013601324,0.0020849255,0.002092014,0.049753655,0.025388338,0.02788623,0.61475945],"study_design_scores_gemma":[0.0045099217,0.00034202138,0.023343088,0.00033965465,0.00007243222,0.0001882209,0.003089717,0.0071271653,0.42106533,0.020806579,0.51614326,0.002972608],"about_ca_topic_score_codex":0.00000452245,"about_ca_topic_score_gemma":0.000023640694,"teacher_disagreement_score":0.61178684,"about_ca_system_score_codex":0.00005700791,"about_ca_system_score_gemma":0.0000033832403,"threshold_uncertainty_score":0.7041014},"labels":[],"label_agreement":null},{"id":"W2117669248","doi":"10.1109/icecs.2009.5410846","title":"A MEMS-based vacuum sensor with a PLL frequency-to-voltage converter","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Transimpedance amplifier; Microelectromechanical systems; Phase-locked loop; Resonator; CMOS; Materials science; Voltage; Amplifier; Electrical engineering; Optoelectronics; Voltage-controlled oscillator; Electronic engineering; Operational amplifier; Engineering; Phase noise","score_opus":0.008356714447751762,"score_gpt":0.21550154428139234,"score_spread":0.20714482983364058,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117669248","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14790298,0.000087433524,0.81811124,0.00083448173,0.00015873509,0.00037342348,0.000012758753,0.0035076803,0.029011298],"genre_scores_gemma":[0.95889163,0.000006575183,0.039374918,0.0010127602,0.000019220572,0.0000196982,0.0000032722855,0.00001859581,0.00065332995],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99933374,0.0000020787293,0.000119451244,0.00015961735,0.000112928996,0.0002721998],"domain_scores_gemma":[0.99960536,0.000016611872,0.0000109567845,0.0002928739,0.000022176298,0.000052029758],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000026189773,0.00016184441,0.00014393104,0.000089372246,0.00003096397,0.000017840395,0.00015590676,0.00006210157,0.00018481378],"category_scores_gemma":[0.000007686552,0.00011778626,0.000023490911,0.00018026371,0.000024981895,0.00008687562,0.000010491796,0.00011433044,0.00012236754],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021649826,0.0004308661,0.0061127567,0.00022967209,0.00036549574,0.0005327841,0.0007242232,0.020682499,0.7051927,0.025345104,0.03156986,0.20859757],"study_design_scores_gemma":[0.0046283947,0.0027430141,0.0053893845,0.0002765688,0.00009635308,0.000045677665,0.0011056795,0.0718802,0.82370764,0.013098736,0.07424697,0.0027813565],"about_ca_topic_score_codex":0.0000051807137,"about_ca_topic_score_gemma":0.000008968919,"teacher_disagreement_score":0.81098866,"about_ca_system_score_codex":0.000041587642,"about_ca_system_score_gemma":0.000008457059,"threshold_uncertainty_score":0.48031843},"labels":[],"label_agreement":null},{"id":"W2119302857","doi":"10.1109/imtc.2006.328449","title":"Embedded Narrow Pulse Measurement in Digital CMOS","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Fonds Québécois de la Recherche sur la Nature et les Technologies","keywords":"CMOS; Electronic engineering; Detector; Computer science; Capacitive sensing; Pulse-width modulation; Electronic circuit; Duty cycle; Digital electronics; Sampling (signal processing); Electrical engineering; Pulse (music); Voltage; Engineering","score_opus":0.011390045766700321,"score_gpt":0.19732115560704563,"score_spread":0.1859311098403453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119302857","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58287334,0.0010093192,0.027434038,0.00012038092,0.00042058653,0.00031216696,0.000008482275,0.0028409697,0.3849807],"genre_scores_gemma":[0.99835014,0.0000055480145,0.0011421582,0.0000093355075,0.000019856365,0.000018992281,0.0000032655819,0.000011619012,0.00043905858],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999441,9.887477e-7,0.00013896724,0.00009121252,0.00014492932,0.00018289717],"domain_scores_gemma":[0.9998281,0.000004865737,0.0000072016232,0.00013273899,0.000015923866,0.000011144772],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003925435,0.0000898844,0.00007944608,0.000060934144,0.000012763965,0.000023315793,0.00009672486,0.00004147938,0.00006480121],"category_scores_gemma":[0.000017686374,0.0000792655,0.000017835368,0.000117634736,0.000018163573,0.00013319214,0.000021789943,0.00007091915,0.00004896215],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039940263,0.0005808362,0.053157058,0.00026146107,0.00010825649,0.00017050799,0.00029700983,0.31673867,0.06376802,0.05853897,0.058863364,0.4474759],"study_design_scores_gemma":[0.0058725914,0.00030580055,0.032283828,0.00025234162,0.000031120042,0.000034997443,0.002592246,0.084944695,0.4777695,0.24202026,0.1503855,0.0035071177],"about_ca_topic_score_codex":0.00000866404,"about_ca_topic_score_gemma":0.00005029724,"teacher_disagreement_score":0.4439688,"about_ca_system_score_codex":0.00008849303,"about_ca_system_score_gemma":0.0000031341824,"threshold_uncertainty_score":0.3232353},"labels":[],"label_agreement":null},{"id":"W2119703010","doi":"10.1109/newcas.2010.5604005","title":"A 640 &amp;#x00B5;W frequency synthesizer dedicated to implantable medical microsystems in 90-nm CMOS","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"China Aerospace Science and Technology Corporation; Fonds Québécois de la Recherche sur la Nature et les Technologies; Canada Research Chairs; CMC Microsystems","keywords":"CMOS; Phase noise; Electrical engineering; Frequency synthesizer; Voltage-controlled oscillator; Electronic engineering; Direct digital synthesizer; Microsystem; Bandwidth (computing); Phase-locked loop; Voltage; Charge pump; Materials science; Engineering; Capacitor; Telecommunications","score_opus":0.006785595423983115,"score_gpt":0.2439307545660639,"score_spread":0.23714515914208079,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119703010","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94102067,0.00018884761,0.026651591,0.0004933769,0.0013116543,0.000408479,0.000025642394,0.0019149644,0.027984748],"genre_scores_gemma":[0.98361474,0.000070771726,0.0152174495,0.00015673703,0.000079563615,0.00010957776,0.000010082763,0.00003749563,0.00070355635],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99862796,0.000010144241,0.00036328658,0.00024713387,0.00026450586,0.00048696564],"domain_scores_gemma":[0.9993068,0.000091513706,0.000020622532,0.00040854327,0.000022262948,0.0001502691],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00024159346,0.00019702519,0.00026666687,0.00018014692,0.000042304022,0.000026151072,0.0004849194,0.00030628845,0.0011047529],"category_scores_gemma":[0.00031228148,0.0001629151,0.00003117706,0.0003411528,0.00005797687,0.00011961216,0.000101141835,0.00050384534,0.00054823933],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019080473,0.00016113784,0.017671948,0.00021088061,0.00009555819,0.00007106976,0.0003045642,0.0002636802,0.9037461,0.009187832,0.040345054,0.027923059],"study_design_scores_gemma":[0.0018577507,0.00012179972,0.003784676,0.000521015,0.000037834394,0.00048901537,0.000677225,0.005060974,0.23182355,0.0051450287,0.74847746,0.0020036874],"about_ca_topic_score_codex":0.0002692835,"about_ca_topic_score_gemma":0.0021540099,"teacher_disagreement_score":0.7081324,"about_ca_system_score_codex":0.00005432711,"about_ca_system_score_gemma":0.00002863088,"threshold_uncertainty_score":0.9998084},"labels":[],"label_agreement":null},{"id":"W2120316268","doi":"10.1109/ccece.2004.1349756","title":"A 10-Gb/s CMOS sample-and-hold phase detector using dual substrate technique","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Jitter; Detector; Phase detector; Electronic engineering; Synchronous optical networking; Electrical engineering; Dual loop; SerDes; Engineering; Voltage; Telecommunications; Loop (graph theory)","score_opus":0.031627179127955075,"score_gpt":0.2812289654844888,"score_spread":0.2496017863565337,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120316268","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5475374,0.00013635983,0.44893596,0.000017321641,0.00006822518,0.00024279847,0.000020263846,0.0018622574,0.0011794277],"genre_scores_gemma":[0.903492,0.000049433067,0.09624441,0.000013877872,0.000028945431,0.000043750482,0.0000031676277,0.000029484636,0.000094968214],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993004,0.000003150279,0.00017587836,0.00016884196,0.000083776176,0.00026792867],"domain_scores_gemma":[0.99969923,0.000023330922,0.000020047095,0.00019790189,0.00001580354,0.000043702516],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000053073098,0.00017011461,0.00014295464,0.000089282,0.00006424091,0.00002706822,0.00009663435,0.000108182416,0.00024572457],"category_scores_gemma":[0.000035254863,0.00015321873,0.000028174534,0.00015843203,0.000069722846,0.0001649004,0.000051324823,0.00014341672,0.000021061593],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049681094,0.00014416318,0.000117462485,0.00013599715,0.00010391679,0.00007843068,0.000096408345,0.028912641,0.9084246,0.00744589,0.00010913334,0.054381646],"study_design_scores_gemma":[0.0015068663,0.00022326688,0.000040769763,0.000060718,0.000024715535,0.00007067287,0.000117657684,0.008578457,0.9737344,0.009394661,0.0057507497,0.0004970707],"about_ca_topic_score_codex":0.00002210618,"about_ca_topic_score_gemma":0.00000879859,"teacher_disagreement_score":0.35595456,"about_ca_system_score_codex":0.00007634525,"about_ca_system_score_gemma":0.000010678813,"threshold_uncertainty_score":0.6248079},"labels":[],"label_agreement":null},{"id":"W2120819308","doi":"10.1109/ccece.2004.1349762","title":"An overview of low-voltage VCO delay cells and a worst-case analysis of supply noise sensitivity","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Cadence; Voltage-controlled oscillator; CMOS; Jitter; Electronic engineering; Linearity; Sensitivity (control systems); Voltage; Phase noise; Electrical engineering; Computer science; Noise (video); Engineering","score_opus":0.017040183755963546,"score_gpt":0.2646459753771961,"score_spread":0.24760579162123253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120819308","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9488604,0.00045757202,0.05014966,0.000005979819,0.000027501086,0.000076609685,0.00007814549,0.00015620531,0.00018794803],"genre_scores_gemma":[0.9917131,0.00072375033,0.007510642,0.00001302809,0.000003920281,0.0000026234898,0.0000067989026,0.000010048969,0.00001607275],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99940985,0.000008855589,0.00021626844,0.00014012752,0.00008690071,0.0001379822],"domain_scores_gemma":[0.99954355,0.000040205603,0.000041247036,0.00030730804,0.000030470692,0.000037205627],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000102896905,0.00011946554,0.00031362477,0.00020380839,0.000018769251,0.0000057569655,0.00005769367,0.00006570534,0.000041361294],"category_scores_gemma":[0.000010882898,0.00010511323,0.000064912805,0.00051461393,0.00007693724,0.00013928824,0.00004191819,0.0000683714,0.0000012011138],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021767715,0.0002958964,0.008585876,0.0005820113,0.0011463809,0.00062800304,0.0005263407,0.54177904,0.4162011,0.0042014327,0.000036420945,0.025995705],"study_design_scores_gemma":[0.0006988492,0.00016433845,0.005981226,0.00011291578,0.00080268685,0.00006570099,0.0009848413,0.09319106,0.8962986,0.0011038013,0.0001340022,0.00046200913],"about_ca_topic_score_codex":0.0001451072,"about_ca_topic_score_gemma":0.00036248495,"teacher_disagreement_score":0.48009744,"about_ca_system_score_codex":0.000021514512,"about_ca_system_score_gemma":0.000004737125,"threshold_uncertainty_score":0.42863932},"labels":[],"label_agreement":null},{"id":"W2120877217","doi":"10.1109/ccece.2003.1226349","title":"Synthesis of a 12-bit complex mixer for FPGA implementation","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada; Royal Military College of Canada","funders":"Defence Research and Development Canada","keywords":"Field-programmable gate array; Computer science; Multiplier (economics); Scalability; Adder; Interpolation (computer graphics); Computer architecture; Computer hardware; Parallel computing; Artificial intelligence","score_opus":0.03414966425361941,"score_gpt":0.29845487052693076,"score_spread":0.26430520627331133,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120877217","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1354371,0.00006642542,0.8544921,0.00026180004,0.00015858375,0.00049733045,0.00008042885,0.0008407123,0.008165487],"genre_scores_gemma":[0.9320867,0.000025801954,0.067722686,0.000016339463,0.000009612573,0.000078475896,0.0000077330205,0.0000099893,0.000042655538],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996483,9.938184e-7,0.00013178756,0.000060618408,0.000047596634,0.000110715475],"domain_scores_gemma":[0.99983376,0.000031150674,0.000016968674,0.0000951545,0.0000139107115,0.000009048085],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000026420788,0.00005992371,0.00008767024,0.000041855295,0.000019619189,0.00000352739,0.000073098054,0.000024802928,0.000135443],"category_scores_gemma":[0.000013652412,0.00005319557,0.000028343853,0.000043464024,0.000019706133,0.000059438164,0.000014487209,0.000018172153,0.0000048204715],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026631049,0.0000990277,0.00081397477,0.00044406214,0.00024764886,0.0000012338619,0.00031169227,0.03190575,0.10192737,0.052982263,0.009065091,0.8021753],"study_design_scores_gemma":[0.0004645551,0.00004957694,0.0008158852,0.000013943531,0.000017203705,7.2878714e-7,0.0009450197,0.0005428795,0.9728596,0.013003689,0.01116775,0.000119156604],"about_ca_topic_score_codex":0.000013454662,"about_ca_topic_score_gemma":0.000038147722,"teacher_disagreement_score":0.8709322,"about_ca_system_score_codex":0.00003255938,"about_ca_system_score_gemma":0.0000031852458,"threshold_uncertainty_score":0.21692523},"labels":[],"label_agreement":null},{"id":"W2121711436","doi":"10.1109/ccece.2011.6030551","title":"Process variation compensated voltage controlled ring oscillator with Subtraction-based Voltage Controlled Current Source","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Ring oscillator; Voltage; Current source; Process variation; Voltage source; Process corners; Mesh analysis; Process (computing); Ring (chemistry); Current (fluid); Computer science; Electrical engineering; Materials science; Optoelectronics; Dropout voltage; Engineering; Chemistry","score_opus":0.01685760913513685,"score_gpt":0.23140531874902676,"score_spread":0.21454770961388991,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121711436","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33420417,0.00017802873,0.65643996,0.000012741891,0.00042741233,0.0012230766,0.0000065148497,0.0024655785,0.005042551],"genre_scores_gemma":[0.9976142,0.000020661246,0.0017143389,0.000024641244,0.000046871915,0.0003070352,0.0000121317,0.00004515358,0.00021496088],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985209,0.00001735102,0.0004719148,0.00030423817,0.00028709954,0.00039847282],"domain_scores_gemma":[0.9991383,0.00014057918,0.00016887362,0.0003101902,0.00016612226,0.00007593264],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019447108,0.00034324554,0.00062653323,0.00019876381,0.00014528405,0.000042378117,0.00022131602,0.00011864758,0.00030247052],"category_scores_gemma":[0.00010834006,0.0002492312,0.0000878613,0.00028241603,0.00006932033,0.0002773467,0.00001922097,0.00029978924,0.000031797856],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.03382358,0.0038355067,0.06671033,0.0023529066,0.005133244,0.00012007313,0.0061146,0.63250816,0.14073114,0.021280015,0.0009823112,0.086408116],"study_design_scores_gemma":[0.06986405,0.00043929627,0.0050964295,0.00021488601,0.00036271158,0.0000075448656,0.0009726375,0.8790847,0.038193624,0.0007991336,0.0035969669,0.0013680412],"about_ca_topic_score_codex":0.000026669642,"about_ca_topic_score_gemma":0.000030747746,"teacher_disagreement_score":0.66341007,"about_ca_system_score_codex":0.000100446,"about_ca_system_score_gemma":0.000037173337,"threshold_uncertainty_score":0.999996},"labels":[],"label_agreement":null},{"id":"W2121853031","doi":"10.1109/ccece.2003.1226453","title":"Design of a programmable digital down-converter structure","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"GSM; Computer science; Passband; Digital down converter; Integrator; Wireless; Electronic engineering; Quadrature (astronomy); Bandwidth (computing); Computer hardware; Digital signal processing; Engineering; Digital signal; Telecommunications; Band-pass filter","score_opus":0.009005535292211243,"score_gpt":0.2005602681454471,"score_spread":0.19155473285323588,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121853031","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03513525,0.000094888404,0.9611228,0.000020670395,0.00009181696,0.00016436272,0.000006831842,0.00075046293,0.0026128967],"genre_scores_gemma":[0.9584217,0.00001124499,0.041407973,0.0000068506165,0.0000061317323,0.00000596418,0.0000025248235,0.000008999,0.00012858908],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996653,6.4374535e-7,0.00008862889,0.000063352025,0.000056144963,0.00012590823],"domain_scores_gemma":[0.9998425,0.000005196491,0.000009573642,0.000119453565,0.000010937428,0.0000123061645],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000008324511,0.0000724476,0.00007867768,0.000029734878,0.000009781447,0.000014188466,0.000095483476,0.00004507653,0.000052745487],"category_scores_gemma":[0.0000053517642,0.00005471382,0.000014306765,0.000080561746,0.00003515587,0.00016331203,0.000020432502,0.000052289884,0.000010051796],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025711328,0.000090368245,0.0009482071,0.00018636827,0.00020056132,0.000016514434,0.00035111743,0.40169555,0.039078694,0.015790224,0.00094671047,0.54067],"study_design_scores_gemma":[0.0020344898,0.00041127123,0.00018449032,0.00007708294,0.000024883331,0.000030331423,0.00055152766,0.018938689,0.7931476,0.17218515,0.011683382,0.00073106703],"about_ca_topic_score_codex":0.0000013097034,"about_ca_topic_score_gemma":5.477721e-7,"teacher_disagreement_score":0.9232865,"about_ca_system_score_codex":0.000019067562,"about_ca_system_score_gemma":0.0000048930046,"threshold_uncertainty_score":0.22311649},"labels":[],"label_agreement":null},{"id":"W2121955149","doi":"10.1109/test.2001.966708","title":"A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Vernier scale; Jitter; Computer science; Field-programmable gate array; Delay calculation; Computer hardware; Propagation delay","score_opus":0.07123008876189064,"score_gpt":0.2339315738458216,"score_spread":0.16270148508393095,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121955149","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18633796,0.0024401343,0.8084309,0.00010517038,0.00021958257,0.00020760689,0.0000067927513,0.00090970175,0.0013421451],"genre_scores_gemma":[0.94432616,0.00027762193,0.055246893,0.000028533947,0.00003190392,0.000010564547,0.0000014231796,0.00002372878,0.00005313694],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991153,0.000011499438,0.00020187907,0.0001793744,0.0002163561,0.00027561164],"domain_scores_gemma":[0.9996868,0.000024179899,0.000028936036,0.00017757672,0.000039307368,0.000043250646],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012273793,0.00016523719,0.00015953805,0.00010615119,0.00011243389,0.000030238829,0.000097360244,0.00007608074,0.00011955],"category_scores_gemma":[0.00003689786,0.00014878342,0.000019627836,0.00015323394,0.000038083774,0.00016415969,0.000069871196,0.00011719335,0.000024630051],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030109872,0.000248206,0.0009199525,0.00047165743,0.00046110552,0.000080003476,0.00037712805,0.60338444,0.2105189,0.0036225559,0.0014975473,0.17838839],"study_design_scores_gemma":[0.00028957915,0.000026326275,0.00010887437,0.000117248564,0.000039162696,0.000015122761,0.00012806407,0.983288,0.013586868,0.00010775651,0.002062437,0.0002305881],"about_ca_topic_score_codex":0.000044097756,"about_ca_topic_score_gemma":0.00002227276,"teacher_disagreement_score":0.7579882,"about_ca_system_score_codex":0.00016234565,"about_ca_system_score_gemma":0.0000027715562,"threshold_uncertainty_score":0.6067212},"labels":[],"label_agreement":null},{"id":"W2122044705","doi":"10.1049/el:20092136","title":"Comparison of amplitude-optimised bit-edge equalisation with pulse-width modulation in high-speed wireline application","year":2009,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Intersymbol interference; Pulse-amplitude modulation; Backplane; Wireline; Electronic engineering; Transmitter; Pulse-width modulation; Amplitude; Amplitude modulation; Pulse shaping; Computer science; Modulation (music); Bit error rate; Pulse (music); Engineering; Telecommunications; Bandwidth (computing); Electrical engineering; Frequency modulation; Physics; Optics; Channel (broadcasting); Acoustics; Detector; Wireless; Voltage","score_opus":0.013076556495321287,"score_gpt":0.26517578219674826,"score_spread":0.25209922570142695,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122044705","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6349121,0.00016720829,0.36383304,0.0005731638,0.000023533952,0.00021442992,0.0000014827266,0.00021848346,0.00005659435],"genre_scores_gemma":[0.9919243,0.00005533765,0.0077370307,0.00012394587,0.000023530327,0.000016500331,0.0000978424,0.000017831931,0.0000037123384],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990637,0.00001230758,0.0003158468,0.00017643209,0.00016354745,0.00026822326],"domain_scores_gemma":[0.9996043,0.000024281739,0.000094509516,0.0002359473,0.000024451407,0.000016506654],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000094125644,0.0001457476,0.00021253532,0.00015693084,0.000028754384,0.00001100638,0.000139066,0.00007179281,0.0000035657363],"category_scores_gemma":[0.000009057165,0.00014278712,0.000019438108,0.00035092534,0.000030837033,0.00015277744,0.000007872348,0.0002004402,0.0000025636255],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003869232,0.00007497124,0.002701967,0.00001776556,0.000015681817,3.6264987e-7,0.000114773255,0.7060785,0.2445921,0.0036954023,0.00007739929,0.04259233],"study_design_scores_gemma":[0.001930676,0.00054826704,0.026226437,0.000057924328,0.000029714889,0.000001546236,0.000053806292,0.80103636,0.16437551,0.004317188,0.00088690215,0.0005356374],"about_ca_topic_score_codex":0.000008376321,"about_ca_topic_score_gemma":0.000019891444,"teacher_disagreement_score":0.3570122,"about_ca_system_score_codex":0.00021981008,"about_ca_system_score_gemma":0.0000089347795,"threshold_uncertainty_score":0.58226895},"labels":[],"label_agreement":null},{"id":"W2122073952","doi":"10.1109/jssc.2010.2047156","title":"A 5-Gb/s ADC-Based Feed-Forward CDR in 65 nm CMOS","year":2010,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Computer science; Electrical engineering; Electronic engineering; Engineering","score_opus":0.012028767330108879,"score_gpt":0.2560400490213511,"score_spread":0.2440112816912422,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122073952","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97550154,0.00024040863,0.020059302,0.0001521187,0.002631704,0.00015160187,0.000033476925,0.00020988531,0.0010199905],"genre_scores_gemma":[0.9983312,0.00023331278,0.000974471,0.00009767325,0.0001996751,0.000008144135,0.0000013520576,0.000050376253,0.000103783],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983029,0.000016895141,0.00070483005,0.00015151728,0.00033687428,0.00048701675],"domain_scores_gemma":[0.99915797,0.000081120575,0.00021565524,0.00028058505,0.00013390233,0.00013076002],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034543927,0.00025025665,0.00041941451,0.0004401859,0.000050225546,0.000036767076,0.0004945015,0.00016604146,0.000057691243],"category_scores_gemma":[0.00012061385,0.0002285416,0.00012613671,0.00033627707,0.00010157274,0.00037743093,0.000021693451,0.0010860778,0.000039474373],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006355427,0.00031628946,0.009766656,0.00029997126,0.00024640447,0.0009238621,0.00095425005,0.2562539,0.5075583,0.00018622573,0.006036726,0.21739386],"study_design_scores_gemma":[0.009012846,0.00088328595,0.019505762,0.0010769301,0.00014468996,0.0006591443,0.000791516,0.02830041,0.8476636,0.01821499,0.07156683,0.0021800385],"about_ca_topic_score_codex":0.000003827995,"about_ca_topic_score_gemma":0.000043117376,"teacher_disagreement_score":0.34010527,"about_ca_system_score_codex":0.000111930385,"about_ca_system_score_gemma":0.0000743505,"threshold_uncertainty_score":0.9319656},"labels":[],"label_agreement":null},{"id":"W2122217504","doi":"10.1109/iscas.2005.1465818","title":"Measurement of Delay Mismatch Due to Process Variations by Means of Modified Ring Oscillators","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Ring oscillator; Process (computing); Electronic engineering; Chip; Computer science; Measure (data warehouse); CMOS; Ring (chemistry); Process variation; Series (stratigraphy); Engineering; Telecommunications","score_opus":0.016721316447508634,"score_gpt":0.2413939573131333,"score_spread":0.22467264086562466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122217504","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2534615,0.00018367263,0.7352762,0.00013305928,0.000081648934,0.00020587139,0.000013928095,0.00036706417,0.010277002],"genre_scores_gemma":[0.9836255,0.000014539853,0.016241644,0.000011236409,0.000009345505,0.000023666642,8.9662603e-7,0.000012405644,0.00006080524],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99925274,0.000003205214,0.00026142146,0.000099439174,0.00023961524,0.00014359146],"domain_scores_gemma":[0.9996588,0.000009326213,0.000033725333,0.00017364183,0.00009552083,0.000028986547],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010398076,0.00009452077,0.00015496269,0.00007731168,0.000022057297,0.0000035437479,0.00015545479,0.000048132908,0.000025926292],"category_scores_gemma":[0.000041284457,0.000085596854,0.000023188288,0.00020005192,0.000015636931,0.000084064195,0.000025962161,0.000051106785,0.000003999242],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006969207,0.00009579968,0.00038773075,0.00018130895,0.000120875884,3.6157064e-7,0.0006807144,0.90153074,0.06925652,0.005449733,0.0012430099,0.021046245],"study_design_scores_gemma":[0.0003836299,0.000053065243,0.00019884044,0.000082591454,0.000027329615,0.0000015099358,0.00045694053,0.087055616,0.9077047,0.0009906429,0.0027812547,0.00026384977],"about_ca_topic_score_codex":0.000010738,"about_ca_topic_score_gemma":0.000028277276,"teacher_disagreement_score":0.8384482,"about_ca_system_score_codex":0.000064119486,"about_ca_system_score_gemma":0.000008713938,"threshold_uncertainty_score":0.34905386},"labels":[],"label_agreement":null},{"id":"W2122223781","doi":"10.1109/ccece.2006.277279","title":"A Digital Architecture for Direct Digital-to-RF Converters","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Phase shift module; Computer science; Electronic engineering; Software-defined radio; Digital signal; Waveform; Digital signal processing; Digital down converter; Electronic circuit; Direct digital synthesizer; Phase-locked loop; Engineering; Electrical engineering; Telecommunications; Jitter; Radar","score_opus":0.005047521868874234,"score_gpt":0.19823193193996033,"score_spread":0.1931844100710861,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122223781","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023347082,0.00008126727,0.7135544,0.00021558296,0.00026298387,0.00038131108,0.00017685529,0.002696927,0.2592836],"genre_scores_gemma":[0.9894142,0.0000022665088,0.004070965,0.00005728381,0.00004902318,0.00005831597,0.00003367833,0.000027120106,0.00628713],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994683,3.664213e-7,0.00010996075,0.00013256316,0.00006216254,0.00022664716],"domain_scores_gemma":[0.99976236,0.000043034892,0.000007768098,0.00014950329,0.000011071181,0.000026292011],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000009300995,0.00012479871,0.000112775175,0.00006575275,0.000025839205,0.00008858632,0.00012896731,0.000043030766,0.000011968252],"category_scores_gemma":[0.000023357617,0.0001018712,0.000047064223,0.00009695706,0.000027033291,0.0001635321,0.000034519522,0.00004740474,0.000043318807],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024695977,0.000051113555,0.0017574279,0.00008035968,0.000073810654,0.000005488779,0.000042952044,0.035568547,0.0019124044,0.002804236,0.06962177,0.8880572],"study_design_scores_gemma":[0.00044178308,0.00010573579,0.00021905886,0.000021338688,0.000007219304,0.0000051745037,0.000101498204,0.0040686154,0.013963264,0.011289977,0.9693327,0.00044364514],"about_ca_topic_score_codex":0.0000011034516,"about_ca_topic_score_gemma":0.000003507416,"teacher_disagreement_score":0.96606714,"about_ca_system_score_codex":0.000024673478,"about_ca_system_score_gemma":0.0000021413753,"threshold_uncertainty_score":0.41541868},"labels":[],"label_agreement":null},{"id":"W2122675120","doi":"10.1109/pac.1997.753107","title":"Sawtooth wave generation for pre-buncher cavity in ISAC","year":2002,"lang":"en","type":"article","venue":"Proceedings of the 1997 Particle Accelerator Conference (Cat. No.97CH36167)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"TRIUMF","funders":"","keywords":"Sawtooth wave; Waveform; SIGNAL (programming language); Fourier transform; Power (physics); Phase (matter); Physics; Optics; Acoustics; Computer science; Electrical engineering; Engineering; Telecommunications; Voltage","score_opus":0.07849060247443676,"score_gpt":0.2579754911225099,"score_spread":0.17948488864807313,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122675120","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9969501,0.00007717106,0.00042955927,0.00031210805,0.00032320843,0.0006810564,0.000028812085,0.00027597218,0.00092202896],"genre_scores_gemma":[0.9926022,0.00014170478,0.006319549,0.00006623327,0.00012454801,0.0003100317,0.0000027525282,0.000039390157,0.00039355195],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984426,0.000006341899,0.000459454,0.00034518595,0.00024359267,0.00050285587],"domain_scores_gemma":[0.9992266,0.000040637035,0.00013910304,0.00025272166,0.00027742342,0.00006348563],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020455234,0.0002719805,0.00030965474,0.00006524014,0.00011808278,0.00010485483,0.00050235784,0.00015488501,0.00010798648],"category_scores_gemma":[0.00026392084,0.00022196957,0.00008771309,0.00035471923,0.00013252329,0.00063555146,0.00014042096,0.0001660062,0.000022448843],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030291947,0.00018588873,0.016129427,0.00021661367,0.000053711996,4.464274e-7,0.0013536141,0.00027108952,0.9606373,0.004192463,0.005284421,0.011644752],"study_design_scores_gemma":[0.0006295529,0.00009225399,0.0028727516,0.000066718574,0.000026512396,0.0000017635153,0.00025920858,0.5018426,0.4913227,0.0014562616,0.0011312934,0.00029838682],"about_ca_topic_score_codex":0.000015091177,"about_ca_topic_score_gemma":0.000029338162,"teacher_disagreement_score":0.50157154,"about_ca_system_score_codex":0.00013432205,"about_ca_system_score_gemma":0.000016056516,"threshold_uncertainty_score":0.9051656},"labels":[],"label_agreement":null},{"id":"W2122860598","doi":"10.1109/ccece.2006.277635","title":"Bandwidth Expansion in Sigma-Delta PLLs Using Multiphase VCOs","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Voltage-controlled oscillator; Delta-sigma modulation; Phase noise; Electronic engineering; Noise shaping; Clock generator; CMOS; Bandwidth (computing); Phase-locked loop; Chip; Quantization (signal processing); Engineering; Frequency synthesizer; Electrical engineering; Voltage; Computer science; Telecommunications; Clock signal; Jitter","score_opus":0.013344885539745296,"score_gpt":0.23958773008385573,"score_spread":0.22624284454411042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122860598","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8075211,0.00030877627,0.18721291,0.000014814599,0.00016739633,0.00012561445,0.0000043219998,0.00074353867,0.0039014863],"genre_scores_gemma":[0.96924853,0.000038861708,0.030439777,0.000016630453,0.000029221148,0.000008035878,0.000006305037,0.00001825402,0.00019437366],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99938637,0.000004077724,0.000181237,0.00012804299,0.00007961736,0.00022063917],"domain_scores_gemma":[0.9997751,0.000021210353,0.000012959995,0.00016733583,0.0000087517765,0.00001460782],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000038881037,0.00011645865,0.00011401435,0.0001173347,0.000028101837,0.0000115629255,0.000095944626,0.00007107125,0.000065886685],"category_scores_gemma":[0.000011730038,0.00010373738,0.000020754884,0.0001722317,0.000024422256,0.00015333219,0.000035403184,0.00009886117,0.000010002895],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011531251,0.00011893228,0.008401967,0.000044442786,0.000010959594,0.000046729427,0.000051774547,0.78495777,0.1482334,0.0013583624,0.0012310324,0.055533085],"study_design_scores_gemma":[0.0014011416,0.000033396605,0.0014871018,0.000080223515,0.000008237923,0.000006458756,0.00029541182,0.75784034,0.22764489,0.0034898098,0.007217389,0.00049557164],"about_ca_topic_score_codex":0.00013388012,"about_ca_topic_score_gemma":0.000083178085,"teacher_disagreement_score":0.16172741,"about_ca_system_score_codex":0.00006391663,"about_ca_system_score_gemma":0.000003788753,"threshold_uncertainty_score":0.42302877},"labels":[],"label_agreement":null},{"id":"W2123312266","doi":"10.1109/socc.2004.1362442","title":"An adaptive 4-PAM decision-feedback equalizer for chip-to-chip signaling","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Transceiver; Computer science; Equalizer; Adaptive equalizer; Electronic engineering; CMOS; Chip; Channel (broadcasting); Calibration; System on a chip; SIGNAL (programming language); Adaptation (eye); Impulse response; Computer hardware; Engineering; Embedded system; Telecommunications; Mathematics","score_opus":0.028748965910940262,"score_gpt":0.2923555060550324,"score_spread":0.2636065401440921,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123312266","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15836115,0.000097461656,0.83759534,0.000043822478,0.00025622963,0.00030191801,0.000014692842,0.0010420196,0.0022873431],"genre_scores_gemma":[0.6904388,0.000011770833,0.30918583,0.00010049206,0.000057572357,0.0000641163,0.0000044657536,0.000031781845,0.000105175255],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990725,0.000003419817,0.00022064547,0.00023389625,0.00013504969,0.0003345078],"domain_scores_gemma":[0.9994633,0.000101222904,0.000018194094,0.00029550635,0.000040283026,0.00008145698],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009756544,0.00018092239,0.00017223887,0.00010947421,0.00008623097,0.000030229552,0.0002817781,0.000098210236,0.00008046344],"category_scores_gemma":[0.00006907257,0.00015465837,0.000053305117,0.00018171826,0.000027725708,0.00020640118,0.00004547568,0.00010521987,0.000090430956],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009638035,0.00007378368,0.0000464165,0.000023297393,0.000065687826,0.000004173902,0.000377687,0.79858017,0.021804709,0.057450037,0.0008597188,0.12061796],"study_design_scores_gemma":[0.0029787004,0.0014575204,0.0002138019,0.00024160813,0.000044228138,0.0000074689956,0.0031677554,0.027438186,0.49391568,0.44521052,0.023937678,0.0013868712],"about_ca_topic_score_codex":0.0000059838526,"about_ca_topic_score_gemma":0.000014539018,"teacher_disagreement_score":0.77114195,"about_ca_system_score_codex":0.00008387757,"about_ca_system_score_gemma":0.000010093544,"threshold_uncertainty_score":0.63067853},"labels":[],"label_agreement":null},{"id":"W2123352527","doi":"10.1109/tim.2009.2013685","title":"A Delay Generation Technique for Narrow Time Interval Measurement","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"CMOS; Electronic engineering; Time-to-digital converter; Dynamic range; Amplifier; Interval (graph theory); Computer science; Chip; Picosecond; Voltage; Electronic circuit; Electrical engineering; Engineering; Physics; Mathematics; Optics","score_opus":0.04732255608672182,"score_gpt":0.25614203863955715,"score_spread":0.20881948255283533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123352527","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010283916,0.00009927549,0.98730516,0.00025402667,0.00043179115,0.00090378,0.00001584139,0.00038080267,0.00032541665],"genre_scores_gemma":[0.988615,0.00007503601,0.010549217,0.00015405977,0.000034024426,0.0005037765,0.000005539093,0.00001691439,0.000046478566],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99894214,0.000016080256,0.00026606105,0.00019872977,0.00039197534,0.00018500516],"domain_scores_gemma":[0.9996416,0.000005195648,0.000036124027,0.00013637109,0.00013030984,0.000050429695],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003060941,0.00018049544,0.00013438803,0.00014917714,0.00016603679,0.000036514422,0.00006363415,0.0000777423,0.000029982306],"category_scores_gemma":[0.0000052233513,0.0001790685,0.000056504017,0.00009813479,0.000024652707,0.00018071952,4.3702707e-7,0.0001094167,0.000008399764],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004396763,0.0001127448,0.0000013285127,0.000030741354,0.000059560152,4.1954277e-7,0.00013445935,0.010697056,0.6998705,0.0001058661,0.00083717547,0.28810614],"study_design_scores_gemma":[0.0009557673,0.00050900964,0.000033593587,0.000066068715,0.00005144462,0.000007453039,0.00009335841,0.015321521,0.97978586,0.00043554537,0.0024896695,0.0002507172],"about_ca_topic_score_codex":0.0000014327157,"about_ca_topic_score_gemma":0.000011883647,"teacher_disagreement_score":0.978331,"about_ca_system_score_codex":0.00037496045,"about_ca_system_score_gemma":0.000017229942,"threshold_uncertainty_score":0.7302202},"labels":[],"label_agreement":null},{"id":"W2123587604","doi":"10.1109/cnsr.2008.25","title":"A Simple Low-Noise Subharmonically Injection-Locked Oscillator for Low-Cost RF Synthesizers and Front-Ends for Wireless Communications","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada; Atlantic Canada Opportunities Agency","keywords":"Phase noise; dBc; Electrical engineering; Heterojunction bipolar transistor; Injection locking; Transistor; Voltage-controlled oscillator; Electronic engineering; Physics; Engineering; Bipolar junction transistor; Voltage","score_opus":0.026937901188532645,"score_gpt":0.26569713666454803,"score_spread":0.23875923547601538,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123587604","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54453164,0.000548071,0.4492309,0.00041515846,0.0002633631,0.0017078933,0.00023460551,0.0017553443,0.0013130114],"genre_scores_gemma":[0.9721022,0.00089497917,0.025570422,0.00007241528,0.00003071522,0.0007715659,0.000038386526,0.000045189307,0.00047408536],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991224,0.0000071316176,0.00027424115,0.00020769742,0.000078285244,0.00031025097],"domain_scores_gemma":[0.99883693,0.00041530942,0.000040971907,0.0005676273,0.00007243057,0.00006670806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008846255,0.00018077952,0.00023731093,0.00008040744,0.00034511002,0.000022044702,0.0003417947,0.00013439558,0.000019056779],"category_scores_gemma":[0.00015676922,0.00017034431,0.0000713925,0.00010248114,0.00019579272,0.00015858877,0.000103094695,0.00012582498,0.000005667406],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011993811,0.001636384,0.03483658,0.002950183,0.002083525,0.000014094521,0.0035221023,0.03506417,0.108206496,0.041011237,0.19646777,0.57300806],"study_design_scores_gemma":[0.0063192863,0.0004998575,0.003875809,0.00020205748,0.00018391764,0.000054224813,0.0027377787,0.6428929,0.0878489,0.009227982,0.2439905,0.002166814],"about_ca_topic_score_codex":0.00001526563,"about_ca_topic_score_gemma":0.000077423,"teacher_disagreement_score":0.6078287,"about_ca_system_score_codex":0.00008410204,"about_ca_system_score_gemma":0.000021652839,"threshold_uncertainty_score":0.6946439},"labels":[],"label_agreement":null},{"id":"W2124392952","doi":"10.1109/issse.2007.4294521","title":"Frequency Dividers Implementing Custom Cells with Resistor Tail Bias","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Resistor; CMOS; Electronic engineering; Electrical engineering; Computer science; Phase noise; Noise (video); Frequency divider; Engineering; Voltage","score_opus":0.019214736600181862,"score_gpt":0.23347705933286148,"score_spread":0.21426232273267962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124392952","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.536402,0.0004383681,0.31180888,0.000086426204,0.0004256337,0.0002744861,0.000008394945,0.0032797311,0.14727606],"genre_scores_gemma":[0.93962556,0.000041235402,0.059047807,0.000043527125,0.00003556409,0.000008108446,0.0000030398126,0.000028626,0.0011665596],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990518,0.0000029835467,0.00020069489,0.00014863936,0.0001437568,0.00045213036],"domain_scores_gemma":[0.99963,0.000049761165,0.000029921222,0.00022997832,0.000021597903,0.00003878958],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018962586,0.00014161495,0.00010966778,0.000104032995,0.000085989326,0.000018729155,0.00016397811,0.000053028867,0.00019877206],"category_scores_gemma":[0.00001550923,0.00011040342,0.000024056024,0.00019405852,0.00004874377,0.0001527527,0.000046582765,0.0001260902,0.000044383898],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005333403,0.00016614085,0.13140902,0.00051770004,0.0006716703,0.00032286136,0.0013003618,0.00962548,0.26456663,0.03954999,0.06587256,0.48594427],"study_design_scores_gemma":[0.0012605474,0.00019164514,0.0048034173,0.000104998515,0.000066043256,0.000011561508,0.0057947356,0.0008498844,0.7497698,0.0032860106,0.23253295,0.001328377],"about_ca_topic_score_codex":0.00003149202,"about_ca_topic_score_gemma":0.00024424648,"teacher_disagreement_score":0.4852032,"about_ca_system_score_codex":0.00007688765,"about_ca_system_score_gemma":0.0000060213792,"threshold_uncertainty_score":0.4502121},"labels":[],"label_agreement":null},{"id":"W2124454658","doi":"10.1109/iscas.2005.1465628","title":"An All-Digital Data Recovery Circuit Optimization using Matlab/Simulink","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Government of Ontario","keywords":"Jitter; Computer science; Software portability; MATLAB; Data recovery; Interval (graph theory); Detector; Electronic engineering; Real-time computing; Computer hardware; Engineering","score_opus":0.07374404143667558,"score_gpt":0.2958115386155444,"score_spread":0.2220674971788688,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124454658","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017122304,0.00010174305,0.9741117,0.000033172077,0.00015388841,0.00008123783,0.00005190099,0.0014027888,0.006941272],"genre_scores_gemma":[0.74098015,0.00017573623,0.25795707,0.00009556161,0.0001466523,0.0000023806501,0.00037438082,0.000038162245,0.00022989941],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99940217,0.0000023663479,0.00015333331,0.00018242438,0.00008336335,0.00017635208],"domain_scores_gemma":[0.99934494,0.000013492682,0.000017828525,0.0005805718,0.000014396064,0.000028752318],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000040283696,0.000105605875,0.00008412642,0.00005661723,0.00003236116,0.00009336149,0.0003737363,0.00007207335,0.00015260611],"category_scores_gemma":[0.000023312963,0.00010238453,0.000011065948,0.00009385193,0.00001905617,0.001955439,0.00009473273,0.00007716602,0.000033535453],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011205328,0.000014995522,0.00006557661,0.0000054888847,0.000017289585,0.0000010168702,0.000009325159,0.9093073,0.00029353573,0.00012244702,0.0004612621,0.08970063],"study_design_scores_gemma":[0.00010382805,0.000014070714,0.0000054439092,0.000006904446,0.0000074328977,0.000004467192,0.00006590841,0.98370844,0.0006385908,0.00023673543,0.015053956,0.00015424611],"about_ca_topic_score_codex":0.0000017315118,"about_ca_topic_score_gemma":0.0000022685915,"teacher_disagreement_score":0.7238578,"about_ca_system_score_codex":0.000057919406,"about_ca_system_score_gemma":0.0000053260924,"threshold_uncertainty_score":0.417512},"labels":[],"label_agreement":null},{"id":"W2124743709","doi":"10.1109/iscas.1999.780632","title":"A low-power CMOS frequency synthesizer design methodology for wireless applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Electronic engineering; Phase-locked loop; CMOS; Phase noise; Delta-sigma modulation; Computer science; Wireless; Frequency synthesizer; Direct digital synthesizer; Dissipation; Power (physics); Engineering; Telecommunications; Physics","score_opus":0.06230206512034696,"score_gpt":0.2961531871778204,"score_spread":0.23385112205747344,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124743709","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00092471566,0.00020040286,0.9872606,0.000032669905,0.00012303259,0.00057405885,0.0000051089187,0.0008336955,0.010045711],"genre_scores_gemma":[0.26076826,0.000067051275,0.7372806,0.000052777297,0.000010995019,0.0013877467,0.0000013886142,0.000027839667,0.0004033322],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993696,0.000027497703,0.0001592553,0.0001604382,0.000044377794,0.00023882817],"domain_scores_gemma":[0.999188,0.00046818116,0.000018560466,0.0002704747,0.00002975515,0.00002503625],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019773512,0.00012143795,0.00015196494,0.00005485931,0.000058197842,0.000008314337,0.00015903007,0.00010949584,0.00016701568],"category_scores_gemma":[0.00013176745,0.00010593335,0.000038176084,0.00012297533,0.000050049694,0.0000651655,0.000010301972,0.0000758797,0.000037188103],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007295771,0.00007989377,0.000060420283,0.00009378804,0.00012630154,0.000001587688,0.00007918018,0.004295436,0.08509318,0.83591306,0.0029118625,0.071337976],"study_design_scores_gemma":[0.0003636399,0.00007513965,0.000014794654,0.000014112287,0.000030673047,0.000009049994,0.00037406298,0.0020976784,0.69830126,0.24255751,0.055726968,0.00043512936],"about_ca_topic_score_codex":6.1372145e-7,"about_ca_topic_score_gemma":0.0000010227443,"teacher_disagreement_score":0.61320806,"about_ca_system_score_codex":0.000034217097,"about_ca_system_score_gemma":0.000009865192,"threshold_uncertainty_score":0.43198368},"labels":[],"label_agreement":null},{"id":"W2124786580","doi":"10.1109/newcas.2010.5603953","title":"A charge-pump with a high output swing for PLL and CDR applications","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Intel Corporation","keywords":"Charge pump; Phase-locked loop; Swing; Voltage; Control theory (sociology); Overhead (engineering); CMOS; Power (physics); Electronic engineering; Computer science; Engineering; Electrical engineering; Physics; Capacitor; Control (management); Phase noise","score_opus":0.007704787155200906,"score_gpt":0.21367002536548113,"score_spread":0.20596523821028023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124786580","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18213624,0.000082742314,0.80891865,0.00023170125,0.000114830764,0.0005743089,0.000019504956,0.0013803769,0.0065416517],"genre_scores_gemma":[0.919478,0.000023819546,0.078004554,0.000027175956,0.000041396117,0.0004120325,0.000004444655,0.000015717911,0.0019928506],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.999691,3.61123e-7,0.000058157577,0.000095287476,0.000031133673,0.00012405154],"domain_scores_gemma":[0.99979895,0.000021200616,0.000008481351,0.0001387957,0.00001349366,0.000019095885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000021224598,0.0000684703,0.00006552388,0.00003137596,0.00004969488,0.0000132031455,0.000067190755,0.000042061456,0.000017964227],"category_scores_gemma":[0.000006440758,0.000051387036,0.0000078586145,0.00004847719,0.000030471872,0.00006527359,0.000018052031,0.000081693994,0.000007054125],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032182554,0.00011084345,0.005135878,0.00048119284,0.00023588243,0.0000024452825,0.00039795288,0.0010374456,0.10808651,0.4624388,0.005487616,0.41655326],"study_design_scores_gemma":[0.001041171,0.00011235371,0.00064523,0.000018472645,0.000030966723,0.000012906525,0.00031311868,0.013700618,0.07505862,0.014924315,0.8936584,0.00048385368],"about_ca_topic_score_codex":0.0000032023452,"about_ca_topic_score_gemma":0.000018740038,"teacher_disagreement_score":0.8881708,"about_ca_system_score_codex":0.000004648275,"about_ca_system_score_gemma":0.0000022172412,"threshold_uncertainty_score":0.20955025},"labels":[],"label_agreement":null},{"id":"W2124962809","doi":"10.1109/iscas.2000.856309","title":"A new fully integrated CMOS phase-locked loop with low jitter and fast lock time","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Jitter; Delay-locked loop; Loop (graph theory); CMOS; Charge pump; Phase frequency detector; Phase detector; Control theory (sociology); Sensitivity (control systems); Topology (electrical circuits); Lock (firearm); Electronic engineering; Voltage; Power (physics); Feedback loop; Computer science; Physics; Engineering; Electrical engineering; Mathematics; Capacitor","score_opus":0.006353902298328518,"score_gpt":0.19296219317204188,"score_spread":0.18660829087371336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124962809","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5435969,0.00080884097,0.41788077,0.0006461174,0.00015285575,0.00047922312,0.00001705423,0.0041659176,0.03225226],"genre_scores_gemma":[0.89365494,0.00017240754,0.042123657,0.00023646964,0.0000649574,0.00002449768,0.000014366522,0.0000718809,0.06363679],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99939984,0.0000030082313,0.00012079071,0.00016294458,0.00008489319,0.00022851808],"domain_scores_gemma":[0.9997088,0.00001302643,0.000014782046,0.00018911333,0.000018544124,0.000055757602],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00001417904,0.00017686396,0.00015331029,0.00006695111,0.0000313441,0.000032115924,0.00011235274,0.00007132992,0.0017999723],"category_scores_gemma":[0.0000069839302,0.00012431173,0.000014257774,0.00018577719,0.000048773625,0.0001417242,0.00003180551,0.00014294834,0.00025168777],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047361966,0.000121463294,0.00036256036,0.00006130941,0.00019347409,0.00005756055,0.00028509583,0.0016352866,0.017664863,0.00024567268,0.09885334,0.880472],"study_design_scores_gemma":[0.011296352,0.001715124,0.0001375277,0.00038238856,0.00012332381,0.00018744847,0.0012841645,0.6427615,0.12442787,0.0007591866,0.2147201,0.0022050214],"about_ca_topic_score_codex":0.0000062065988,"about_ca_topic_score_gemma":0.0000067136334,"teacher_disagreement_score":0.878267,"about_ca_system_score_codex":0.00002477111,"about_ca_system_score_gemma":0.0000034762083,"threshold_uncertainty_score":0.99911255},"labels":[],"label_agreement":null},{"id":"W2125041285","doi":"10.1109/tcsii.2008.921784","title":"Current-Mode Phase-Locked Loops With CMOS Active Transformers","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Phase-locked loop; Transformer; Electrical engineering; Electronic engineering; Optoelectronics; Materials science; Voltage; Engineering; Phase noise","score_opus":0.022727487372561687,"score_gpt":0.2573059726574572,"score_spread":0.2345784852848955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125041285","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15567702,0.00066192145,0.8374792,0.000017000964,0.0017159627,0.0008621931,0.00039351085,0.0017812863,0.0014119059],"genre_scores_gemma":[0.997742,0.00089748023,0.000121520796,0.000014150576,0.000089522815,0.00061023165,0.000014907527,0.00011108503,0.0003991236],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99780756,0.000037069367,0.00048767918,0.0005100738,0.000502495,0.0006551081],"domain_scores_gemma":[0.999082,0.00007175358,0.00008291513,0.00051411527,0.000093246745,0.00015592249],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000054799482,0.00051015493,0.00052883016,0.00028990614,0.0006190645,0.00003383263,0.00036643315,0.00020395312,0.000042564556],"category_scores_gemma":[0.0000026853388,0.00047067436,0.00014076203,0.00047316996,0.00024277919,0.0006092089,0.0000016308522,0.00066960364,0.000038667735],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00029157402,0.0016710566,0.000027544058,0.0008053209,0.0011000712,0.000119752476,0.008004664,0.4825914,0.06877014,0.00022863536,0.002081043,0.4343088],"study_design_scores_gemma":[0.015149505,0.0021571126,0.000066408895,0.0021525093,0.00048100587,0.0008974722,0.004654004,0.029882645,0.7454533,0.00008500727,0.1951832,0.003837856],"about_ca_topic_score_codex":0.000060594768,"about_ca_topic_score_gemma":0.000019341867,"teacher_disagreement_score":0.842065,"about_ca_system_score_codex":0.00023254602,"about_ca_system_score_gemma":0.00006566745,"threshold_uncertainty_score":0.9997745},"labels":[],"label_agreement":null},{"id":"W2125398712","doi":"10.1109/tcsii.2002.805020","title":"Analysis of a half-rate bang-bang phase-locked-loop","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Phase-locked loop; Jitter; Lock (firearm); Loop (graph theory); Emphasis (telecommunications); Control theory (sociology); Range (aeronautics); Phase detector; Phase (matter); Computer science; Physics; Engineering; Mathematics; Control (management); Telecommunications; Aerospace engineering; Structural engineering","score_opus":0.026716999980708696,"score_gpt":0.23696730213023587,"score_spread":0.21025030214952717,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125398712","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30702254,0.0046505863,0.68479323,0.000013804441,0.00010723604,0.00014478646,0.000118410426,0.0003060479,0.0028433905],"genre_scores_gemma":[0.99927604,0.00023892347,0.000008156603,0.000009711573,0.000017701594,0.000017828212,0.0000055868013,0.000018942857,0.0004071035],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989578,0.000011417286,0.00037289405,0.00025773066,0.00015947931,0.00024066305],"domain_scores_gemma":[0.99961364,0.000056711466,0.00007658078,0.00011841543,0.000053878506,0.000080798396],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008358668,0.0002130965,0.00041265108,0.00040978423,0.00027864598,0.00017256518,0.00008305486,0.00010695786,0.000020591493],"category_scores_gemma":[0.0000031870147,0.00018714619,0.00008510389,0.0006831602,0.00012006488,0.0004929842,0.0000020645793,0.00015302603,0.0000015143436],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007583782,0.00020286941,0.0001502838,0.00036728967,0.0006941134,0.000010601832,0.00047938948,0.071041204,0.0033189026,0.0000735621,0.000024635538,0.9236296],"study_design_scores_gemma":[0.0008759055,0.00036572962,0.000050771203,0.0003136121,0.00063126656,0.000027406964,0.0010527236,0.9920839,0.0031922713,0.000111404064,0.0007982876,0.0004967433],"about_ca_topic_score_codex":0.000010547202,"about_ca_topic_score_gemma":0.0000085087395,"teacher_disagreement_score":0.92313284,"about_ca_system_score_codex":0.000024894727,"about_ca_system_score_gemma":0.000005580591,"threshold_uncertainty_score":0.76316},"labels":[],"label_agreement":null},{"id":"W2125696895","doi":"10.1109/newcas.2007.4487971","title":"FPGA Emulation environment of different digital carrier synchronizers","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Synchronizer; Field-programmable gate array; Emulation; Computer science; Synchronization (alternating current); Demodulation; Phase-locked loop; Embedded system; Carrier recovery; Electronic engineering; Hardware emulation; Computer hardware; Engineering; Telecommunications; Jitter","score_opus":0.00635305914237579,"score_gpt":0.20091830124326693,"score_spread":0.19456524210089113,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125696895","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6620246,0.00011133262,0.32722676,0.0000056561744,0.00010268654,0.00007134613,0.000005766771,0.0002629893,0.010188829],"genre_scores_gemma":[0.99883235,0.000049547136,0.0008584798,0.0000026619955,0.000011592455,0.0000021535266,0.0000060554676,0.000008890156,0.00022829178],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99958235,6.4377065e-7,0.00013618098,0.00006476921,0.00009168295,0.00012440096],"domain_scores_gemma":[0.9998253,0.000016861432,0.000014310887,0.00012245991,0.0000023409702,0.000018726578],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000019502191,0.000073549716,0.00007649077,0.000039247527,0.000011894783,0.0000048200977,0.000057512952,0.000039303566,0.00007421112],"category_scores_gemma":[0.00000535356,0.000059487702,0.000022493752,0.000029283003,0.00003587853,0.00008333111,0.000026767451,0.00004193016,0.000008123673],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001678651,0.000100847195,0.028140243,0.00007397373,0.00012811122,0.000006209509,0.00021225579,0.040787376,0.021667235,0.003555417,0.00049939426,0.90481216],"study_design_scores_gemma":[0.0011421719,0.00025393328,0.04584504,0.000050826548,0.000037425172,0.000004641566,0.0016021391,0.02419715,0.88035405,0.0073277485,0.038379278,0.0008056299],"about_ca_topic_score_codex":5.745017e-7,"about_ca_topic_score_gemma":8.396071e-7,"teacher_disagreement_score":0.90400654,"about_ca_system_score_codex":0.00006500212,"about_ca_system_score_gemma":7.3540315e-7,"threshold_uncertainty_score":0.24258381},"labels":[],"label_agreement":null},{"id":"W2125908308","doi":"10.1109/iscas.1992.230357","title":"Adaptive phase locked loop for video signal sampling","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Computer science; Electronic engineering; Transconductance; Bandwidth (computing); Sampling (signal processing); Adaptive filter; Oversampling; SIGNAL (programming language); Filter (signal processing); Jitter; Engineering; Electrical engineering; Telecommunications; Voltage; Transistor","score_opus":0.05067433285716712,"score_gpt":0.30252827541837796,"score_spread":0.25185394256121085,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125908308","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01455388,0.00023118606,0.97705376,0.000009145536,0.0001510904,0.0001877206,0.000009570247,0.00073991844,0.007063727],"genre_scores_gemma":[0.82590324,0.000017711467,0.17339505,0.000049707374,0.000023107952,0.00007085866,0.000003363752,0.000022020395,0.00051492045],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995046,0.0000025741535,0.00011803474,0.00011364485,0.000051482835,0.0002096526],"domain_scores_gemma":[0.9997608,0.00006811583,0.000012454105,0.000112304995,0.000022330218,0.000023994158],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004981328,0.00010305448,0.00010151754,0.00004302086,0.00004787485,0.000009858754,0.00007922884,0.000042128984,0.00015785119],"category_scores_gemma":[0.000043363834,0.000091760354,0.000033270528,0.00008210758,0.000025681999,0.000086351996,0.000010505755,0.00006719441,0.000017310904],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014595919,0.00035550166,0.000152765,0.00016733915,0.0004099825,0.000013063749,0.00022256162,0.12740995,0.071498916,0.29812437,0.015827022,0.48567256],"study_design_scores_gemma":[0.0036887343,0.0004941575,0.0000041870812,0.00004117516,0.00004013641,0.000008526265,0.0016166096,0.124589965,0.56014794,0.056083277,0.2525673,0.0007179627],"about_ca_topic_score_codex":6.015899e-7,"about_ca_topic_score_gemma":0.0000013643178,"teacher_disagreement_score":0.8113494,"about_ca_system_score_codex":0.00003258072,"about_ca_system_score_gemma":0.0000055536307,"threshold_uncertainty_score":0.37418786},"labels":[],"label_agreement":null},{"id":"W2125921681","doi":"10.1109/pesc.1989.48571","title":"A phase-locked-loop synchronization scheme for parallel operation of modular power supplies","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Phase-locked loop; Synchronization (alternating current); Transient (computer programming); Modular design; Computer science; Power (physics); SIGNAL (programming language); Loop (graph theory); Control theory (sociology); Transient response; Electronic engineering; Phase synchronization; Filter (signal processing); Phase (matter); Flexibility (engineering); Engineering; Electrical engineering; Physics; Mathematics; Telecommunications; Phase noise","score_opus":0.012277728556712018,"score_gpt":0.25888528549453244,"score_spread":0.2466075569378204,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125921681","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08703769,0.00026325602,0.9098478,0.000022997623,0.00010460351,0.00026291516,0.00000906043,0.00029548066,0.0021562225],"genre_scores_gemma":[0.8838931,0.0000723705,0.1155486,0.000011301982,0.0000061074816,0.00006497717,0.00002511473,0.000015537858,0.00036291213],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99954563,0.000003067904,0.00016170977,0.000097052296,0.00006453002,0.00012802707],"domain_scores_gemma":[0.9997702,0.000013699345,0.000018500088,0.00014395297,0.000041548043,0.0000120485265],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000449075,0.00009028566,0.0001079902,0.00004930125,0.000034436656,0.000009300921,0.000067221175,0.00006215276,0.000136402],"category_scores_gemma":[0.00004493446,0.00008175698,0.000024103669,0.00007925249,0.000026552514,0.00014500818,0.0000089149,0.000034466942,0.000005228755],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000038592,0.00047541212,0.00047362532,0.00030112368,0.00020105617,0.0000011269068,0.00025796623,0.34750935,0.2238936,0.40235212,0.0062297806,0.018266246],"study_design_scores_gemma":[0.0029268633,0.00035424114,0.000012260045,0.000022951092,0.000018628336,0.000002228424,0.00055650965,0.39804187,0.5638448,0.006411412,0.027468422,0.00033979033],"about_ca_topic_score_codex":5.499227e-7,"about_ca_topic_score_gemma":0.00000120123,"teacher_disagreement_score":0.7968554,"about_ca_system_score_codex":0.000026261747,"about_ca_system_score_gemma":0.000006793421,"threshold_uncertainty_score":0.3333953},"labels":[],"label_agreement":null},{"id":"W2126150205","doi":"10.1109/imtc.1995.515395","title":"A PC controlled fully automatic active load-pull measurement system using a pseudo-gradient algorithm","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Feature (linguistics); Algorithm; Transistor; Active load; Control theory (sociology); Control (management); Artificial intelligence; Engineering; Voltage; Electrical engineering","score_opus":0.031836309755329084,"score_gpt":0.2197888795521424,"score_spread":0.18795256979681332,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126150205","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049839932,0.0020467127,0.9101463,0.00008708592,0.0013636737,0.0017850964,0.00001798691,0.006642128,0.028071092],"genre_scores_gemma":[0.9518666,0.000050482802,0.04753651,0.000027644024,0.00005683479,0.00016732886,7.2732587e-7,0.00004207601,0.00025175256],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983182,0.000024265244,0.000414441,0.00024249763,0.0005546032,0.0004460225],"domain_scores_gemma":[0.9993489,0.000032208252,0.000075364165,0.00034498036,0.00012993233,0.00006865571],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019923372,0.00028828072,0.00048025546,0.00012819492,0.00011125173,0.000039998846,0.00021218712,0.00010515892,0.00016357284],"category_scores_gemma":[0.000056625115,0.00023243563,0.00011098997,0.00021845954,0.000044025608,0.00016319407,0.0000551396,0.00016643529,0.00010044878],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009666683,0.00081554556,0.00005254844,0.001256816,0.0029993607,0.00023876787,0.0018686642,0.07079195,0.017995652,0.0051630368,0.006481611,0.8922394],"study_design_scores_gemma":[0.002447674,0.00007780552,0.000006727169,0.00016259553,0.00008049284,0.000024809548,0.0010431007,0.9916128,0.00353839,0.00014655947,0.00056628144,0.00029275756],"about_ca_topic_score_codex":0.000016438658,"about_ca_topic_score_gemma":0.0000073532638,"teacher_disagreement_score":0.92082083,"about_ca_system_score_codex":0.0013807018,"about_ca_system_score_gemma":0.0000139783515,"threshold_uncertainty_score":0.947845},"labels":[],"label_agreement":null},{"id":"W2126265853","doi":"10.1007/s10470-013-0084-0","title":"A 2-D GRO Vernier time-to-digital converter with large input range and small latency","year":2013,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Vernier scale; Time-to-digital converter; Latency (audio); CMOS; Diagonal; Electronic engineering; Computer science; Physics; Engineering; Electrical engineering; Mathematics; Optics; Jitter; Clock signal","score_opus":0.00726124896065003,"score_gpt":0.18137065113277068,"score_spread":0.17410940217212065,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126265853","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8646543,0.0019089748,0.12333133,0.00013626329,0.00003418307,0.00041884911,0.00004020066,0.0007751783,0.00870074],"genre_scores_gemma":[0.9989329,0.000049457394,0.00022288246,0.0001629575,0.00002051376,0.000032346124,0.000016695909,0.00003214613,0.0005300899],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991095,0.00000624129,0.00018062704,0.00025735964,0.00010056227,0.00034570167],"domain_scores_gemma":[0.99965465,0.000021705597,0.000031995507,0.00008854174,0.000103649574,0.00009945861],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000050115123,0.00023254644,0.00022780716,0.00012469807,0.00011712564,0.0002573586,0.00010916742,0.000106560794,0.00018682903],"category_scores_gemma":[0.000010659603,0.00016478583,0.000016444521,0.00024775235,0.00008911965,0.0005162041,0.00003535523,0.0002311609,0.000080058315],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012815616,0.000045681634,0.009064407,0.00018078308,0.00011351732,0.00003255225,0.0006637949,0.00009985297,0.0054574716,0.00010892298,0.0008559276,0.9833643],"study_design_scores_gemma":[0.010343163,0.0033079758,0.031062854,0.0047585545,0.00051219546,0.00070532796,0.009386497,0.8434254,0.012254515,0.017465122,0.059573837,0.0072045843],"about_ca_topic_score_codex":0.000014552505,"about_ca_topic_score_gemma":0.000009463435,"teacher_disagreement_score":0.9761597,"about_ca_system_score_codex":0.000022945169,"about_ca_system_score_gemma":0.000017811135,"threshold_uncertainty_score":0.6719771},"labels":[],"label_agreement":null},{"id":"W2126391376","doi":"10.1109/cicc.2006.320973","title":"An Anti-Harmonic Locking, DLL Frequency Multiplier with Low Phase Noise and Reduced Spur","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada; Government of Ontario","keywords":"dBc; Frequency multiplier; Jitter; Phase noise; CMOS; Voltage-controlled oscillator; Phase-locked loop; Frequency offset; Electrical engineering; Electronic engineering; Low-power electronics; Signal generator; Computer science; Physics; Engineering; Chip; Power (physics); Voltage; Power consumption; Orthogonal frequency-division multiplexing","score_opus":0.006684475353019289,"score_gpt":0.23785527420664146,"score_spread":0.23117079885362218,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126391376","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9753397,0.00032756117,0.019722765,0.000024250137,0.00007465227,0.00015143579,0.000007852266,0.0011182751,0.0032334917],"genre_scores_gemma":[0.98002505,0.00009011881,0.01955971,0.00001618264,0.000043298696,0.000017491697,0.000013422698,0.000032135747,0.00020260744],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992717,0.0000038851945,0.0001494444,0.0002191738,0.00009102676,0.00026477454],"domain_scores_gemma":[0.99962133,0.000009323683,0.000022648937,0.0002857998,0.000020764557,0.000040130315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000030513347,0.00017814842,0.0001480149,0.000060235852,0.000060107646,0.000032691318,0.00012909721,0.00007194516,0.000057969395],"category_scores_gemma":[0.000004599583,0.0001396524,0.000014319107,0.00012661512,0.00007805218,0.00025471702,0.000021152657,0.00012685852,0.000010864141],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029158517,0.000460555,0.015850708,0.0001205249,0.000073639196,0.00009874867,0.00010089251,0.011865881,0.908952,0.0028440119,0.001191002,0.058412895],"study_design_scores_gemma":[0.0059870607,0.0006632386,0.018996581,0.00012984403,0.000064066735,0.00006171853,0.00043120867,0.05865701,0.9068571,0.0039752466,0.0027816321,0.0013952977],"about_ca_topic_score_codex":0.000035308043,"about_ca_topic_score_gemma":0.000022654332,"teacher_disagreement_score":0.057017595,"about_ca_system_score_codex":0.000029345189,"about_ca_system_score_gemma":0.000006336421,"threshold_uncertainty_score":0.56948596},"labels":[],"label_agreement":null},{"id":"W2126770430","doi":"10.1109/iscas.2005.1465206","title":"A 1.8V Low-Jitter CMOS Ring Oscillator with Supply Regulation","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Voltage-controlled oscillator; CMOS; Phase noise; Ring oscillator; Chip; Electrical engineering; Electronic engineering; Phase-locked loop; Computer science; Voltage; Engineering","score_opus":0.004339668186385592,"score_gpt":0.18831910379032604,"score_spread":0.18397943560394045,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126770430","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8638197,0.00010269889,0.104979,0.00037047177,0.00011426353,0.00016727339,0.0000023333994,0.002165039,0.028279176],"genre_scores_gemma":[0.96489316,0.000018619463,0.033398446,0.00006702631,0.000070167225,0.000015045794,0.000002390321,0.000019245026,0.0015158697],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995252,0.0000016321059,0.000100555204,0.000107923945,0.000093086106,0.00017163351],"domain_scores_gemma":[0.9997685,0.000008959549,0.000011503687,0.00017796742,0.000012753847,0.000020313913],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000023024893,0.0000989528,0.00007740684,0.000050758415,0.00003375478,0.00001663339,0.000078983896,0.00004692034,0.00026286248],"category_scores_gemma":[0.0000041483318,0.00007504776,0.00001358734,0.00009527591,0.000024549958,0.00021307185,0.000022721806,0.00007301826,0.0000950576],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005375482,0.00008408136,0.03682789,0.00018110208,0.00018777768,0.000013696688,0.000574998,0.46817458,0.04349747,0.01677184,0.020252973,0.41337985],"study_design_scores_gemma":[0.0019154997,0.00016070428,0.02700352,0.00020224489,0.00003555822,0.00003615559,0.0004602466,0.25290892,0.38839772,0.0020744763,0.325567,0.001237962],"about_ca_topic_score_codex":0.0000014363061,"about_ca_topic_score_gemma":0.000014338367,"teacher_disagreement_score":0.4121419,"about_ca_system_score_codex":0.000051476334,"about_ca_system_score_gemma":0.000002526422,"threshold_uncertainty_score":0.3060359},"labels":[],"label_agreement":null},{"id":"W2126825651","doi":"10.1109/ccece.2004.1345096","title":"A voltage-variable time delay element for clock waveforms","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Multivibrator; Waveform; Clock signal; Clock domain crossing; Computer science; Voltage; SIGNAL (programming language); Synchronous circuit; Electronic engineering; Clock skew; Electronic circuit; Propagation delay; Schmitt trigger; Digital clock manager; Electrical engineering; Engineering","score_opus":0.006483709772952466,"score_gpt":0.2126390194775782,"score_spread":0.20615530970462576,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126825651","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0076165064,0.00012104126,0.97232735,0.00006907187,0.00018465177,0.0003187007,0.000016225737,0.001361043,0.017985413],"genre_scores_gemma":[0.48214832,0.00013580611,0.5013529,0.00028418767,0.00014220302,0.00040665333,0.000058979887,0.000083748535,0.015387196],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993961,4.6890224e-7,0.00014748798,0.000112632646,0.000070050104,0.00027324833],"domain_scores_gemma":[0.9997534,0.000011747683,0.000012073118,0.00017787622,0.000019114565,0.00002575851],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005209764,0.000112050984,0.00010550837,0.000040925726,0.000048903523,0.000013608311,0.00013393992,0.00006135752,0.00018364596],"category_scores_gemma":[0.00001492937,0.00008602521,0.00003045268,0.00009187026,0.000016141224,0.000111776775,0.000037922706,0.00006063157,0.00012671661],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003084512,0.00016084424,0.00009253742,0.00021921325,0.0002919828,0.000008752425,0.00014630299,0.42070103,0.039867584,0.42286468,0.027066706,0.08854955],"study_design_scores_gemma":[0.0019783925,0.00027835966,0.00001796287,0.000043026583,0.000027998076,0.000009605979,0.00019672806,0.04654968,0.13348112,0.15275218,0.6640933,0.0005716278],"about_ca_topic_score_codex":0.0000049804466,"about_ca_topic_score_gemma":0.0000026434222,"teacher_disagreement_score":0.6370266,"about_ca_system_score_codex":0.000106176674,"about_ca_system_score_gemma":0.000008395488,"threshold_uncertainty_score":0.35080063},"labels":[],"label_agreement":null},{"id":"W2126973135","doi":"10.1109/cicc.2008.4672090","title":"A compact and programmable high-frequency oscillator based on a MEMS resonator","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Resonator; Phase noise; Phase-locked loop; dBc; CMOS; Physics; Frequency offset; Microelectromechanical systems; Electrical engineering; Offset (computer science); Electronic engineering; Frequency synthesizer; Allan variance; Voltage-controlled oscillator; Optoelectronics; Computer science; Engineering; Mathematics; Voltage; Orthogonal frequency-division multiplexing","score_opus":0.015303374049549633,"score_gpt":0.21648272183825223,"score_spread":0.2011793477887026,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126973135","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96323997,0.0005217444,0.00552922,0.00029296966,0.0002403317,0.00037319536,0.000014338676,0.003173376,0.02661485],"genre_scores_gemma":[0.9883859,0.000091101356,0.01109036,0.00006379002,0.000016801148,0.000017443412,0.000002787144,0.000018245488,0.00031358437],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.999412,0.0000033614122,0.00010674803,0.00014058531,0.000119173084,0.00021812963],"domain_scores_gemma":[0.9996924,0.000028550268,0.000011933446,0.00020719483,0.0000127869225,0.000047180984],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000033256965,0.00012637393,0.00013009933,0.00007191436,0.00007549205,0.000011912196,0.00009037851,0.000059288537,0.000063300875],"category_scores_gemma":[0.00002124661,0.00010007731,0.000018738332,0.00013738978,0.00007857112,0.00007542893,0.000009885163,0.00010415542,0.000021009253],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003184728,0.0014013296,0.27202943,0.001126742,0.00066060334,0.0009505162,0.00083196006,0.08955348,0.07587833,0.13883586,0.12682936,0.29158393],"study_design_scores_gemma":[0.009020742,0.0025308833,0.053539965,0.00037518868,0.00007197887,0.000144112,0.00047689019,0.26195112,0.24082026,0.021481274,0.40586334,0.003724246],"about_ca_topic_score_codex":0.000024340416,"about_ca_topic_score_gemma":0.0000043025266,"teacher_disagreement_score":0.28785968,"about_ca_system_score_codex":0.00004239812,"about_ca_system_score_gemma":0.000008498533,"threshold_uncertainty_score":0.40810344},"labels":[],"label_agreement":null},{"id":"W2127411808","doi":"10.1109/newcas.2005.1496679","title":"On the Effect of Clock Jitter in IF and RF Direct-Sampling Systems","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); Carleton University; University of Toronto","funders":"","keywords":"Jitter; Autocorrelation; Sampling (signal processing); Computer science; Noise (video); Phase noise; Electronic engineering; Focus (optics); Spectral density; Signal-to-noise ratio (imaging); SIGNAL (programming language); Mathematics; Telecommunications; Engineering; Physics; Statistics; Optics","score_opus":0.008907981241101705,"score_gpt":0.2308065928467144,"score_spread":0.2218986116056127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127411808","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98558223,0.00051991345,0.0019527993,0.00006441656,0.00008294501,0.00013541638,9.641633e-7,0.00017055572,0.0114907855],"genre_scores_gemma":[0.99954665,0.000059208614,0.00019717858,0.000011986688,0.000015047474,0.000019026276,2.0831236e-7,0.000006596151,0.0001440893],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971133,0.0000066603334,0.00008951187,0.000059162296,0.00004392764,0.00008941621],"domain_scores_gemma":[0.999649,0.00022280599,0.000009020605,0.00011117753,0.0000023034336,0.0000056978283],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000091340065,0.00006365994,0.000097157834,0.000036652717,0.000012077274,0.000006362471,0.000060068578,0.000032648582,0.000009108718],"category_scores_gemma":[0.000029752762,0.00003557748,0.0000095337,0.00005338058,0.000017961273,0.000030297968,0.00002093646,0.00007144835,0.000005942884],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000038956616,0.00002743232,0.028827842,0.00046218018,0.00009666326,0.0000032444623,0.00029043498,0.8185422,0.010333402,0.02317151,0.003074914,0.115131214],"study_design_scores_gemma":[0.0024556862,0.00093204685,0.008676329,0.0010300917,0.000043424472,0.000008460171,0.0007485229,0.44986594,0.46540928,0.0011863237,0.068654805,0.0009890835],"about_ca_topic_score_codex":0.0000051305847,"about_ca_topic_score_gemma":0.0000032173073,"teacher_disagreement_score":0.4550759,"about_ca_system_score_codex":0.000015813897,"about_ca_system_score_gemma":3.6190596e-7,"threshold_uncertainty_score":0.14508075},"labels":[],"label_agreement":null},{"id":"W2127457129","doi":"10.1109/iscas.2007.378552","title":"Analysis and Performance Evaluation of a Digital Carrier Synchronizer for Modem Applications","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Synchronizer; Demodulation; Phase-locked loop; Computer science; Synchronization (alternating current); Lookup table; Electronic engineering; Synchronizing; Engineering; Jitter; Telecommunications; Transmission (telecommunications)","score_opus":0.01866969791472506,"score_gpt":0.28406171257757945,"score_spread":0.2653920146628544,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127457129","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37105224,0.00012471697,0.6265386,0.0000024329147,0.000006460577,0.00014649122,0.000011342522,0.000066699824,0.0020510308],"genre_scores_gemma":[0.99417365,0.000028313103,0.0056396006,0.0000013833071,0.0000067463993,0.00007643917,0.000011370091,0.000004091434,0.00005841673],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999685,5.3680367e-7,0.00009884758,0.000061281935,0.00008142063,0.0000729154],"domain_scores_gemma":[0.9997979,0.000020940344,0.000013542915,0.000097338874,0.000059865222,0.000010407331],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013026099,0.000040875446,0.00006625777,0.00008370036,0.000020197896,0.00000548994,0.00003661125,0.000026714026,0.00000921372],"category_scores_gemma":[0.0000101573905,0.000035791054,0.000019334633,0.00019999786,0.000024128818,0.00010816087,0.000010358255,0.000017924986,3.9919988e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000047647964,0.0000108990525,0.025009384,0.000039902432,0.00023383443,1.3494991e-8,0.00004419196,0.05571849,0.0003725268,0.0009988514,0.000019816824,0.91754735],"study_design_scores_gemma":[0.00020368476,0.000021429647,0.0069105187,0.0000023698844,0.00026537434,2.428147e-7,0.00015819208,0.9797508,0.01069359,0.0011224938,0.0007896228,0.000081694285],"about_ca_topic_score_codex":4.026306e-7,"about_ca_topic_score_gemma":0.00000451952,"teacher_disagreement_score":0.9240323,"about_ca_system_score_codex":0.000025338519,"about_ca_system_score_gemma":0.000003230634,"threshold_uncertainty_score":0.14595167},"labels":[],"label_agreement":null},{"id":"W2127977070","doi":"10.1109/vlsic.2004.1346560","title":"A 2.5-V, 40-Gb/s decision circuit using SiGe BiCMOS logic","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Preamplifier; Emitter-coupled logic; BiCMOS; Inverter; Electrical engineering; Transformer; Electronic engineering; Computer science; Logic gate; Logic level; Flip-flop; Voltage; Pass transistor logic; Topology (electrical circuits); Physics; Engineering; Transistor; CMOS; Amplifier","score_opus":0.04151025447958744,"score_gpt":0.26871286917823317,"score_spread":0.22720261469864572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127977070","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.272321,0.00025657224,0.7185311,0.000019861181,0.00028506838,0.00009795941,0.0000019054197,0.0012982973,0.0071882904],"genre_scores_gemma":[0.947281,0.00009872197,0.052412603,0.00006634083,0.000030477506,0.0000058453957,0.000001281069,0.000020726764,0.00008301477],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99931175,0.0000019077008,0.00016234818,0.00015021139,0.00012205232,0.00025172858],"domain_scores_gemma":[0.99967134,0.000022403921,0.000014802728,0.00024450608,0.000015848416,0.0000311187],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000042103806,0.00013373522,0.00012316232,0.00009420781,0.00006041325,0.000020972582,0.00018091517,0.00009463542,0.00011635808],"category_scores_gemma":[0.000037077974,0.00011121016,0.00003681359,0.0002190087,0.00003682424,0.00014935856,0.0000612881,0.0001181696,0.0000917757],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011682341,0.00008376124,0.0005307406,0.000049967734,0.000058914182,0.00007177387,0.00013586305,0.66737956,0.062850855,0.052049264,0.00057886326,0.21619876],"study_design_scores_gemma":[0.0022863264,0.00020092532,0.00093175523,0.00026365268,0.000046377467,0.00009938223,0.00073530537,0.0453613,0.14636296,0.7793537,0.022994818,0.0013635288],"about_ca_topic_score_codex":0.000008744427,"about_ca_topic_score_gemma":0.0000046482146,"teacher_disagreement_score":0.7273044,"about_ca_system_score_codex":0.00012929521,"about_ca_system_score_gemma":0.00000813823,"threshold_uncertainty_score":0.45350188},"labels":[],"label_agreement":null},{"id":"W2128317992","doi":"10.1109/bipol.1995.493877","title":"Experimental monolithic high speed transceiver for Manchester encoded data","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Transceiver; BiCMOS; Very-large-scale integration; Computer science; Application-specific integrated circuit; Power (physics); Electrical engineering; Electronic engineering; Integrated circuit; Point (geometry); Engineering; Transistor; CMOS; Voltage; Physics","score_opus":0.08571330197708842,"score_gpt":0.27042305437581965,"score_spread":0.18470975239873122,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128317992","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6513419,0.0035460563,0.3078395,0.0006001845,0.0015462106,0.0012593248,0.00028837987,0.00485946,0.028718973],"genre_scores_gemma":[0.9774352,0.000073063995,0.020928761,0.000057795827,0.0000474622,0.000021845379,0.00002914804,0.00002308448,0.0013836855],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99941665,0.0000020568755,0.00012544432,0.00018620507,0.00006686118,0.00020280958],"domain_scores_gemma":[0.9994808,0.000018580755,0.000008782811,0.0004634685,0.000006273313,0.000022095035],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000024806513,0.00011858541,0.00010866248,0.000034294448,0.000033029082,0.000015141462,0.00036035106,0.00006686069,0.000575275],"category_scores_gemma":[0.000005049112,0.00010387298,0.0000226454,0.000046635767,0.000034188877,0.00026083185,0.00004390692,0.00006652301,0.000067054934],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009141923,0.0008291435,0.00052234594,0.00045555914,0.0007034053,0.00003531352,0.0033807775,0.011473548,0.57123196,0.027006181,0.2025997,0.18167067],"study_design_scores_gemma":[0.0013778887,0.00009781584,0.00008183351,0.000017689601,0.000023041313,0.000004988535,0.000744832,0.20002854,0.74308676,0.0012935906,0.05278683,0.00045616692],"about_ca_topic_score_codex":0.0000017823481,"about_ca_topic_score_gemma":9.572435e-7,"teacher_disagreement_score":0.32609326,"about_ca_system_score_codex":0.000025871943,"about_ca_system_score_gemma":7.223555e-7,"threshold_uncertainty_score":0.62988573},"labels":[],"label_agreement":null},{"id":"W2128446766","doi":"10.1109/tcsii.2006.883103","title":"A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur Reduction","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":63,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"dBc; Frequency multiplier; Phase noise; Jitter; CMOS; Voltage-controlled oscillator; Multiplier (economics); Frequency offset; Phase-locked loop; Electrical engineering; Electronic engineering; Physics; Computer science; Engineering; Voltage; Orthogonal frequency-division multiplexing","score_opus":0.018272383236775463,"score_gpt":0.23849453365977216,"score_spread":0.2202221504229967,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128446766","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.383776,0.0006955877,0.6143827,0.000011014501,0.000091253445,0.0004149577,0.000058270773,0.00027838364,0.00029184148],"genre_scores_gemma":[0.99932206,0.000024189812,0.00021709017,0.000002705809,0.000058271136,0.00014325939,0.00002561146,0.000032104625,0.0001746954],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989816,0.0000060115276,0.00029306396,0.00029835803,0.0001415667,0.00027941956],"domain_scores_gemma":[0.9996821,0.000016432083,0.000074323805,0.000086666776,0.000083818944,0.00005664665],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000063148196,0.00022675472,0.00025121294,0.00014041994,0.0005382624,0.00034208552,0.000053093085,0.00010139406,0.0000017364791],"category_scores_gemma":[0.0000012761651,0.0001902294,0.00003785478,0.0001965024,0.00011718238,0.0007203689,0.0000011292054,0.00013860673,7.241498e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000061054605,0.0004946201,0.0001662481,0.0013270938,0.000104843086,0.000010898282,0.00037823865,0.08656967,0.03411071,0.00022141945,0.000019406476,0.8765358],"study_design_scores_gemma":[0.01090342,0.0037453182,0.0004394754,0.0026088818,0.00042699475,0.0008964253,0.005506913,0.9270021,0.041269198,0.0025056154,0.0021020267,0.002593632],"about_ca_topic_score_codex":0.000015009142,"about_ca_topic_score_gemma":0.0000065629197,"teacher_disagreement_score":0.8739422,"about_ca_system_score_codex":0.00005042695,"about_ca_system_score_gemma":0.000023671877,"threshold_uncertainty_score":0.775733},"labels":[],"label_agreement":null},{"id":"W2129077169","doi":"10.1109/ccece.2003.1226382","title":"Sampled-data simulation of periodically switched nonlinear circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Electronic circuit; Nonlinear system; Sensitivity (control systems); Volterra series; Computer science; Spice; Series (stratigraphy); Control theory (sociology); Frequency domain; Time domain; Algorithm; Electronic engineering; Engineering; Artificial intelligence; Physics","score_opus":0.04448887085964375,"score_gpt":0.2909158643944552,"score_spread":0.24642699353481146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129077169","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18417057,0.000112385715,0.8122877,0.000068247275,0.00011076851,0.00009913078,0.00003301536,0.0007347136,0.002383462],"genre_scores_gemma":[0.96593285,0.00003877414,0.033911586,0.00001838724,0.00002235848,0.0000018512037,0.000038137114,0.000011083166,0.000025001355],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99950343,0.000001478397,0.00016724698,0.00011183021,0.00010123827,0.000114765484],"domain_scores_gemma":[0.9995097,0.000026237083,0.0000183725,0.0004050877,0.000022916105,0.00001771932],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000043039447,0.00007425774,0.000103545586,0.000040977473,0.000020008361,0.0000070022647,0.0002707405,0.000058835903,0.00007367666],"category_scores_gemma":[0.00009136635,0.000065834174,0.0000147345145,0.0001114433,0.000037203743,0.00014566601,0.00008366152,0.00006875209,0.000018273548],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018049085,0.000033922068,0.00029124165,0.000039466304,0.000026255915,0.0000014665276,0.00006454674,0.9154373,0.0073301345,0.0010391101,0.000037574995,0.075697206],"study_design_scores_gemma":[0.0016495454,0.00012787325,0.0022134923,0.00007485838,0.00003389959,0.0000035576713,0.0003961867,0.90691376,0.053497985,0.011080112,0.02347956,0.0005291696],"about_ca_topic_score_codex":0.0000064654973,"about_ca_topic_score_gemma":0.000010066364,"teacher_disagreement_score":0.78176224,"about_ca_system_score_codex":0.00002340979,"about_ca_system_score_gemma":0.000011423351,"threshold_uncertainty_score":0.26846397},"labels":[],"label_agreement":null},{"id":"W2129281276","doi":"","title":"A 5GS/s voltage-to-time converter in 90nm CMOS","year":2009,"lang":"en","type":"article","venue":"European Microwave Integrated Circuits Conference","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"CMOS; Integrating ADC; Voltage; Electronic engineering; Time-to-digital converter; Computer science; Analog-to-digital converter; Clock rate; Buck–boost converter; Calibration; Voltage converter; Process (computing); Effective number of bits; Electrical engineering; Boost converter; Clock signal; Engineering; Electronic circuit; Physics","score_opus":0.01401270555411101,"score_gpt":0.21220731098258852,"score_spread":0.1981946054284775,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129281276","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36632,0.0004382075,0.30618066,0.00035813192,0.00064197154,0.00086102646,0.00007195373,0.0032023333,0.3219257],"genre_scores_gemma":[0.9969056,0.00007175401,0.0006167122,0.00059754,0.00003576826,0.000008346398,0.000028901364,0.000052152685,0.001683227],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983733,0.00005849433,0.000440279,0.00042817052,0.00014039308,0.00055935525],"domain_scores_gemma":[0.9992388,0.000029439685,0.000045603683,0.0004661026,0.00010935089,0.000110716974],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00017517313,0.0003730515,0.00032673567,0.00030141993,0.000043236574,0.000101988895,0.0006762793,0.00009328484,0.00029773932],"category_scores_gemma":[0.000101428064,0.00035413651,0.000052790496,0.00056215876,0.000076357326,0.00019054722,0.00005815008,0.0005502763,0.0025784313],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000073456863,0.00004135704,0.00010049595,0.0000104111405,0.00001967712,0.00015123887,0.0004743636,0.00018131011,0.5743174,0.0010957143,0.0034362813,0.42016438],"study_design_scores_gemma":[0.0042911624,0.0013259146,0.028122213,0.00233814,0.000078288926,0.00019776076,0.0021215242,0.031590436,0.69148725,0.009530706,0.22397262,0.0049440027],"about_ca_topic_score_codex":0.000005613273,"about_ca_topic_score_gemma":0.00001085842,"teacher_disagreement_score":0.63058555,"about_ca_system_score_codex":0.0001244006,"about_ca_system_score_gemma":0.000030698986,"threshold_uncertainty_score":0.99989104},"labels":[],"label_agreement":null},{"id":"W2129516373","doi":"10.1109/mwscas.2007.4488745","title":"Efficient simulation of jitter tolerance for all-digital data recovery circuits","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Computer science; Waveform; System on a chip; Key (lock); Design flow; Data recovery; Clock signal; Electronic engineering; Mixed-signal integrated circuit; Transient (computer programming); Digital electronics; Chip; Electronic circuit; Embedded system; Integrated circuit; Computer hardware; Engineering; Electrical engineering","score_opus":0.0605459835195687,"score_gpt":0.2970781981775548,"score_spread":0.23653221465798613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129516373","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46131468,0.00007513081,0.53507465,0.000021637132,0.00017089327,0.00023332129,0.0000580806,0.00026049174,0.0027911176],"genre_scores_gemma":[0.99761355,0.000013370111,0.0022096904,0.000019206844,0.000035957557,0.000009508977,0.000027740325,0.000014352326,0.000056625006],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992499,2.4216737e-7,0.00022403475,0.00019724204,0.0001104515,0.00021814919],"domain_scores_gemma":[0.99955994,0.00005648923,0.000058212394,0.00015347311,0.00014778617,0.000024105791],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001298438,0.00010797059,0.00013063855,0.000067103014,0.000023507471,0.00003867945,0.00033840493,0.00007224013,0.000007712137],"category_scores_gemma":[0.00016355808,0.00010611229,0.000019646124,0.00010321994,0.000045840403,0.00028122865,0.000082974744,0.0000728406,0.0000043297955],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010139623,0.00013452108,0.004394609,0.0010538569,0.00013068879,0.0000015917185,0.0014810427,0.19272286,0.05305528,0.0046336497,0.0022807734,0.7400097],"study_design_scores_gemma":[0.00037060128,0.00007903722,0.0005711433,0.00012209924,0.000015658366,0.0000014797845,0.00043981845,0.9654917,0.020037057,0.0024193157,0.010195735,0.00025632806],"about_ca_topic_score_codex":2.3794443e-7,"about_ca_topic_score_gemma":2.4828856e-7,"teacher_disagreement_score":0.77276886,"about_ca_system_score_codex":0.000026529406,"about_ca_system_score_gemma":0.0000073434353,"threshold_uncertainty_score":0.43271336},"labels":[],"label_agreement":null},{"id":"W2129550732","doi":"10.1109/tcsi.2008.916454","title":"Event-Driven Modeling of CDR Jitter Induced by Power-Supply Noise, Finite Decision-Circuit Bandwidth, and Channel ISI","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Intersymbol interference; Computer science; Bandwidth (computing); Electronic engineering; Detector; Channel (broadcasting); Noise (video); Telecommunications; Engineering","score_opus":0.02104535798676452,"score_gpt":0.21432629966057234,"score_spread":0.19328094167380783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129550732","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.488269,0.0015305639,0.50829923,0.000027990776,0.0006502545,0.00035369548,0.00009961461,0.00021941887,0.00055021665],"genre_scores_gemma":[0.9979265,0.0016704039,0.00006010378,0.000028201028,0.000019180608,0.000058136175,0.0000037325026,0.00004725273,0.0001865251],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99858326,0.000026379163,0.0004504476,0.00034611783,0.00028814713,0.00030565582],"domain_scores_gemma":[0.99932534,0.00010146509,0.00006193675,0.00033488515,0.00005108667,0.00012530424],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00010453694,0.00028687573,0.00041238175,0.00020860235,0.00025458474,0.000028136743,0.0001512175,0.00023406203,0.000015844447],"category_scores_gemma":[0.000010352161,0.00026600514,0.00008474102,0.00020072462,0.00009906627,0.00019101583,0.000002860512,0.0002531981,0.0000040025184],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002310763,0.000121014484,0.000109855064,0.0002706162,0.00036755472,0.000021297525,0.001667743,0.8390738,0.11483008,0.00011123342,0.00033030804,0.043073393],"study_design_scores_gemma":[0.005436938,0.0010447529,0.00045085145,0.002056656,0.00026883316,0.0004584204,0.0050089085,0.93744534,0.040485416,0.0007260203,0.004122181,0.0024956882],"about_ca_topic_score_codex":0.00001868242,"about_ca_topic_score_gemma":0.0000042500906,"teacher_disagreement_score":0.50965744,"about_ca_system_score_codex":0.00004799021,"about_ca_system_score_gemma":0.000016755102,"threshold_uncertainty_score":0.9999792},"labels":[],"label_agreement":null},{"id":"W2129926741","doi":"","title":"Investigation of single cell delay and delay mismatch in ring oscillator based test structure","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Ring oscillator; Delay calculation; Inverter; Computation; Propagation delay; Transmission delay; Computer science; Logic gate; Elmore delay; Transmission gate; Monte Carlo method; Transistor; Transmission (telecommunications); Electronic engineering; Group delay and phase delay; Algorithm; Mathematics; Engineering; Electrical engineering; Telecommunications","score_opus":0.007962996437806055,"score_gpt":0.1841326548616074,"score_spread":0.17616965842380133,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129926741","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99128366,0.00017862038,0.006335248,0.000018898092,0.000040674302,0.00006881819,0.00000753693,0.00018911273,0.0018774087],"genre_scores_gemma":[0.971127,0.0000052783425,0.0287897,0.000011560299,0.000008922699,0.0000023881282,0.0000052687296,0.0000108581535,0.000039053524],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995668,0.0000029916364,0.00016082947,0.0000937129,0.0000619264,0.000113720846],"domain_scores_gemma":[0.9998062,0.000046647983,0.000023632412,0.00009722807,0.000012521157,0.000013744029],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00002599873,0.000087173,0.00009451734,0.000082727405,0.000014866665,0.000007956727,0.000053253203,0.00007255766,0.000013748799],"category_scores_gemma":[0.000013862236,0.000079011304,0.000008501947,0.00014261747,0.00004176255,0.000078768586,0.000017351767,0.00006732484,5.773616e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001795901,0.0000125827955,0.20429033,0.00013819507,0.0000026970702,0.0000031754937,0.000044540986,0.07014118,0.72380483,0.00027482875,0.00019814963,0.0010876826],"study_design_scores_gemma":[0.00037445014,0.000034110886,0.009734501,0.000033924225,0.000004471033,0.0000016988855,0.000063979736,0.053037297,0.9333931,0.002836463,0.0003338987,0.00015208602],"about_ca_topic_score_codex":0.000042038944,"about_ca_topic_score_gemma":0.00013306085,"teacher_disagreement_score":0.20958827,"about_ca_system_score_codex":0.00003108421,"about_ca_system_score_gemma":0.000004319178,"threshold_uncertainty_score":0.32219875},"labels":[],"label_agreement":null},{"id":"W2130122989","doi":"10.1109/cicc.2001.929766","title":"Circuits for on-chip sub-nanosecond signal capture and characterization","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Jitter; Chip; Electronic circuit; CMOS; Electronic engineering; Bandwidth (computing); Computer science; Nanosecond; SIGNAL (programming language); Sampling (signal processing); Phase-locked loop; Electrical engineering; Engineering; Physics; Telecommunications; Optics; Detector","score_opus":0.01847735120933446,"score_gpt":0.20166880227959838,"score_spread":0.1831914510702639,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130122989","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8655156,0.0002854665,0.1216676,0.00017861243,0.00029840373,0.0003539512,0.000059017715,0.0009429138,0.010698455],"genre_scores_gemma":[0.998458,0.00012686987,0.00031356057,0.00010202562,0.00003248442,0.000027578417,0.000016442375,0.000013130846,0.00090989604],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996874,0.0000012591628,0.00007099137,0.000090379115,0.000035241494,0.00011474444],"domain_scores_gemma":[0.9998755,0.000019728104,0.0000099255485,0.00007022572,0.000008362574,0.000016268026],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000013124599,0.000077192446,0.00006764694,0.000037440128,0.000033610915,0.000013981917,0.000043436576,0.00005977474,0.0001443236],"category_scores_gemma":[0.0000064754186,0.00006726429,0.000011640053,0.00003889459,0.000015364742,0.00008365582,0.000007713644,0.000051102437,0.0000125528595],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003918184,0.000041028947,0.00058893213,0.00012938389,0.00004637875,0.0000029098007,0.00023295316,0.0005059973,0.4000374,0.009937083,0.0037241918,0.5847498],"study_design_scores_gemma":[0.0019260363,0.0003946821,0.007104274,0.00008623583,0.00003483627,0.000018169407,0.00027184671,0.1378628,0.7110694,0.005434354,0.13468002,0.001117322],"about_ca_topic_score_codex":1.39996e-7,"about_ca_topic_score_gemma":0.0000010478367,"teacher_disagreement_score":0.58363247,"about_ca_system_score_codex":0.000010363591,"about_ca_system_score_gemma":4.9797524e-7,"threshold_uncertainty_score":0.2742958},"labels":[],"label_agreement":null},{"id":"W2130508323","doi":"10.1109/iscas.2008.4541913","title":"A metastability-independent time-to-voltage converter","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Capacitor; Pulse-width modulation; Converters; Metastability; Electronic engineering; CMOS; Voltage; Pulse (music); Digital control; Computer science; Digital electronics; Electrical engineering; Electronic circuit; Engineering; Physics","score_opus":0.012801189023002976,"score_gpt":0.20871435918428097,"score_spread":0.195913170161278,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130508323","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31453842,0.00022781944,0.51319325,0.00023911512,0.0004525932,0.00058139395,0.000020860796,0.0056297425,0.16511679],"genre_scores_gemma":[0.9830029,0.000023474293,0.0058021657,0.00015397547,0.000017971492,0.00003085216,0.000002396016,0.000018851855,0.010947387],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994136,0.0000032228465,0.00012741642,0.00013774486,0.000116458745,0.0002015454],"domain_scores_gemma":[0.9996517,0.000018904255,0.000006272618,0.00026145767,0.000015154507,0.00004655598],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000042567928,0.00010975531,0.00012851051,0.00005927298,0.000040400035,0.00000580731,0.00015691081,0.000044062923,0.0026784227],"category_scores_gemma":[0.000018430752,0.000091289665,0.000033155,0.00011004233,0.000037813355,0.00009144874,0.00006712953,0.00009168472,0.003026973],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009176347,0.0005834709,0.013384814,0.0002690823,0.0009082788,0.00042885265,0.0020394013,0.021151114,0.21688206,0.008175705,0.37292036,0.36316508],"study_design_scores_gemma":[0.0011119164,0.00022410629,0.004366353,0.000020015781,0.000033282133,0.00009903207,0.00034604568,0.03804903,0.17807992,0.002566656,0.77392805,0.0011756143],"about_ca_topic_score_codex":0.0000026939956,"about_ca_topic_score_gemma":0.0000018079422,"teacher_disagreement_score":0.6684645,"about_ca_system_score_codex":0.000039152103,"about_ca_system_score_gemma":0.0000042777274,"threshold_uncertainty_score":0.99823326},"labels":[],"label_agreement":null},{"id":"W2131223048","doi":"10.1109/iscas.2005.1464799","title":"A 0.18μ CMOS Transceiver Design for High-Speed Backplane Data Communications","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada); Carleton University","funders":"","keywords":"Retiming; CMOS; Backplane; Transceiver; Current-mode logic; Phase frequency detector; Voltage-controlled oscillator; Electronic engineering; Computer science; Phase-locked loop; Transmitter; Electrical engineering; Engineering; Voltage; Computer hardware; Phase noise; Charge pump; Channel (broadcasting)","score_opus":0.12178052167068738,"score_gpt":0.30694744796123724,"score_spread":0.18516692629054987,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131223048","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0007743931,0.00059122714,0.9916361,0.0012146806,0.00007975385,0.0004024205,0.00016895012,0.0011815797,0.003950899],"genre_scores_gemma":[0.46284035,0.0005860902,0.5352846,0.000071474235,0.000033684555,0.000031636882,0.00021223642,0.000019514095,0.0009204453],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995225,0.0000058642354,0.00013676404,0.00012142508,0.000050878683,0.00016258651],"domain_scores_gemma":[0.99860513,0.00011608069,0.000011239496,0.0012333109,0.000014648749,0.000019565665],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000077058176,0.0000929929,0.00009824237,0.00003552636,0.00006551361,0.000013827501,0.000984634,0.00005585503,0.00012413086],"category_scores_gemma":[0.000017429555,0.00008318402,0.000013527726,0.0000697341,0.000051025967,0.00023289243,0.000080971695,0.000083107436,0.00006636012],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051101735,0.0002625722,0.00006525397,0.000112852256,0.00036611955,0.0000015851111,0.0003289246,0.08894275,0.02115731,0.05234377,0.28552997,0.55083776],"study_design_scores_gemma":[0.0009852108,0.00005827378,0.00005840835,0.000018304223,0.000047522848,0.0000033755505,0.00015165991,0.38587052,0.023337407,0.0029891345,0.5861352,0.00034497853],"about_ca_topic_score_codex":0.0000039061415,"about_ca_topic_score_gemma":0.00003175541,"teacher_disagreement_score":0.55049276,"about_ca_system_score_codex":0.000023776529,"about_ca_system_score_gemma":0.0000047731887,"threshold_uncertainty_score":0.3392146},"labels":[],"label_agreement":null},{"id":"W2131337716","doi":"10.1109/iscas.2005.1465418","title":"Pulse Width Modulator Using a Phase-Locked Loop Variable Phase Shifter","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Phase shift module; Duty cycle; Pulse-width modulation; Waveform; Phase (matter); Voltage; Materials science; Electronic engineering; Physics; Electrical engineering; Engineering","score_opus":0.02252872440947043,"score_gpt":0.29373788270148077,"score_spread":0.2712091582920103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131337716","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5340035,0.00027661855,0.45747477,0.000053445347,0.00023843367,0.00016715944,0.000016467118,0.0015133258,0.0062562837],"genre_scores_gemma":[0.84310097,0.000027978116,0.15557095,0.00011323225,0.00012074481,0.000016964861,0.000007743272,0.000037913047,0.0010034863],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99907416,0.000004671406,0.00023269047,0.00019625318,0.00012162482,0.0003706266],"domain_scores_gemma":[0.9995566,0.000015267431,0.000022618317,0.00032770648,0.000020671534,0.00005711201],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000059877657,0.00019333496,0.00018196959,0.00009742454,0.000065177715,0.00003309103,0.00018326797,0.00010100965,0.0011391198],"category_scores_gemma":[0.000018540775,0.00017377002,0.00003643962,0.00021812657,0.00004050354,0.0003778433,0.000058423815,0.00014567167,0.000077575954],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008755075,0.0014696625,0.0001554476,0.000112187205,0.0002824776,0.000030149497,0.00018786493,0.20681898,0.27713063,0.009141099,0.0062088147,0.49837515],"study_design_scores_gemma":[0.002952237,0.00009957232,0.0000027426247,0.000026715576,0.000030942007,0.000009960368,0.00005528618,0.84327984,0.09448589,0.0019011088,0.056770228,0.00038548996],"about_ca_topic_score_codex":0.0000061051655,"about_ca_topic_score_gemma":0.0000021543067,"teacher_disagreement_score":0.63646084,"about_ca_system_score_codex":0.00010040584,"about_ca_system_score_gemma":0.000009970278,"threshold_uncertainty_score":0.999774},"labels":[],"label_agreement":null},{"id":"W2131428104","doi":"10.1109/newcas.2005.1496676","title":"High-Speed Differential-Frequency-to-Voltage Converter","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Converters; Voltage; Computer science; Swing; Electronic engineering; Electrical engineering; Engineering; Physics; Acoustics","score_opus":0.008988307035651781,"score_gpt":0.21623038032578631,"score_spread":0.20724207329013453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131428104","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41104808,0.00011747601,0.5569177,0.0006189329,0.0009552127,0.00024717997,0.00001439282,0.0037431645,0.02633782],"genre_scores_gemma":[0.98304415,0.000041311847,0.013717422,0.00022496817,0.00009845467,0.000011239696,0.0000052183404,0.000022116363,0.0028351306],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993795,0.000001915669,0.00014593209,0.00013416336,0.00009355836,0.00024493292],"domain_scores_gemma":[0.9996641,0.000012018338,0.000008506192,0.00025561897,0.000012727449,0.000046984977],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000016312812,0.0001344298,0.00012883091,0.00007373757,0.000028969274,0.000018478713,0.00020311328,0.00006489938,0.0014928934],"category_scores_gemma":[0.000009451111,0.00011159334,0.000027208329,0.00009548402,0.000024669976,0.00012676521,0.000055017677,0.00009815636,0.00081055146],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011649254,0.000111099354,0.0013137577,0.00006255069,0.00017669058,0.000015546775,0.00025609162,0.00740958,0.37112412,0.10132401,0.0549697,0.46322522],"study_design_scores_gemma":[0.0020162673,0.0001981942,0.004963463,0.00006317373,0.000050720315,0.00001069604,0.00030163635,0.046232957,0.69169927,0.014505475,0.23822649,0.0017316558],"about_ca_topic_score_codex":0.000008132852,"about_ca_topic_score_gemma":0.000015894346,"teacher_disagreement_score":0.57199603,"about_ca_system_score_codex":0.000049736933,"about_ca_system_score_gemma":0.0000021560827,"threshold_uncertainty_score":0.99996746},"labels":[],"label_agreement":null},{"id":"W2131482403","doi":"10.1109/iscas.2008.4542104","title":"Design of an active-inductor-based termination circuit for high-speed I/O","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Inductor; Jitter; Electronic circuit; Electrical engineering; CMOS; Electronic engineering; Power (physics); Engineering; Voltage; Computer science; Physics","score_opus":0.05695239264670422,"score_gpt":0.2611733174840909,"score_spread":0.20422092483738669,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131482403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.389014,0.000007679331,0.60997015,0.000008310831,0.00008486642,0.00019390855,0.000006291422,0.00037921892,0.000335608],"genre_scores_gemma":[0.95470065,0.000007483209,0.045114387,0.000007814152,0.000015966387,0.000023546001,0.000011555997,0.000013916933,0.00010465273],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99962085,0.000004732488,0.000108664804,0.00008851182,0.00006758022,0.000109648354],"domain_scores_gemma":[0.9997349,0.000048639817,0.000023291428,0.00014359981,0.00003584652,0.000013759481],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000033808756,0.000076079916,0.0000984486,0.00007398236,0.00003471971,0.0000022741967,0.00010405365,0.000059584992,0.00002720279],"category_scores_gemma":[0.000023775425,0.000069457026,0.000015164025,0.00007429518,0.000037524136,0.00015874217,0.000005607019,0.0000378292,0.0000018920465],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005108356,0.00016249988,0.00012139177,0.00010009335,0.000052253643,0.0000054377224,0.00024508496,0.116702445,0.72172594,0.003914613,0.00044728673,0.15647185],"study_design_scores_gemma":[0.00043482846,0.00015137721,0.0007012533,0.000005864997,0.00000551075,0.0000013551966,0.00005026537,0.045858596,0.949408,0.003155732,0.00011869062,0.000108510976],"about_ca_topic_score_codex":0.0000019860108,"about_ca_topic_score_gemma":5.1202943e-7,"teacher_disagreement_score":0.5656867,"about_ca_system_score_codex":0.000035965124,"about_ca_system_score_gemma":0.000009367499,"threshold_uncertainty_score":0.28323755},"labels":[],"label_agreement":null},{"id":"W2131625121","doi":"10.1109/smic.2007.322797","title":"A 5.8mW Fully Integrated 1.5GHz Synthesizer in 0.13-&amp;#x003BC;m CMOS","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; CMOS; Electrical engineering; Frequency synthesizer; Phase noise; Chip; Voltage-controlled oscillator; Electronic engineering; Engineering; Voltage; Computer science","score_opus":0.012829041162208938,"score_gpt":0.2411083833620689,"score_spread":0.22827934219985999,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131625121","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6219607,0.00043268394,0.26618165,0.00011970693,0.00048143673,0.00027628324,0.0000061245914,0.002954546,0.10758687],"genre_scores_gemma":[0.973445,0.00010034407,0.022684185,0.00008330297,0.000028770353,0.00002135039,0.0000055005894,0.000034294022,0.0035972493],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989933,0.000005978673,0.0002876664,0.00017638251,0.00011854675,0.00041813118],"domain_scores_gemma":[0.9995471,0.00008751502,0.000018124756,0.0002830015,0.00002375582,0.00004050631],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020353965,0.00018388228,0.00018389018,0.00021220058,0.000025638257,0.000017054721,0.00022772128,0.00014673536,0.00041965416],"category_scores_gemma":[0.00012640504,0.0001523069,0.000033696244,0.00043720685,0.000052940377,0.00013359642,0.0000496471,0.00026769238,0.00022031255],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012190262,0.00029044965,0.013810448,0.00017629185,0.00017882399,0.00015786556,0.0007151343,0.011621682,0.06444752,0.016870715,0.015044265,0.8765649],"study_design_scores_gemma":[0.0014241486,0.000118917385,0.008879027,0.00025352,0.000025371555,0.000037507638,0.0033592316,0.007401478,0.13376303,0.008983303,0.83423513,0.0015193106],"about_ca_topic_score_codex":0.000055282624,"about_ca_topic_score_gemma":0.0007474653,"teacher_disagreement_score":0.8750456,"about_ca_system_score_codex":0.00011814558,"about_ca_system_score_gemma":0.000007897011,"threshold_uncertainty_score":0.6210895},"labels":[],"label_agreement":null},{"id":"W2131901019","doi":"10.1109/tvlsi.2004.827594","title":"Pel reconstruction on FPGA-augmented TriMedia","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Field-programmable gate array; Computer science; Control reconfiguration; Context (archaeology); Decoding methods; Parallel computing; Reconfigurable computing; Inverse; Computer architecture; Embedded system; Computer hardware; Algorithm; Mathematics","score_opus":0.011803543492679373,"score_gpt":0.22646309758087613,"score_spread":0.21465955408819676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131901019","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.089858375,0.00013541446,0.89774317,0.00008418237,0.007489475,0.00055701873,0.00017245542,0.0015584233,0.0024014611],"genre_scores_gemma":[0.9973498,0.00024440076,0.0009828538,0.00003854812,0.00013707184,0.00025375388,0.000027966616,0.00005391431,0.0009116694],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99830717,0.000043046817,0.00055194355,0.0003679949,0.00034786807,0.00038198516],"domain_scores_gemma":[0.9992394,0.000058792022,0.00008656142,0.00043793223,0.000090985035,0.00008634523],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016684046,0.0003454201,0.0003229921,0.00042152125,0.0002559294,0.00008062881,0.00019137573,0.00028515526,0.00008308271],"category_scores_gemma":[0.0000111974105,0.00031647008,0.00015210595,0.00043591077,0.00007257229,0.0004483392,0.0000011787846,0.00055958173,0.00032843408],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018865542,0.0006493201,0.000022612618,0.00015583826,0.0002872791,0.000015073147,0.0008384125,0.8298562,0.023886016,0.0013522408,0.0012754655,0.14147289],"study_design_scores_gemma":[0.005220085,0.0009862072,0.00009531973,0.0015914853,0.00016068803,0.00018752235,0.008996357,0.09730432,0.87087524,0.0010192888,0.012102845,0.0014606648],"about_ca_topic_score_codex":0.000033166023,"about_ca_topic_score_gemma":0.00012683608,"teacher_disagreement_score":0.90749145,"about_ca_system_score_codex":0.00057363196,"about_ca_system_score_gemma":0.000031679174,"threshold_uncertainty_score":0.9999287},"labels":[],"label_agreement":null},{"id":"W2132001818","doi":"10.1109/ccece.1996.548140","title":"A new set of design and realizability conditions for Bode-type variable-amplitude digital equalizers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Realizability; Amplitude; Multiplier (economics); Transfer function; Variable (mathematics); Control theory (sociology); Mathematics; Computer science; Mathematical analysis; Algorithm; Engineering; Physics; Artificial intelligence; Electrical engineering","score_opus":0.06154594771006795,"score_gpt":0.2863810975361999,"score_spread":0.22483514982613195,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132001818","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0030595665,0.00015224975,0.9919949,0.000037276222,0.000068624315,0.00025121256,0.00008132666,0.0003806728,0.003974181],"genre_scores_gemma":[0.80182284,0.00011291967,0.19717148,0.000016789034,0.000014717058,0.000025735191,0.000026362819,0.000016160344,0.0007929911],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99954724,0.0000036129713,0.0001544749,0.00010831587,0.000048714315,0.00013765882],"domain_scores_gemma":[0.99959654,0.00016559592,0.00001770486,0.00016112751,0.00002568471,0.000033321485],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000049395545,0.00008444247,0.00012413555,0.000033681084,0.00002814412,0.000018247994,0.000074854266,0.000055467215,0.00018058278],"category_scores_gemma":[0.0001095142,0.00007646235,0.000017050386,0.00010390195,0.000047729696,0.00015787111,0.00002451274,0.00003549281,0.000002891565],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000112808375,0.00020613328,0.0030843532,0.0009888883,0.0006324723,0.0000032284108,0.0009346308,0.12759358,0.01740213,0.5116803,0.23061137,0.1067501],"study_design_scores_gemma":[0.0024464705,0.00076087384,0.0002614815,0.00008897194,0.0001004609,0.000014410566,0.0007856653,0.24856451,0.018399542,0.6319466,0.095734775,0.0008962377],"about_ca_topic_score_codex":0.0000071644895,"about_ca_topic_score_gemma":5.647775e-7,"teacher_disagreement_score":0.7987633,"about_ca_system_score_codex":0.00001826709,"about_ca_system_score_gemma":0.000004866674,"threshold_uncertainty_score":0.3118044},"labels":[],"label_agreement":null},{"id":"W2132346544","doi":"10.1109/iscas.2011.5937488","title":"A 2.5GS/s 3-bit time-based ADC in 90nm CMOS","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Effective number of bits; CMOS; Nyquist rate; Nyquist–Shannon sampling theorem; Power consumption; Successive approximation ADC; Voltage; Electronic engineering; Analog-to-digital converter; Nyquist frequency; Computer science; 8-bit; Electrical engineering; Power (physics); Capacitor; Sampling (signal processing); Physics; Engineering; Bandwidth (computing); Telecommunications; Detector","score_opus":0.017800075568991065,"score_gpt":0.17917199994568425,"score_spread":0.16137192437669318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132346544","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35019326,0.0004098639,0.086428255,0.000109917026,0.00041768476,0.000434302,0.0000092493765,0.005376011,0.55662143],"genre_scores_gemma":[0.9755946,0.000015441856,0.022941459,0.000066707966,0.000009404337,0.00003085656,0.0000022308154,0.000017481692,0.0013218104],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995525,0.0000029061823,0.00011419529,0.0000956595,0.000052766936,0.00018200447],"domain_scores_gemma":[0.99976635,0.000013114721,0.0000082525075,0.00018792931,0.000006516104,0.000017826507],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000036337,0.00009050233,0.00009187871,0.00008507698,0.000011317666,0.0000041676044,0.00014531743,0.00006199089,0.001183444],"category_scores_gemma":[0.000013501771,0.000078990444,0.000018850424,0.00013275904,0.00002593151,0.000076021286,0.000026136528,0.00009393191,0.0003924047],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021068555,0.001214074,0.08367068,0.0005928331,0.00029817654,0.00041349488,0.002162451,0.04329638,0.054687545,0.048368808,0.06775662,0.69732827],"study_design_scores_gemma":[0.003501305,0.00039955974,0.014018224,0.00020474324,0.00003057786,0.000007680634,0.00067404314,0.25497347,0.5910592,0.024501467,0.108776726,0.0018529755],"about_ca_topic_score_codex":0.000013993917,"about_ca_topic_score_gemma":0.000016103793,"teacher_disagreement_score":0.6954753,"about_ca_system_score_codex":0.000029546454,"about_ca_system_score_gemma":0.0000041597027,"threshold_uncertainty_score":0.99972963},"labels":[],"label_agreement":null},{"id":"W2133253041","doi":"10.1109/socc.2011.6085130","title":"A reduced signal feed-through 6-tap pre-emphasis circuit for use in a 10GB/S backplane communications system","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Emphasis (telecommunications); Backplane; Electronic engineering; Computer science; CMOS; Finite impulse response; Mixed-signal integrated circuit; Analogue electronics; Electronic circuit; Filter (signal processing); SIGNAL (programming language); Electrical engineering; Engineering; Telecommunications; Computer hardware","score_opus":0.121667277250885,"score_gpt":0.2798411072887583,"score_spread":0.15817383003787328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133253041","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32888117,0.001043829,0.58244747,0.00007773207,0.00056400656,0.0030059058,0.00019676378,0.005666301,0.07811679],"genre_scores_gemma":[0.91625154,0.00011349345,0.08270479,0.000015684722,0.000011576663,0.0005639982,0.000023685574,0.000027280938,0.00028796357],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991947,0.000013916238,0.00029596587,0.00016166724,0.00007014906,0.00026363033],"domain_scores_gemma":[0.9990722,0.000110079105,0.00003633059,0.00072516786,0.00003105936,0.000025143308],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007839008,0.0001474711,0.00019415931,0.00008890924,0.00006433465,0.000020686672,0.00048694233,0.00010951518,0.00005220059],"category_scores_gemma":[0.000026062167,0.00013993823,0.000043561526,0.00019131627,0.00006366661,0.00030999852,0.00009549395,0.00012533189,0.000022317694],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036165782,0.0020267619,0.026220873,0.0029853643,0.0014865743,0.00007065693,0.015566672,0.004399983,0.054176286,0.6811861,0.017550511,0.1939686],"study_design_scores_gemma":[0.01564568,0.0018831573,0.02889721,0.0026270046,0.0007588109,0.00032368518,0.03768892,0.34332457,0.34542578,0.03872935,0.17755267,0.0071431505],"about_ca_topic_score_codex":0.00011716794,"about_ca_topic_score_gemma":0.00013623883,"teacher_disagreement_score":0.6424567,"about_ca_system_score_codex":0.000116473595,"about_ca_system_score_gemma":0.00000928317,"threshold_uncertainty_score":0.57065153},"labels":[],"label_agreement":null},{"id":"W2133572468","doi":"10.1109/newcas.2006.250905","title":"Low Dead Time, Multi-hit FPGA-Based Time-to-Digital Converter","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal","funders":"","keywords":"Field-programmable gate array; Computer science; Time-to-digital converter; Dead time; Computer hardware; Scheme (mathematics); Embedded system; Real-time computing; Electronic engineering; Topology (electrical circuits); Engineering; Electrical engineering; Jitter; Clock signal","score_opus":0.0055115514420582155,"score_gpt":0.1957584249832352,"score_spread":0.19024687354117698,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133572468","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.064016975,0.000100005986,0.78767633,0.0002893503,0.00028255675,0.00055202446,0.00009752896,0.0075820265,0.13940318],"genre_scores_gemma":[0.9247703,0.0000011725102,0.023281114,0.00024221838,0.000053184056,0.00003226334,0.00005404413,0.000055324013,0.051510368],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992871,0.000002105131,0.00016384602,0.00016377549,0.000103259765,0.00027988493],"domain_scores_gemma":[0.99967283,0.000026974385,0.000012506407,0.00022925828,0.000021710695,0.00003673756],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000020919646,0.00016599116,0.00014303342,0.000086817,0.000030416353,0.00004551378,0.00017896948,0.00008139999,0.0012784983],"category_scores_gemma":[0.000013420149,0.00014738666,0.000042107542,0.00013232752,0.00003778376,0.00015416155,0.00004144705,0.000082123894,0.008855684],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045171368,0.0006277023,0.002209609,0.00016154161,0.00016324618,0.00008045159,0.0000341081,0.16450383,0.06814581,0.0005446764,0.39899245,0.3644914],"study_design_scores_gemma":[0.0014010108,0.00010577111,0.0006585895,0.000051390132,0.000014680951,0.0000039732618,0.000019183277,0.5852912,0.25975847,0.0004197268,0.15142654,0.00084943493],"about_ca_topic_score_codex":0.0000037298826,"about_ca_topic_score_gemma":0.000002299936,"teacher_disagreement_score":0.86075336,"about_ca_system_score_codex":0.000047501784,"about_ca_system_score_gemma":0.0000060338193,"threshold_uncertainty_score":0.99963444},"labels":[],"label_agreement":null},{"id":"W2133787935","doi":"10.1109/iscas.2009.5118255","title":"Sampled-data IIR filtering using time-mode signal processing circuits","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Infinite impulse response; Computer science; Filter (signal processing); Chebyshev filter; Time domain; Electronic engineering; Signal processing; Electronic circuit; 2D Filters; Low-pass filter; SIGNAL (programming language); Filter design; Digital signal processing; Digital filter; Computer hardware; Engineering; Electrical engineering","score_opus":0.05719849490633589,"score_gpt":0.3065426756056257,"score_spread":0.24934418069928982,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133787935","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054483615,0.0005514025,0.93177885,0.000053010754,0.00009028168,0.00013566684,0.000025900628,0.0025816413,0.010299656],"genre_scores_gemma":[0.93930495,0.000027052132,0.060303435,0.00006285233,0.0000843147,0.0000019778006,0.00002744906,0.000023021845,0.00016493487],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99911654,0.0000037604043,0.00019084755,0.00023594993,0.00012839591,0.00032448518],"domain_scores_gemma":[0.9995156,0.000015596677,0.000025060828,0.00039065458,0.000018097222,0.0000350032],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005859788,0.00016415303,0.00015581779,0.000080499565,0.00009613733,0.00005693492,0.00045574468,0.00007277809,0.00015499254],"category_scores_gemma":[0.000014682295,0.00015514856,0.000018404106,0.00017625206,0.00002599701,0.00054267404,0.00011693398,0.00013745671,0.000028413628],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018631193,0.000022949382,0.00005589914,0.000043294967,0.000018105702,0.000008478074,0.00005396655,0.044414647,0.17945749,0.00013615386,0.0008964828,0.77489066],"study_design_scores_gemma":[0.00017868994,0.000028242943,0.000083812454,0.00008488961,0.000015065874,0.000018056335,0.00006372374,0.9666564,0.025821924,0.002097442,0.0046121436,0.00033959202],"about_ca_topic_score_codex":0.000003434008,"about_ca_topic_score_gemma":0.0000013773295,"teacher_disagreement_score":0.92224175,"about_ca_system_score_codex":0.000053208423,"about_ca_system_score_gemma":0.000011999519,"threshold_uncertainty_score":0.6326775},"labels":[],"label_agreement":null},{"id":"W2134120744","doi":"10.1109/iscas.1997.608751","title":"Amplitude modulated signal generation using a third-order delta-sigma oscillator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Delta-sigma modulation; Resonator; Delta modulation; SIGNAL (programming language); Modulation (music); Electronic engineering; Amplitude; Sigma; Analog transmission; Voltage-controlled oscillator; Third order; Physics; Analog signal; Electrical engineering; Computer science; Engineering; Pulse-amplitude modulation; Acoustics; CMOS; Digital signal processing; Optics","score_opus":0.052246414924961765,"score_gpt":0.24466178191819504,"score_spread":0.19241536699323328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134120744","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40672484,0.00038944912,0.5885074,0.00003174724,0.00020099855,0.00010709806,0.0000037875823,0.0012566119,0.0027780435],"genre_scores_gemma":[0.9441271,0.000076982564,0.055264432,0.000055038072,0.00007674297,0.000008770891,0.0000053458043,0.000023198707,0.00036237919],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993159,0.000005450694,0.00017468046,0.00015575413,0.00012026975,0.00022795242],"domain_scores_gemma":[0.99972385,0.000009173393,0.000017616463,0.00018199261,0.00003792182,0.00002941483],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000336168,0.00013772755,0.00011440751,0.00007286112,0.00008295732,0.000035134446,0.00010005168,0.0000985777,0.0005963918],"category_scores_gemma":[0.000013329467,0.00012279808,0.000025756766,0.00021659127,0.000026977807,0.00017218076,0.00003417389,0.00009816945,0.000041975043],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000014658174,0.000031018215,0.00038852807,0.000015831558,0.000066680936,0.00000547748,0.00010516125,0.80454427,0.1688969,0.0013967014,0.0036982717,0.02084972],"study_design_scores_gemma":[0.00015048317,0.000014702016,0.000030567157,0.0000054941165,0.000008180861,0.0000047480994,0.000030314646,0.97436446,0.020313807,0.00032263194,0.0045755375,0.00017905413],"about_ca_topic_score_codex":0.000008916038,"about_ca_topic_score_gemma":0.000008039849,"teacher_disagreement_score":0.5374023,"about_ca_system_score_codex":0.000065660024,"about_ca_system_score_gemma":0.0000023439648,"threshold_uncertainty_score":0.6530072},"labels":[],"label_agreement":null},{"id":"W2134245421","doi":"10.1109/test.1998.743214","title":"Stimulus generation for built-in self-test of charge-pump phase-locked loops","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Charge pump; Stimulus (psychology); Computer science; Physics; Electrical engineering; Voltage; Psychology; Engineering; Capacitor; Cognitive psychology","score_opus":0.03367454495104588,"score_gpt":0.2708353733869353,"score_spread":0.23716082843588943,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134245421","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.80878526,0.0007512582,0.18259518,0.000166269,0.0004199948,0.00068745506,0.000040000057,0.0014932479,0.005061321],"genre_scores_gemma":[0.9800782,0.00020645573,0.018997654,0.000015526619,0.000046639627,0.00006199257,0.000010663416,0.000016514938,0.00056631793],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99946743,0.0000020242708,0.00019494677,0.00010896238,0.000061132334,0.00016547908],"domain_scores_gemma":[0.99974114,0.000039262377,0.00002137845,0.0001629836,0.000020670028,0.000014581037],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000040893083,0.0000938601,0.00012679987,0.000078222634,0.000020033385,0.0000055969763,0.0001030794,0.00006287268,0.00017867444],"category_scores_gemma":[0.000052846146,0.0000875111,0.000025179743,0.00011850153,0.000014058183,0.00009569246,0.00001549897,0.000049983697,0.000016221327],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014068632,0.0012575686,0.0020850757,0.0003486699,0.000111685935,0.0000064258215,0.00049159356,0.02401754,0.7112532,0.006307905,0.025197359,0.22890887],"study_design_scores_gemma":[0.00089918444,0.00010356782,0.000011347129,0.0000064139394,0.000005911086,5.870176e-7,0.000024487412,0.6555218,0.33832088,0.00018073138,0.004826441,0.00009862209],"about_ca_topic_score_codex":0.0000019293648,"about_ca_topic_score_gemma":0.00000928783,"teacher_disagreement_score":0.6315043,"about_ca_system_score_codex":0.000035029294,"about_ca_system_score_gemma":0.0000016404135,"threshold_uncertainty_score":0.3568599},"labels":[],"label_agreement":null},{"id":"W2134499914","doi":"10.1109/iwsoc.2005.91","title":"PLL-based fractional-N frequency synthesizers","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Phase noise; PLL multibit; Bandwidth (computing); Fractional bandwidth; Frequency synthesizer; Computer science; Electronic engineering; Loop (graph theory); Control theory (sociology); Engineering; Telecommunications; Mathematics; Band-pass filter","score_opus":0.008723617805597285,"score_gpt":0.2209627713456365,"score_spread":0.21223915354003922,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134499914","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.048853155,0.0006673674,0.6283661,0.001748993,0.00050564465,0.00017120065,0.000010030865,0.006233743,0.31344378],"genre_scores_gemma":[0.93438655,0.000036378675,0.06472303,0.00016742887,0.000052384006,0.000018737892,0.0000021106325,0.0000130378785,0.0006003361],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996178,0.000001982058,0.000090059075,0.000077785786,0.00007753239,0.00013485178],"domain_scores_gemma":[0.99977946,0.000042831507,0.000008300544,0.00014001745,0.0000094817715,0.000019916764],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000025543488,0.00007708229,0.00005995883,0.000050926363,0.00003087179,0.000007852759,0.00009595955,0.000052977903,0.0009592616],"category_scores_gemma":[0.000026765887,0.00006799271,0.000023427765,0.0000702071,0.00002532053,0.00012805664,0.000007101652,0.00009042989,0.000282655],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008815206,0.00012946104,0.003950628,0.00006575667,0.00012370743,0.000011335944,0.000042444663,0.5053903,0.025712136,0.055774562,0.031847283,0.3769436],"study_design_scores_gemma":[0.0006293169,0.000049643266,0.0013195471,0.000041377472,0.000022196331,0.000006185652,0.00023145304,0.1485717,0.28276643,0.011936914,0.5536527,0.00077253557],"about_ca_topic_score_codex":0.0000024193373,"about_ca_topic_score_gemma":0.0000056807207,"teacher_disagreement_score":0.8855334,"about_ca_system_score_codex":0.000060419083,"about_ca_system_score_gemma":0.0000051530424,"threshold_uncertainty_score":0.999954},"labels":[],"label_agreement":null},{"id":"W2134619199","doi":"10.1109/ccece.2009.5090318","title":"A 10-Gb/s backplane transmitter with a FIR pre-emphasis equalizer to suppress ISI at data centers and edges simultaneously","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Intersymbol interference; Transmitter; CMOS; Equalizer; Computer science; Emphasis (telecommunications); Electronic engineering; Finite impulse response; Adaptive equalizer; Impulse response; Impulse (physics); Electrical engineering; Telecommunications; Engineering; Computer hardware; Channel (broadcasting); Physics; Mathematics","score_opus":0.018951117516758383,"score_gpt":0.2520941517354129,"score_spread":0.2331430342186545,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134619199","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87430155,0.0011827048,0.10093039,0.002626756,0.00018875336,0.0011881461,0.00061706395,0.0030628063,0.015901824],"genre_scores_gemma":[0.98245806,0.00014693684,0.010349559,0.00041245602,0.000026063353,0.000012750169,0.00006782985,0.000028283024,0.0064980835],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9990147,0.000006789111,0.00016397862,0.00034542568,0.0001412852,0.00032786367],"domain_scores_gemma":[0.9992174,0.000069407775,0.000014056179,0.00060621917,0.000015255428,0.000077693054],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003791486,0.00021965569,0.00019783036,0.00006513159,0.000063576175,0.00005245258,0.0003961663,0.0000722371,0.00064998615],"category_scores_gemma":[0.000019983814,0.00016308531,0.000013627919,0.00010776091,0.000055198238,0.00021473778,0.00011777247,0.00008112094,0.00005364675],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001796175,0.00030680795,0.0017930511,0.00049254013,0.00064895366,0.00042689042,0.0033089228,0.04833458,0.019140966,0.00024077969,0.26596168,0.65754867],"study_design_scores_gemma":[0.0022281779,0.0013424021,0.0012090176,0.00026732244,0.00011766,0.00015248284,0.0004540643,0.029849783,0.029532058,0.00017852246,0.93332034,0.0013481883],"about_ca_topic_score_codex":0.000008029771,"about_ca_topic_score_gemma":0.000048461683,"teacher_disagreement_score":0.66735864,"about_ca_system_score_codex":0.00002929098,"about_ca_system_score_gemma":0.0000031627544,"threshold_uncertainty_score":0.71168923},"labels":[],"label_agreement":null},{"id":"W2134749098","doi":"10.1109/isqed.2004.1283691","title":"Estimating phase-locked loop jitter due to substrate coupling: a cyclostationary approach","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Phase-locked loop; Phase noise; Cyclostationary process; Electronic engineering; CMOS; Noise (video); PLL multibit; Computer science; Delay-locked loop; Loop (graph theory); Ring oscillator; Materials science; Engineering; Telecommunications; Channel (broadcasting)","score_opus":0.02134892003246555,"score_gpt":0.27200682672422893,"score_spread":0.25065790669176335,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134749098","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4494038,0.000035018613,0.5461116,0.00010081246,0.00010866252,0.00014157283,0.0000040303066,0.00092665147,0.0031678732],"genre_scores_gemma":[0.660071,0.0000033657789,0.33960783,0.00007903611,0.000035244557,0.000049191975,0.000019186127,0.000021406253,0.00011373786],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992546,0.0000012555081,0.00019382514,0.00018066459,0.000117100215,0.0002525473],"domain_scores_gemma":[0.9997065,0.000017510176,0.000017736988,0.00018645666,0.000023634662,0.000048168902],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000048800503,0.0001501797,0.00013409428,0.000067088804,0.00006535018,0.000026423353,0.00015250503,0.000058969596,0.00003308659],"category_scores_gemma":[0.000023101395,0.00013830686,0.000024198507,0.00020692889,0.000028202876,0.00014757515,0.00003794737,0.00012481166,0.00007952923],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000053867197,0.00006591818,0.00004783626,0.000037673173,0.000023455916,0.00001751098,0.00013361605,0.98713493,0.0041302755,0.0021024935,0.00034370006,0.005957203],"study_design_scores_gemma":[0.0018689319,0.00013036438,0.00023944664,0.000061089115,0.000015049399,0.000044324825,0.0008953715,0.9365377,0.046502594,0.012268886,0.0008164341,0.00061980577],"about_ca_topic_score_codex":0.0000036366391,"about_ca_topic_score_gemma":0.0000012148123,"teacher_disagreement_score":0.21066718,"about_ca_system_score_codex":0.00006546402,"about_ca_system_score_gemma":0.000009416744,"threshold_uncertainty_score":0.563999},"labels":[],"label_agreement":null},{"id":"W2135385832","doi":"","title":"ASIC IMPLEMENTATION OF A HIGH SPEED WGNG FOR COMMUNICATION CHANNEL EMULATION","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Alberta","funders":"","keywords":"Emulation; Application-specific integrated circuit; Field-programmable gate array; Computer science; Embedded system; Channel (broadcasting); Computer hardware; Hardware emulation; CMOS; FPGA prototype; Computer architecture; Engineering; Electronic engineering; Telecommunications","score_opus":0.022129547803701313,"score_gpt":0.29996029304360167,"score_spread":0.27783074523990037,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135385832","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5299211,0.00007006729,0.4687215,0.00016045595,0.00007523354,0.00031077603,0.0000112588295,0.00032681803,0.00040279448],"genre_scores_gemma":[0.9707381,0.00006068191,0.029079493,0.000008885828,0.000008399262,0.0000224288,0.00005569889,0.000008416837,0.000017861963],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999693,0.0000018049888,0.00013840369,0.00004754513,0.000044316814,0.00007494621],"domain_scores_gemma":[0.9997803,0.000014926928,0.00003044818,0.00014033947,0.000027762426,0.000006202026],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000038142134,0.000049319497,0.00006467995,0.000049072973,0.00002839276,0.0000041396424,0.00007470916,0.000028832863,0.000015786503],"category_scores_gemma":[0.000006251094,0.000048213675,0.00001649158,0.00007242268,0.00001339946,0.00012422958,0.000016217362,0.000024805486,0.0000020525913],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021581947,0.00006814966,0.00057012745,0.00020417651,0.00011347515,1.6386821e-7,0.0010573412,0.57534957,0.034719978,0.23902385,0.00045069167,0.14842089],"study_design_scores_gemma":[0.0026808009,0.00016651952,0.007203767,0.000046717803,0.000031663232,0.000001022476,0.0034388066,0.019436754,0.7392701,0.22675578,0.0007067066,0.0002613495],"about_ca_topic_score_codex":0.00005240274,"about_ca_topic_score_gemma":0.000053009062,"teacher_disagreement_score":0.70455015,"about_ca_system_score_codex":0.00004597225,"about_ca_system_score_gemma":0.0000033246174,"threshold_uncertainty_score":0.19660966},"labels":[],"label_agreement":null},{"id":"W2135729931","doi":"10.1109/test.2006.297722","title":"Massively Parallel Validation of High-Speed Serial Interfaces using Compact Instrument Modules","year":2006,"lang":"en","type":"article","venue":"Proceedings/Proceedings - International Test Conference","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"CMC Microsystems (Canada)","funders":"","keywords":"Jitter; SerDes; Computer science; Interface (matter); Serial communication; Sensitivity (control systems); Key (lock); Computer hardware; Electronic engineering; Parallel computing; Engineering","score_opus":0.03165919782899723,"score_gpt":0.25431960308710666,"score_spread":0.22266040525810943,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135729931","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98320115,0.000036478963,0.0026198453,0.00024483545,0.0006487441,0.00026729712,0.000067040455,0.00059211435,0.012322486],"genre_scores_gemma":[0.9862028,0.0000641698,0.013235449,0.000010147682,0.00025254407,0.000017299148,0.00003249202,0.00004238949,0.00014271573],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980455,0.0000013560103,0.0006667032,0.00039764706,0.0005245392,0.0003642214],"domain_scores_gemma":[0.9986771,0.000038010552,0.00035815788,0.0000725621,0.00080066203,0.000053556276],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013142964,0.00037092075,0.00037075175,0.0003212191,0.00009338215,0.00023656091,0.0006925102,0.00015600341,0.00012102828],"category_scores_gemma":[0.0001785455,0.00037138155,0.0000641633,0.0002757612,0.00019121006,0.0011278663,0.00015574884,0.0002561514,0.000012048684],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000105202555,0.00024833286,0.04665769,0.0002823884,0.00019229791,0.0000018879023,0.00035074455,0.013244303,0.7785157,0.15649132,0.001462324,0.002447801],"study_design_scores_gemma":[0.0014907632,0.00021395851,0.016842144,0.00052764383,0.000065637905,0.000037686146,0.0012961621,0.13165796,0.80530506,0.040838353,0.0008993675,0.0008252401],"about_ca_topic_score_codex":0.000102899416,"about_ca_topic_score_gemma":0.000002004975,"teacher_disagreement_score":0.11841365,"about_ca_system_score_codex":0.0002510165,"about_ca_system_score_gemma":0.000022510087,"threshold_uncertainty_score":0.9998738},"labels":[],"label_agreement":null},{"id":"W2136165939","doi":"10.1109/iscas.2004.1329001","title":"A 1/8-rate clock and data recovery architecture for high-speed communication systems","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Clock recovery; Voltage-controlled oscillator; Process (computing); Context (archaeology); Clock rate; Block (permutation group theory); Data recovery; CMOS; Architecture; Electronic engineering; Computer hardware; Clock signal; Real-time computing; Voltage; Jitter; Electrical engineering; Engineering; Telecommunications","score_opus":0.028111063221083085,"score_gpt":0.2614134792167817,"score_spread":0.23330241599569862,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136165939","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15363878,0.0054724645,0.8355333,0.0008088917,0.00041035737,0.00072022306,0.00020614541,0.0015845859,0.0016252319],"genre_scores_gemma":[0.9398876,0.0011186807,0.058530286,0.00003429237,0.000026792215,0.000025747082,0.00015900284,0.00001871978,0.00019892344],"study_design_codex":"simulation_or_modeling","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9996213,0.0000049528608,0.00011008677,0.00012066402,0.000032754095,0.000110258625],"domain_scores_gemma":[0.99924874,0.000054102882,0.000017434188,0.0006541211,0.00001156148,0.000014033626],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008616202,0.00007924725,0.000094807896,0.000037182006,0.00005046608,0.000030906052,0.00030147497,0.00005546672,0.0000017843954],"category_scores_gemma":[0.0000360206,0.000065912536,0.0000068117447,0.00005420921,0.000028925673,0.00013731224,0.00014555895,0.00007946377,0.0000029362316],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049587154,0.000045334942,0.00008899279,0.0004157987,0.00020530459,0.000001891345,0.00016042916,0.6540137,0.005811102,0.25619978,0.006804379,0.07620368],"study_design_scores_gemma":[0.006264482,0.00051577087,0.0009877246,0.0006630876,0.00014624435,0.00005655248,0.0020729722,0.15585186,0.018078353,0.4845336,0.32910284,0.0017264892],"about_ca_topic_score_codex":0.000035100198,"about_ca_topic_score_gemma":0.00003616926,"teacher_disagreement_score":0.7862488,"about_ca_system_score_codex":0.000025186635,"about_ca_system_score_gemma":0.0000036970584,"threshold_uncertainty_score":0.2687835},"labels":[],"label_agreement":null},{"id":"W2136572505","doi":"10.1109/bipol.1999.803552","title":"SiGe clock and data recovery IC with linear type PLL for 10 Gb/s SONET application","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Jitter; Synchronous optical networking; Phase-locked loop; Voltage-controlled oscillator; Charge pump; Phase detector; Phase frequency detector; Clock recovery; Data recovery; Electronic engineering; Physics; Electrical engineering; Computer science; Voltage; Engineering; Computer hardware; Clock signal; Telecommunications","score_opus":0.02951896010936114,"score_gpt":0.27109900874242465,"score_spread":0.2415800486330635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136572505","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023064345,0.00068463606,0.9682569,0.000049275124,0.000096596385,0.0004024115,0.000042771404,0.0006422521,0.006760819],"genre_scores_gemma":[0.6306117,0.0011004513,0.36262336,0.000090526024,0.00007129472,0.00010359826,0.0002769215,0.00006104737,0.0050610816],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996384,0.0000017526858,0.0000700439,0.00014776387,0.000035367644,0.0001066703],"domain_scores_gemma":[0.9995876,0.000025606216,0.00001218637,0.00034485874,0.00001589934,0.000013860681],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000049258502,0.000070970935,0.000068856185,0.000021714905,0.000027230459,0.00000876885,0.00011149934,0.00004551469,0.000026316005],"category_scores_gemma":[0.000033753135,0.000055721262,0.000004028279,0.00007438077,0.000018135028,0.00012002958,0.000031958814,0.000042573436,0.000014949698],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041497298,0.00025405007,0.005844185,0.0009535326,0.00055826845,0.0000050313292,0.00015559857,0.04101181,0.019085472,0.10727027,0.15220751,0.6722393],"study_design_scores_gemma":[0.00045372805,0.00019539565,0.00006268537,0.000011744718,0.000021421361,0.0000043678456,0.000115430055,0.05151012,0.011662196,0.002931314,0.93278956,0.00024201932],"about_ca_topic_score_codex":0.0000014294794,"about_ca_topic_score_gemma":0.000010391212,"teacher_disagreement_score":0.7805821,"about_ca_system_score_codex":0.000010259959,"about_ca_system_score_gemma":0.000004964519,"threshold_uncertainty_score":0.22722471},"labels":[],"label_agreement":null},{"id":"W2136704181","doi":"10.1109/tcsii.2002.807572","title":"PLL-based frequency discriminator using the loop filter as an estimator","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Discriminator; Phase-locked loop; Estimator; Demodulation; Control theory (sociology); Computer science; Filter (signal processing); Loop (graph theory); Electronic engineering; Mathematics; Phase noise; Engineering; Telecommunications; Detector; Statistics; Artificial intelligence","score_opus":0.03942716715702676,"score_gpt":0.24712648060764025,"score_spread":0.2076993134506135,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136704181","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24726565,0.0022540905,0.74813527,0.000024339748,0.00016057042,0.00017912473,0.00004772079,0.0003251663,0.0016080638],"genre_scores_gemma":[0.9996442,0.000035065663,0.000065654895,0.000032130272,0.000034164284,0.000022910504,0.0000023097466,0.000028155608,0.00013537428],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990471,0.000013049541,0.0002508162,0.00025453125,0.00017325765,0.00026122818],"domain_scores_gemma":[0.9996372,0.00004368841,0.000046080746,0.00014024152,0.000037386406,0.000095390256],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000610497,0.00022592937,0.00020290553,0.00010637865,0.0007173714,0.00042322924,0.00011095591,0.000099115576,0.000019017272],"category_scores_gemma":[0.0000035152939,0.00016100338,0.00003802349,0.00016642635,0.00016406584,0.0007695988,0.0000018497952,0.0002010555,0.0000025469483],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008398379,0.00023052118,0.00020008675,0.00062949787,0.000089941226,0.000034706278,0.0008104643,0.09656329,0.0048862356,0.00048790712,0.00003044694,0.8960285],"study_design_scores_gemma":[0.00038991225,0.0002699512,0.00001834302,0.0003697868,0.00006732611,0.0001207826,0.0012737258,0.9942609,0.0017250327,0.0008351765,0.0002332957,0.00043575605],"about_ca_topic_score_codex":0.000015174369,"about_ca_topic_score_gemma":0.0000026534512,"teacher_disagreement_score":0.8976976,"about_ca_system_score_codex":0.000034509387,"about_ca_system_score_gemma":0.000012379283,"threshold_uncertainty_score":0.65655273},"labels":[],"label_agreement":null},{"id":"W2137230442","doi":"10.1109/async.1994.656307","title":"A delay-controlled phase-locked loop to reduce timing errors in synchronous/asynchronous communication links","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Handshaking; Asynchronous communication; Handshake; Computer science; Signal edge; Synchronizer; SIGNAL (programming language); Asynchronous system; Synchronization (alternating current); Clock domain crossing; Loop (graph theory); Synchronous circuit; Clock signal; Electronic engineering; Control theory (sociology); Control (management); Computer network; Digital signal processing; Engineering; Computer hardware; Telecommunications; Distributed computing; Analog signal; Channel (broadcasting); Jitter","score_opus":0.026908029074179295,"score_gpt":0.28169494870177936,"score_spread":0.2547869196276001,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137230442","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91274154,0.0024846098,0.055460606,0.0008484797,0.00022757967,0.001080265,0.0000047207177,0.0027313365,0.024420852],"genre_scores_gemma":[0.9719279,0.00045804208,0.026433878,0.00012582772,0.000022862801,0.00022713625,0.000006679004,0.000037710397,0.00075998885],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99880695,0.000023876575,0.00043192762,0.00021927734,0.00012457518,0.0003934118],"domain_scores_gemma":[0.99916047,0.000093614355,0.000042560732,0.0006132212,0.000028723382,0.00006138684],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013538738,0.00022131104,0.0003558516,0.00025964517,0.00008419469,0.000028390361,0.00043296404,0.00021160515,0.00037356894],"category_scores_gemma":[0.00009732152,0.00021186803,0.000054279717,0.00037331763,0.000048357906,0.00018676155,0.00010597184,0.00043206665,0.00020291787],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001918316,0.000782717,0.0002980199,0.00009189268,0.00022245014,0.000043716816,0.0023749643,0.22724491,0.018269027,0.0010856941,0.009053096,0.74034166],"study_design_scores_gemma":[0.010260611,0.00026940127,0.000076020835,0.00016785278,0.00003680805,0.000017557024,0.0009108467,0.970531,0.0104422085,0.00060359703,0.00596526,0.00071882614],"about_ca_topic_score_codex":0.00002494861,"about_ca_topic_score_gemma":0.0000666232,"teacher_disagreement_score":0.7432861,"about_ca_system_score_codex":0.0002468213,"about_ca_system_score_gemma":0.000006060186,"threshold_uncertainty_score":0.8639727},"labels":[],"label_agreement":null},{"id":"W2137359491","doi":"10.1109/cicc.2004.1358724","title":"A 1.5V 20/30 Gb/s CMOS backplane driver with digital pre-emphasis","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Backplane; Emphasis (telecommunications); Comparator; Swing; CMOS; Dynamic range; Computer science; Automatic gain control; Electrical engineering; Electronic engineering; Digital control; Sensitivity (control systems); Engineering; Voltage; Amplifier","score_opus":0.004748009315499752,"score_gpt":0.1948833801608365,"score_spread":0.19013537084533674,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137359491","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.66213775,0.0002733218,0.22308132,0.0002233829,0.00023665752,0.0003840561,0.00005876516,0.0045749187,0.10902985],"genre_scores_gemma":[0.9877092,0.000068453926,0.010083812,0.000035289588,0.000026848378,0.000021008598,0.000014694416,0.000027355723,0.002013299],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993687,8.639458e-7,0.00011389476,0.00015142265,0.00012162334,0.00024348685],"domain_scores_gemma":[0.9996956,0.00001007333,0.000013561943,0.00022876548,0.000014341051,0.000037678234],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000011632834,0.00015432309,0.00012581439,0.000047241003,0.000034495795,0.000042414977,0.00015907502,0.000063979984,0.00024726204],"category_scores_gemma":[0.0000071778722,0.000113678,0.000022233804,0.00012076096,0.00006526651,0.00031319895,0.000044842604,0.0001017301,0.00024392328],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014655944,0.00062031357,0.02610198,0.0003357165,0.0011027841,0.00046170922,0.0012058924,0.4380733,0.0052001826,0.023392355,0.02384483,0.47951436],"study_design_scores_gemma":[0.011365679,0.0020196408,0.010260364,0.00053687283,0.00017213312,0.0003545242,0.002260724,0.0060701976,0.17161399,0.027511656,0.7634829,0.0043512667],"about_ca_topic_score_codex":0.0000048143543,"about_ca_topic_score_gemma":0.000008495883,"teacher_disagreement_score":0.73963815,"about_ca_system_score_codex":0.000057740723,"about_ca_system_score_gemma":0.000007952991,"threshold_uncertainty_score":0.46356544},"labels":[],"label_agreement":null},{"id":"W2137795516","doi":"10.1109/tcsi.2004.835688","title":"Investigation of Phase Noise of Ring Oscillators With Time-Varying Current and Noise Sources by time-scaling Thermal Noise","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase noise; Noise (video); Noise spectral density; Oscillator phase noise; Noise generator; Flicker noise; Scaling; Noise temperature; Y-factor; Spectral density; Effective input noise temperature; Electronic engineering; Ring oscillator; Noise measurement; Control theory (sociology); Noise floor; Physics; Computer science; Noise figure; Acoustics; Electrical engineering; Noise reduction; Engineering; Mathematics; Voltage; Telecommunications","score_opus":0.013370803572170359,"score_gpt":0.23344801289168446,"score_spread":0.2200772093195141,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137795516","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7669004,0.0013920699,0.23092175,0.000005263725,0.000036760022,0.00038348482,0.0001447718,0.00009506606,0.00012041829],"genre_scores_gemma":[0.9994388,0.00026969973,0.00009248772,0.0000041661415,0.000014482415,0.00012738527,0.000008143512,0.000019669724,0.000025161451],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992421,0.000025117351,0.0002843845,0.0002023631,0.000113048016,0.00013294438],"domain_scores_gemma":[0.99958295,0.00008790673,0.00009281382,0.00014505844,0.000022140826,0.000069120186],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015465073,0.00016721341,0.00022020077,0.00010534146,0.00021558364,0.00002898428,0.0000642308,0.000059215556,0.0000057950024],"category_scores_gemma":[0.0000012086638,0.00014517264,0.000024620473,0.00015194468,0.00028239476,0.00015869437,0.0000028332145,0.00012369487,0.0000016840254],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005368308,0.00019609713,0.00024990828,0.00062839227,0.00016193616,3.9705986e-7,0.0014867089,0.06611954,0.8338742,0.003692405,0.0000024537023,0.093534276],"study_design_scores_gemma":[0.0065667382,0.0007782681,0.00024699405,0.0019494497,0.00046284575,0.000069326976,0.00456796,0.024885202,0.95406187,0.00438044,0.0008144378,0.0012164508],"about_ca_topic_score_codex":0.0000073400624,"about_ca_topic_score_gemma":3.8598287e-7,"teacher_disagreement_score":0.23253837,"about_ca_system_score_codex":0.00003062265,"about_ca_system_score_gemma":0.00000925777,"threshold_uncertainty_score":0.59199685},"labels":[],"label_agreement":null},{"id":"W2138166675","doi":"10.1109/cicc.2000.852737","title":"A fully-integrated low phase-noise nested-loop PLL for frequency synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase-locked loop; PLL multibit; Phase noise; dBc; Voltage-controlled oscillator; Electronic engineering; Nested loop join; Bandwidth (computing); Offset (computer science); Computer science; Chip; Frequency synthesizer; Loop (graph theory); Engineering; Electrical engineering; Voltage; Telecommunications","score_opus":0.02245949928228475,"score_gpt":0.2416354015119701,"score_spread":0.21917590222968536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138166675","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37506524,0.002665849,0.54582703,0.0006608327,0.0012996164,0.0015251657,0.00027312027,0.012290519,0.060392644],"genre_scores_gemma":[0.9609611,0.0003691116,0.034288213,0.00006516407,0.00006085662,0.0004139482,0.000013057941,0.00006400642,0.0037645553],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991479,0.0000050321355,0.00022512376,0.00019394809,0.000088304005,0.0003396834],"domain_scores_gemma":[0.9994747,0.00011374457,0.000023966042,0.00030014128,0.000042359905,0.00004510563],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00004140585,0.00020468967,0.00020462956,0.0001060406,0.000062989064,0.000025967229,0.00023738766,0.00012238357,0.0009909882],"category_scores_gemma":[0.00016160197,0.00016885366,0.000069712376,0.0002227292,0.00004706513,0.0001719982,0.000018777837,0.0001135015,0.00013603196],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003549177,0.0006397799,0.00028973317,0.00038806032,0.00032429342,0.000039308623,0.00019266656,0.0035723492,0.113753974,0.010280685,0.06594485,0.8045388],"study_design_scores_gemma":[0.0023735634,0.00036077015,0.000022045095,0.00020973572,0.00011248188,0.000020866066,0.00091004994,0.3494162,0.5687629,0.0055019124,0.07105106,0.0012584061],"about_ca_topic_score_codex":0.0000056832837,"about_ca_topic_score_gemma":0.0000072484922,"teacher_disagreement_score":0.8032804,"about_ca_system_score_codex":0.00006183482,"about_ca_system_score_gemma":0.0000035131714,"threshold_uncertainty_score":0.9999222},"labels":[],"label_agreement":null},{"id":"W2138523705","doi":"10.1109/tcsi.2008.2008284","title":"Phase Noise of a Class of Ring Oscillators Having Unsaturated Outputs With Focus on Cycle-to-Cycle Correlation","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"dBc; Phase noise; Jitter; Noise (video); Ring (chemistry); Power (physics); Autoregressive model; Focus (optics); Electronic engineering; Control theory (sociology); Computer science; Physics; Mathematics; Engineering; Statistics; Optics","score_opus":0.013459372145037871,"score_gpt":0.21884953975865173,"score_spread":0.20539016761361387,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138523705","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8227929,0.00015480068,0.17491177,0.000013712641,0.00036696866,0.0003532422,0.000036079957,0.00021498928,0.0011555491],"genre_scores_gemma":[0.9996317,0.00010058877,0.000085190106,0.0000048419215,0.000011430778,0.00002899643,0.0000014678225,0.000032583786,0.00010321596],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989715,0.000022723869,0.00033641042,0.0002227792,0.00024975828,0.00019680285],"domain_scores_gemma":[0.9994588,0.000053625718,0.00008717994,0.0002660258,0.00005169516,0.00008266374],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000752297,0.00019717638,0.00031992464,0.00025120395,0.00013538713,0.0000099825675,0.00008679391,0.00012152107,0.0000033625142],"category_scores_gemma":[0.0000064399064,0.00016863816,0.00005179984,0.0003336522,0.00009817086,0.00010362361,9.539178e-7,0.00016525046,0.000001963562],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005384511,0.00013482483,0.00011048166,0.00015150824,0.00014131554,0.000010728377,0.0007312689,0.87731194,0.08183119,0.0002892488,0.00000728321,0.03922636],"study_design_scores_gemma":[0.013491783,0.005309934,0.0021540322,0.00427908,0.00040642297,0.00034344068,0.0060508093,0.35305804,0.61068153,0.00010719902,0.0019356014,0.002182103],"about_ca_topic_score_codex":0.000027899609,"about_ca_topic_score_gemma":0.000011236098,"teacher_disagreement_score":0.5288504,"about_ca_system_score_codex":0.00007392473,"about_ca_system_score_gemma":0.000016727998,"threshold_uncertainty_score":0.6876865},"labels":[],"label_agreement":null},{"id":"W2138591208","doi":"10.1109/asqed.2009.5206286","title":"Statistical model for ring oscillator phase noise variability accounting for within-die process variation","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase noise; Ring oscillator; Noise (video); Spice; Transistor; Process variation; CMOS; Electronic engineering; Voltage; Physics; Computer science; Control theory (sociology); Statistical physics; Electrical engineering; Engineering","score_opus":0.020730660357987523,"score_gpt":0.3126401768590939,"score_spread":0.29190951650110636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138591208","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05560379,0.000009799959,0.94215614,0.000046969286,0.00013898108,0.0006084382,0.000090774236,0.00082401064,0.000521082],"genre_scores_gemma":[0.6725591,0.000002359766,0.32719097,0.000033656615,0.00003988976,0.00010996925,0.000015175251,0.000013222747,0.00003569355],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991234,0.0000027121505,0.00027951231,0.00022699511,0.000099173456,0.00026823313],"domain_scores_gemma":[0.99951726,0.00014645899,0.000042394047,0.00016667787,0.00009479342,0.000032428074],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028231434,0.00014336717,0.00016425313,0.000043947664,0.000106620806,0.000036492143,0.00012391653,0.000088744004,0.000006717456],"category_scores_gemma":[0.0005201754,0.00013022881,0.00002870891,0.000065381944,0.000019096004,0.00028886716,0.0000126437135,0.00008065594,0.0000010254114],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001625387,0.0002501664,0.00012244393,0.00056056335,0.00005521685,5.534475e-7,0.00063662557,0.7739794,0.01325071,0.14895183,0.00029444625,0.061735462],"study_design_scores_gemma":[0.0007660399,0.00006433094,0.000039393548,0.000009641098,0.000019501145,3.0212018e-7,0.000039437957,0.855088,0.0040240893,0.13970003,0.00009569494,0.00015352914],"about_ca_topic_score_codex":6.061759e-7,"about_ca_topic_score_gemma":0.0000012535993,"teacher_disagreement_score":0.6169553,"about_ca_system_score_codex":0.00007572661,"about_ca_system_score_gemma":0.000020557456,"threshold_uncertainty_score":0.5310577},"labels":[],"label_agreement":null},{"id":"W2138687625","doi":"10.1109/isqed.2004.1283688","title":"An overview of substrate noise reduction techniques","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Reduction (mathematics); Noise reduction; Computer science; Substrate (aquarium); Noise (video); Mathematics; Artificial intelligence; Geology","score_opus":0.03837764512362909,"score_gpt":0.306007800716873,"score_spread":0.26763015559324393,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138687625","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9163522,0.0015009057,0.06528149,0.000060261198,0.00019348499,0.00017895021,0.0000043169844,0.0036988535,0.012729512],"genre_scores_gemma":[0.96053946,0.0014546526,0.03794112,0.0000040690607,0.000013661801,0.000008882536,0.0000021261435,0.000008021322,0.000027988846],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99972236,0.0000014047511,0.00009976441,0.00005959485,0.000043224984,0.00007362001],"domain_scores_gemma":[0.9998059,0.0000011736486,0.000012356796,0.00015647658,0.000013159374,0.00001089578],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000026295955,0.000055620803,0.000066676876,0.00004116069,0.00001075867,0.0000035486757,0.00007900143,0.00004128027,0.000024831666],"category_scores_gemma":[0.0000020224377,0.00004848924,0.000014223455,0.0000940034,0.000027915361,0.00015963073,0.0000073467295,0.00004477294,0.000003926682],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005383764,0.00009460934,0.00017392232,0.0001699231,0.000025941252,0.0000024497751,0.00009835079,0.019103799,0.72194,0.09048212,0.00016437171,0.16773914],"study_design_scores_gemma":[0.00005500218,0.000050476094,0.00021615988,0.000025611344,0.000003083953,0.0000032675491,0.00009912485,0.000085361906,0.97974586,0.018851407,0.0007950756,0.00006954859],"about_ca_topic_score_codex":0.0000097153015,"about_ca_topic_score_gemma":0.0000029030614,"teacher_disagreement_score":0.2578059,"about_ca_system_score_codex":0.00002313818,"about_ca_system_score_gemma":0.0000030113192,"threshold_uncertainty_score":0.19773339},"labels":[],"label_agreement":null},{"id":"W2138771995","doi":"10.1109/pacrim.2005.1517361","title":"Design and optimization of multi-tap DFE for high-speed backplane data communications","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada); Carleton University","funders":"","keywords":"Backplane; CMOS; Intersymbol interference; Computer science; Equalization (audio); Channel (broadcasting); Electronic engineering; Equalizer; Interference (communication); Computer hardware; Engineering; Telecommunications","score_opus":0.10425588169086292,"score_gpt":0.3109845477911377,"score_spread":0.2067286661002748,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138771995","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0003351325,0.00049188087,0.99837327,0.00013899096,0.000023234075,0.00024295777,0.000038679646,0.0002263641,0.00012949157],"genre_scores_gemma":[0.14857326,0.0010130582,0.850136,0.000010087733,0.000005831954,0.000013654978,0.00014221692,0.000008111488,0.00009781329],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997166,0.0000033074336,0.000115721916,0.00007081836,0.000026554317,0.000067041045],"domain_scores_gemma":[0.99927884,0.00008455046,0.000018823977,0.000589983,0.000018280381,0.000009523181],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006202521,0.000051550283,0.00007159302,0.000030740284,0.000030732997,0.0000059032654,0.00032284693,0.000035852296,0.0000175148],"category_scores_gemma":[0.000028728758,0.000046973615,0.0000037221132,0.000043613036,0.00004270216,0.00015793367,0.0001295546,0.000032116222,0.0000015374551],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003578966,0.000033841454,0.000026680516,0.000020097623,0.000023156565,3.3053293e-8,0.000022141738,0.9607703,0.0017541262,0.0017734142,0.0012251656,0.034347452],"study_design_scores_gemma":[0.00030664532,0.00001436161,0.000018404458,0.0000051756074,0.000010778587,5.002085e-7,0.00004307953,0.9895738,0.0066154744,0.00006891921,0.0032848474,0.000058045905],"about_ca_topic_score_codex":0.000002669169,"about_ca_topic_score_gemma":0.000006509546,"teacher_disagreement_score":0.14823812,"about_ca_system_score_codex":0.000008401915,"about_ca_system_score_gemma":0.0000022290285,"threshold_uncertainty_score":0.19155285},"labels":[],"label_agreement":null},{"id":"W2139005104","doi":"10.1109/pacrim.1989.48378","title":"Systolic array implementation of a low frequency digital oscillator","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Lossless compression; Multiplier (economics); Computer science; Systolic array; Very-large-scale integration; Variable-frequency oscillator; Electronic engineering; Arithmetic; Algorithm; Mathematics; Telecommunications; Local oscillator; Engineering; Data compression; Embedded system; Radio frequency","score_opus":0.006369359817696128,"score_gpt":0.23518563206088655,"score_spread":0.22881627224319043,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139005104","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8296573,0.00021965693,0.111457355,0.0000127020085,0.0002697079,0.00017818616,0.000026969965,0.0006974969,0.057480577],"genre_scores_gemma":[0.9947689,0.000024566332,0.00509725,0.000004872281,0.0000054209913,0.000010202012,0.0000030400108,0.000008862628,0.00007687424],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99960893,0.0000018268485,0.00014135451,0.00006422522,0.00006693288,0.0001167242],"domain_scores_gemma":[0.999827,0.000008402374,0.000018024806,0.00011802584,0.000014283318,0.000014263692],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000019465046,0.0000670013,0.00007902872,0.000045150184,0.000013342777,0.000009220038,0.00005835227,0.00002722265,0.00015457983],"category_scores_gemma":[0.000014268353,0.00005835997,0.000020290912,0.00010256443,0.000020374451,0.0001600089,0.0000050884482,0.000031855692,0.000018145918],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004343726,0.00012968526,0.12957558,0.00086738187,0.00035475282,0.000009458706,0.00094683317,0.0031780333,0.319749,0.404428,0.003593523,0.13716342],"study_design_scores_gemma":[0.0006771281,0.00010438642,0.0014874595,0.0000412228,0.000012283764,0.000011413183,0.0042370176,0.00012906674,0.96093035,0.019863293,0.012089111,0.0004172862],"about_ca_topic_score_codex":0.0000030507729,"about_ca_topic_score_gemma":0.000004397543,"teacher_disagreement_score":0.64118135,"about_ca_system_score_codex":0.000029010378,"about_ca_system_score_gemma":0.0000061470228,"threshold_uncertainty_score":0.23798504},"labels":[],"label_agreement":null},{"id":"W2139147932","doi":"10.1109/ccece.2004.1347726","title":"On the design of low power MCML based ring oscillators","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Jitter; Current-mode logic; Ring (chemistry); Oscillation (cell signaling); Power (physics); Dissipation; Voltage-controlled oscillator; Ring oscillator; Electronic engineering; Computer science; Physics; Control theory (sociology); Logic gate; Electrical engineering; Engineering; Voltage; CMOS; Chemistry","score_opus":0.013249488932200484,"score_gpt":0.20704260918981704,"score_spread":0.19379312025761655,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139147932","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17231937,0.000051718314,0.8135721,0.0001385305,0.00016570916,0.00014028526,0.0000013955157,0.0005807181,0.013030188],"genre_scores_gemma":[0.990396,0.0000077912755,0.0094522275,0.00008581179,0.0000032661414,0.000006698069,1.4182922e-7,0.0000099376575,0.000038092763],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99966323,0.000003263833,0.00008313165,0.000060289232,0.00008097709,0.00010909964],"domain_scores_gemma":[0.9997109,0.000073169074,0.0000109907,0.00018737021,0.000008224936,0.000009304148],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000056776382,0.00007078972,0.00006282306,0.00003766097,0.000025043255,0.0000043483446,0.00012408463,0.000033448512,0.00011073634],"category_scores_gemma":[0.000042947344,0.000042876334,0.000019654486,0.00009766913,0.000035065314,0.000029889445,0.000014132293,0.00006784114,0.000021834623],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000035709015,0.000014121325,0.000041310544,0.000009576765,0.000011906601,0.0000011359487,0.000023546312,0.9535375,0.0041567036,0.041110832,0.000296276,0.00079352304],"study_design_scores_gemma":[0.0005993751,0.00016968457,0.00022286092,0.00012062918,0.0000060656344,7.5442375e-7,0.0002726562,0.03130092,0.9363712,0.02955518,0.0011152307,0.00026543028],"about_ca_topic_score_codex":0.0000012316792,"about_ca_topic_score_gemma":3.9503544e-7,"teacher_disagreement_score":0.9322145,"about_ca_system_score_codex":0.000031724663,"about_ca_system_score_gemma":0.000005026756,"threshold_uncertainty_score":0.17484461},"labels":[],"label_agreement":null},{"id":"W2139463433","doi":"10.1049/el:20030637","title":"Open-loop phase-locking scheme for signal synchronisation","year":2003,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Phase-locked loop; Loop (graph theory); Control theory (sociology); Delay-locked loop; SIGNAL (programming language); Open-loop controller; Phase (matter); Scheme (mathematics); Feedback loop; Loop gain; Computer science; Transistor; Electronic engineering; Engineering; Physics; Closed loop; Mathematics; Control (management); Phase noise; Voltage; Electrical engineering","score_opus":0.019035315929562268,"score_gpt":0.2798300866735384,"score_spread":0.26079477074397617,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139463433","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2310913,0.001505994,0.7640676,0.00056100864,0.0002766236,0.00059020385,0.0000065513814,0.00061984087,0.0012808897],"genre_scores_gemma":[0.9709208,0.000118489166,0.027992105,0.0005472547,0.0000535772,0.00019038998,0.000025821242,0.00005206129,0.00009948409],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999114,0.000008721161,0.0001567587,0.00018259791,0.00008863668,0.00044931995],"domain_scores_gemma":[0.9997091,0.000040840267,0.00003253099,0.00018029717,0.000014630847,0.000022566312],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013447691,0.00014394191,0.00012975092,0.000058425703,0.00011634982,0.00006568753,0.00029951875,0.00005860527,0.000041629726],"category_scores_gemma":[0.000027721075,0.0001548235,0.000035604022,0.00012578802,0.000026959811,0.00022794431,0.000028843036,0.00017588792,0.00000964357],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001948165,0.000074086405,0.00006874424,0.000064351756,0.00015162748,0.0000031825539,0.00006129631,0.01698765,0.8732775,0.051899113,0.014301072,0.043091923],"study_design_scores_gemma":[0.0023272187,0.00022106302,0.0000021825124,0.000025746764,0.000023917739,0.0000074164973,0.00005436551,0.031969972,0.6074626,0.004925968,0.35252097,0.00045857707],"about_ca_topic_score_codex":5.975583e-7,"about_ca_topic_score_gemma":0.0000024405526,"teacher_disagreement_score":0.7398295,"about_ca_system_score_codex":0.00026079058,"about_ca_system_score_gemma":0.00002517396,"threshold_uncertainty_score":0.6313519},"labels":[],"label_agreement":null},{"id":"W2139633077","doi":"10.1109/apccas.2010.5774871","title":"Jitter generation and capture using phase-domain sigma-delta encoding","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Phase-locked loop; Delta-sigma modulation; Computer science; Electronic engineering; Sampling (signal processing); Time domain; SIGNAL (programming language); Filter (signal processing); Engineering; CMOS","score_opus":0.023422729444076574,"score_gpt":0.2698897644195866,"score_spread":0.24646703497551004,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139633077","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7813191,0.00007312431,0.21584837,0.000049596998,0.0003212201,0.00005344659,0.0000026322816,0.00033308245,0.0019994297],"genre_scores_gemma":[0.94004035,0.000019485991,0.05968595,0.000052355073,0.00011070846,0.0000039438937,0.000004788382,0.0000127209005,0.000069729],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996373,0.0000022188685,0.00008536272,0.000100789985,0.000049790164,0.00012451563],"domain_scores_gemma":[0.99983776,0.000008244172,0.000010170557,0.00011533411,0.000008990804,0.000019489373],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000042386684,0.00008506184,0.00006665179,0.00004427017,0.00006052067,0.000028431275,0.000053328575,0.00007967933,0.000081435275],"category_scores_gemma":[0.00001017824,0.00007263317,0.0000103229895,0.00004972415,0.00003082709,0.00015559669,0.000026947226,0.00015106835,0.0000021445112],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.689421e-7,0.0000066403,0.00020682749,0.000007873216,0.000008571406,0.0000025283127,0.000093336304,0.0012220477,0.9846094,0.0024722798,0.00051689264,0.01085262],"study_design_scores_gemma":[0.0009453119,0.000043541975,0.000038874685,0.000013992893,0.0000187629,0.000040799307,0.00059593475,0.5877941,0.37827918,0.0034409415,0.028308865,0.00047965048],"about_ca_topic_score_codex":0.000004405662,"about_ca_topic_score_gemma":0.000027106376,"teacher_disagreement_score":0.6063302,"about_ca_system_score_codex":0.0000112742055,"about_ca_system_score_gemma":0.0000021328065,"threshold_uncertainty_score":0.29618946},"labels":[],"label_agreement":null},{"id":"W2139828250","doi":"10.1109/cicc.2007.4405790","title":"A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; CMOS; Frequency synthesizer; Phase noise; Bandwidth (computing); Computer science; Electronic engineering; Phase frequency detector; Direct digital synthesizer; Detector; Phase detector; Engineering; Electrical engineering; Telecommunications; Voltage","score_opus":0.020573144515395828,"score_gpt":0.24914252607088147,"score_spread":0.22856938155548565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139828250","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6337465,0.00026666542,0.29324195,0.00013788103,0.00033753936,0.00030435348,0.000010110164,0.002448809,0.06950615],"genre_scores_gemma":[0.96063477,0.000013163756,0.03908386,0.0001043423,0.000019549028,0.000014038435,0.0000033809222,0.000018925595,0.00010799892],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99916685,0.0000037727602,0.00022705334,0.00014699892,0.00011126823,0.00034404555],"domain_scores_gemma":[0.9995882,0.00008620421,0.000016044667,0.00025994715,0.000015749556,0.000033856235],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001501835,0.00014119319,0.00015122122,0.00013350858,0.000028190829,0.000009262609,0.00019614743,0.000095971176,0.00035768433],"category_scores_gemma":[0.00006538558,0.00012673723,0.000031532563,0.00023527643,0.0000868048,0.00009669399,0.000026026504,0.00017459753,0.0000760945],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017146571,0.0013320947,0.14405397,0.0013611495,0.00019754845,0.0007952669,0.0005723376,0.06805167,0.09404251,0.26347136,0.007712979,0.41823763],"study_design_scores_gemma":[0.0038769965,0.00028020836,0.09814648,0.00055994274,0.000035657446,0.00001798148,0.0013722662,0.09683685,0.62076,0.15903161,0.01622626,0.0028556956],"about_ca_topic_score_codex":0.000039541894,"about_ca_topic_score_gemma":0.000295858,"teacher_disagreement_score":0.52671754,"about_ca_system_score_codex":0.00010300664,"about_ca_system_score_gemma":0.0000074983777,"threshold_uncertainty_score":0.5168194},"labels":[],"label_agreement":null},{"id":"W2139926781","doi":"10.1109/ccece.1999.807247","title":"Optimizing CMOS transconductors for low power and wideband operation","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"CMOS; Transconductance; Dissipation; Bandwidth (computing); Wideband; Electrical engineering; Spice; Electronic engineering; Transistor; Low-power electronics; Integrated circuit design; Power (physics); Engineering; Physics; Power consumption; Voltage; Telecommunications","score_opus":0.01217666000553357,"score_gpt":0.2295662588824239,"score_spread":0.21738959887689033,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139926781","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26984596,0.0010460692,0.7183229,0.000053262913,0.0003063314,0.0002876621,0.0000037641432,0.0005164493,0.00961762],"genre_scores_gemma":[0.953632,0.00018655306,0.04582945,0.000028720562,0.0000045848446,0.000025010715,0.0000016156092,0.000011684764,0.00028039835],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99971396,0.000001833249,0.00007526072,0.00007884341,0.00002580938,0.00010431214],"domain_scores_gemma":[0.9998931,0.000016577798,0.000004252158,0.00006373109,0.000008046184,0.000014244233],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000032602107,0.000067375906,0.00006438727,0.000025010613,0.000039139995,0.00001753372,0.000028243994,0.00003972924,0.000059687318],"category_scores_gemma":[0.000016430362,0.00005650036,0.000012632069,0.000028875285,0.000017689166,0.0001477163,0.0000025377117,0.000034309982,0.0000013686157],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039064853,0.00012570854,0.001506382,0.00051609427,0.00034120138,0.0000062050485,0.0033976608,0.16260518,0.51758385,0.22899722,0.011265703,0.07361572],"study_design_scores_gemma":[0.0013964896,0.0001401916,0.000044099128,0.000031729534,0.000019562582,0.0000073860165,0.0014612513,0.014106424,0.9048358,0.0041155457,0.07335413,0.00048736072],"about_ca_topic_score_codex":3.5210127e-7,"about_ca_topic_score_gemma":0.0000018958522,"teacher_disagreement_score":0.68378603,"about_ca_system_score_codex":0.000009799216,"about_ca_system_score_gemma":0.0000021157484,"threshold_uncertainty_score":0.23040178},"labels":[],"label_agreement":null},{"id":"W2139949799","doi":"10.1109/icassp.1989.266883","title":"Separation of close sinusoids by cross-coupled phase locked loop","year":2003,"lang":"en","type":"article","venue":"International Conference on Acoustics, Speech, and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Demodulation; Phase-locked loop; Phase (matter); Synchronization (alternating current); Loop (graph theory); Amplitude; Symbol (formal); Sine; Phase synchronization; Noise (video); Ranging; Interval (graph theory); Phase detector; Physics; Control theory (sociology); Computer science; Algorithm; Topology (electrical circuits); Mathematics; Telecommunications; Artificial intelligence; Control (management); Optics; Combinatorics; Voltage","score_opus":0.025302728348805828,"score_gpt":0.3342269551405209,"score_spread":0.3089242267917151,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139949799","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59083635,0.00035957046,0.3967952,0.0000428293,0.0003056341,0.00013458868,0.000065961394,0.00021754944,0.011242333],"genre_scores_gemma":[0.99545246,0.00019411108,0.0037038545,0.000038688428,0.00003929037,0.000007848277,0.000032605727,0.00001754811,0.00051360927],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99901557,0.00000829803,0.00031981457,0.00021109763,0.0002717148,0.00017350163],"domain_scores_gemma":[0.99946517,0.000035569818,0.000099801415,0.000090144706,0.00026733626,0.0000420082],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010955282,0.00017745073,0.00017584873,0.000104264946,0.00007620353,0.00011434426,0.00016849277,0.00010560527,0.0001758438],"category_scores_gemma":[0.000088737295,0.00017209249,0.00002545352,0.00008207201,0.0001745347,0.00026329022,0.00002022744,0.00018498162,0.000005695821],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015664518,0.00035460255,0.0006078239,0.00021832954,0.00010207948,0.000021371385,0.00023905314,0.0091006765,0.7868279,0.020771917,0.0007118635,0.18088768],"study_design_scores_gemma":[0.0017351985,0.00025136635,0.000037988302,0.00020007922,0.0000287193,0.000015794945,0.0004442367,0.7706704,0.20045167,0.0247695,0.0009922334,0.00040278767],"about_ca_topic_score_codex":0.0000026596747,"about_ca_topic_score_gemma":8.276632e-7,"teacher_disagreement_score":0.76156974,"about_ca_system_score_codex":0.00004983618,"about_ca_system_score_gemma":0.000038939677,"threshold_uncertainty_score":0.70177287},"labels":[],"label_agreement":null},{"id":"W2140011013","doi":"10.1109/iscas.2004.1329016","title":"Improving the acquisition time of a PLL-based, integer-N frequency synthesizer","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Settling time; Frequency synthesizer; Integer (computer science); Computer science; Frequency divider; Bottleneck; Electronic engineering; Process (computing); CMOS; Engineering; Jitter; Embedded system; Step response","score_opus":0.005494536618601378,"score_gpt":0.19675103017661885,"score_spread":0.19125649355801747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140011013","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2722114,0.00044605992,0.7122724,0.00036841494,0.0001839605,0.00025261485,0.000010940953,0.0014004365,0.012853748],"genre_scores_gemma":[0.98743474,0.000010234126,0.012385399,0.00005872149,0.00001575199,0.000017522576,0.0000016475711,0.00001252726,0.00006343182],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995757,0.0000036388901,0.00013556899,0.00007744469,0.00008027183,0.00012741698],"domain_scores_gemma":[0.9996843,0.000042013133,0.000024142828,0.00022064813,0.000018715218,0.000010197732],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006205414,0.00008481685,0.00008558742,0.00004290753,0.000031311116,0.000007680167,0.00016717082,0.00005009359,0.00016713534],"category_scores_gemma":[0.000035120895,0.000054309512,0.00003418392,0.000102614205,0.00006476158,0.000089074434,0.000023773116,0.000083798615,0.000054324086],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002144976,0.0001334601,0.00030118597,0.00026641475,0.00012919569,0.000013148825,0.00034911104,0.17191353,0.6850859,0.04977309,0.00052078033,0.091492735],"study_design_scores_gemma":[0.00046047743,0.000103537386,0.00021510496,0.00011799273,0.000026979666,0.000004903087,0.0003607955,0.022485908,0.95212275,0.023568342,0.00026270153,0.00027048445],"about_ca_topic_score_codex":0.000021588554,"about_ca_topic_score_gemma":0.000002389474,"teacher_disagreement_score":0.7152234,"about_ca_system_score_codex":0.00005336937,"about_ca_system_score_gemma":0.000009722129,"threshold_uncertainty_score":0.22146776},"labels":[],"label_agreement":null},{"id":"W2140080294","doi":"10.1109/newcas.2007.4487967","title":"Frequency of oscillation for a multi-band voltage controlled ring oscillator","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage-controlled oscillator; Ring oscillator; Electrical engineering; CMOS; Oscillation (cell signaling); Ring (chemistry); Voltage; Chip; Frequency band; Physics; Automatic frequency control; Power (physics); Optoelectronics; Engineering; Chemistry","score_opus":0.024907383723813386,"score_gpt":0.2803823905596171,"score_spread":0.2554750068358037,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140080294","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23137258,0.0002500678,0.76332676,0.0000046835935,0.00020348471,0.0003616083,0.0000067455894,0.0003860863,0.0040880046],"genre_scores_gemma":[0.9338471,0.000022670374,0.06576703,0.000006981497,0.00002577285,0.000020555692,0.00000207109,0.000013737599,0.00029403172],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993765,0.0000013251541,0.00026895685,0.000093972056,0.000073283496,0.0001860061],"domain_scores_gemma":[0.99968004,0.000086782755,0.000041047333,0.00012581638,0.00004557732,0.000020716803],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017598708,0.00009490769,0.0001970885,0.00009500339,0.000032437558,0.0000052623536,0.00007698045,0.00007179096,0.00001978112],"category_scores_gemma":[0.00011814892,0.00007840178,0.000053622814,0.00009125181,0.00002911859,0.000084884625,0.000009512061,0.000045490255,0.0000024270223],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014326566,0.00008417275,0.033069547,0.00030774422,0.0002482922,0.000003160428,0.00027904686,0.008472941,0.87829155,0.039162703,0.00031741423,0.039620157],"study_design_scores_gemma":[0.019236669,0.00019130284,0.007652623,0.00008889321,0.00007080804,0.0000030764638,0.0008093475,0.17115639,0.78545314,0.008652219,0.005951161,0.00073434267],"about_ca_topic_score_codex":0.0000054352927,"about_ca_topic_score_gemma":0.000034591623,"teacher_disagreement_score":0.7024746,"about_ca_system_score_codex":0.000036561058,"about_ca_system_score_gemma":0.0000036344957,"threshold_uncertainty_score":0.3197132},"labels":[],"label_agreement":null},{"id":"W2140156237","doi":"10.1109/iscas.1997.612762","title":"Novel realizability conditions for the exact design of second-order Bode-type variable-amplitude digital equalizers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Realizability; Control theory (sociology); Amplitude; Transfer function; Bode plot; Variable (mathematics); Multiplier (economics); Mathematics; Frequency domain; Computer science; Algorithm; Mathematical analysis; Engineering; Physics; Artificial intelligence","score_opus":0.0652358489366933,"score_gpt":0.28087498638195274,"score_spread":0.21563913744525942,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140156237","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011086344,0.0001548001,0.98858345,0.000049240833,0.00018826022,0.00041489385,0.00020171319,0.00041560197,0.008883436],"genre_scores_gemma":[0.9392193,0.00007996856,0.059141017,0.00005442506,0.000019844842,0.000102220096,0.000026612155,0.000027060545,0.0013295594],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99931365,0.000004794371,0.00024015328,0.00013994779,0.000086634056,0.00021483065],"domain_scores_gemma":[0.99891794,0.0005904163,0.000034492008,0.00035678272,0.00007855789,0.000021825821],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00011024718,0.00012743649,0.0001506265,0.00003518037,0.00007652538,0.000028654298,0.00021993583,0.00007526015,0.0010277105],"category_scores_gemma":[0.00023905895,0.00009067904,0.00003711892,0.00020657064,0.000114767194,0.00020294085,0.000037614438,0.00007922051,0.000008825063],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006348957,0.00061981234,0.0006056815,0.00046122918,0.0008749468,9.668217e-7,0.0004368984,0.63118976,0.053422004,0.23859222,0.057494115,0.016238872],"study_design_scores_gemma":[0.0026772444,0.0005433245,0.0006651226,0.00006827633,0.00015697992,0.000017481489,0.0016667398,0.7294473,0.019026192,0.10134099,0.14323553,0.0011548171],"about_ca_topic_score_codex":0.0000061178303,"about_ca_topic_score_gemma":0.0000022359088,"teacher_disagreement_score":0.93811065,"about_ca_system_score_codex":0.00003480505,"about_ca_system_score_gemma":0.000007264754,"threshold_uncertainty_score":0.9998855},"labels":[],"label_agreement":null},{"id":"W2140609219","doi":"10.1109/cicc.2002.1012770","title":"A deep sub-micron timing measurement circuit using a single-stage Vernier delay line","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Vernier scale; Jitter; CMOS; Static timing analysis; Electronic engineering; Computer science; Chip; Electronic circuit; Electrical engineering; Engineering; Optics; Physics; Telecommunications","score_opus":0.09762548343966822,"score_gpt":0.25040937140691094,"score_spread":0.15278388796724274,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140609219","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13921867,0.0011012603,0.84828275,0.0000072893413,0.0003189874,0.00015628754,0.0000017395791,0.000835841,0.010077135],"genre_scores_gemma":[0.9777501,0.00005668988,0.021905016,0.0000411416,0.000024398074,0.000010175903,0.0000016049353,0.00004398114,0.00016687626],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989256,0.000011909187,0.0002376801,0.00020162645,0.00024167598,0.00038149065],"domain_scores_gemma":[0.99958354,0.0000145037775,0.000031971456,0.0002717155,0.000054113167,0.000044176384],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001710981,0.00020069571,0.00016659318,0.00009616284,0.00008123295,0.000031733536,0.000133926,0.00009823799,0.00015013952],"category_scores_gemma":[0.00008406076,0.0001923169,0.000047227557,0.0001799679,0.00003513207,0.00014800689,0.000033596447,0.0001593669,0.00003336483],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000055233154,0.00010402653,0.0004535041,0.00010989024,0.00013199808,0.000037289563,0.00017910266,0.19599287,0.766044,0.003047783,0.00013777996,0.033756234],"study_design_scores_gemma":[0.000653386,0.00007857537,0.000015624799,0.00008785263,0.000049732305,0.00002856633,0.0004679869,0.092389666,0.87147224,0.0012238398,0.032885563,0.00064695976],"about_ca_topic_score_codex":0.0000043436385,"about_ca_topic_score_gemma":0.000024056415,"teacher_disagreement_score":0.83853143,"about_ca_system_score_codex":0.0003847219,"about_ca_system_score_gemma":0.000012662279,"threshold_uncertainty_score":0.78424555},"labels":[],"label_agreement":null},{"id":"W2140745231","doi":"10.1109/iscas.1999.780628","title":"Continuous-time adaptive-analog coaxial cable equalizer in 0.5 μm CMOS","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Intersymbol interference; Coaxial cable; Electronic engineering; Adaptive equalizer; Electrical engineering; Filter (signal processing); Coaxial; Chip; Computer science; Dissipation; Engineering; Equalizer; Physics","score_opus":0.01243859608550406,"score_gpt":0.2162137668921741,"score_spread":0.20377517080667001,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140745231","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13884768,0.0010799973,0.18669258,0.00007030221,0.00067145994,0.0005486357,0.00001921359,0.0026742278,0.6693959],"genre_scores_gemma":[0.9787786,0.00006595614,0.012837546,0.000056819463,0.000015234487,0.00003080341,0.0000031886925,0.000025397407,0.008186434],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992114,0.000015678808,0.00020419086,0.00015174906,0.000098101584,0.00031893456],"domain_scores_gemma":[0.9997072,0.000040171937,0.000013801354,0.00019504412,0.00001584535,0.000027898808],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00010777764,0.00014193634,0.00020998681,0.00008612079,0.000026598627,0.000013161274,0.00013112203,0.000098554825,0.0014249036],"category_scores_gemma":[0.000062159015,0.00012798703,0.00003134919,0.00016895299,0.000045048073,0.0001261828,0.000026869775,0.00014636177,0.0002852349],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010079326,0.00050214515,0.022022748,0.00013808887,0.00048899703,0.00026752258,0.0007268904,0.28451276,0.035609983,0.50208455,0.085823424,0.06772211],"study_design_scores_gemma":[0.0058093197,0.00057079,0.001072683,0.00014129418,0.00006932308,0.000042784817,0.0032933927,0.11837103,0.17735384,0.051564086,0.6389342,0.0027772272],"about_ca_topic_score_codex":0.000041051677,"about_ca_topic_score_gemma":0.000041683685,"teacher_disagreement_score":0.83993095,"about_ca_system_score_codex":0.00006169202,"about_ca_system_score_gemma":0.000008331717,"threshold_uncertainty_score":0.99948794},"labels":[],"label_agreement":null},{"id":"W2141307547","doi":"10.1109/iwsoc.2005.1","title":"10 GBPS over copper lines - state of the art in VLSI","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Very-large-scale integration; CMOS; Computer science; PHY; Computer architecture; State (computer science); Electronic engineering; Embedded system; Telecommunications; Engineering; Physical layer","score_opus":0.008014998329314165,"score_gpt":0.22663799204958232,"score_spread":0.21862299372026817,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141307547","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90852845,0.00035188432,0.0012421393,0.00042970097,0.00016483372,0.00013913708,0.000007822208,0.00040556028,0.08873051],"genre_scores_gemma":[0.9752862,0.00009476358,0.0018136872,0.000046135392,0.000014326925,0.000005573711,5.586563e-7,0.000007721351,0.022731049],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996931,0.000002018679,0.00010880092,0.00004696648,0.000053999236,0.000095093346],"domain_scores_gemma":[0.9998228,0.000011874667,0.000009749827,0.00014342621,0.000006682987,0.0000054808415],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00002504333,0.000052696647,0.00006280478,0.000027547027,0.0000073461774,0.0000027317344,0.00010687671,0.000022261995,0.0005069135],"category_scores_gemma":[0.000013513106,0.000032849013,0.000015867607,0.000090448455,0.000029060619,0.0000659626,0.000041766216,0.00006179143,0.00008675941],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020671894,0.00012230477,0.013740524,0.00008626652,0.000062317326,0.000002811573,0.00027324262,0.3824783,0.01659571,0.0025953064,0.16856255,0.41546002],"study_design_scores_gemma":[0.00036059765,0.000021514907,0.007092058,0.000034025332,0.0000033725448,9.41689e-7,0.00005387114,0.019353816,0.12612759,0.0012776217,0.8455139,0.00016071973],"about_ca_topic_score_codex":0.0000018087941,"about_ca_topic_score_gemma":0.00007422755,"teacher_disagreement_score":0.67695135,"about_ca_system_score_codex":0.000016589405,"about_ca_system_score_gemma":0.0000020877922,"threshold_uncertainty_score":0.55503476},"labels":[],"label_agreement":null},{"id":"W2141416907","doi":"10.1109/cicc.2006.320964","title":"A 70-GHz Effective Sampling Rate On-Chip Oscilloscope with Time-Domain Digitization","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Chip; Oscilloscope; Undersampling; Computer science; CMOS; System on a chip; Time domain; Electronic engineering; Computer hardware; Embedded system; Engineering; Detector; Telecommunications","score_opus":0.005644380376085191,"score_gpt":0.21067984563343392,"score_spread":0.20503546525734873,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141416907","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43493938,0.00004521701,0.4938195,0.000044132634,0.00008881897,0.0003629922,0.000008796518,0.0017705711,0.0689206],"genre_scores_gemma":[0.98255205,0.000010904262,0.016235761,0.00004007696,0.000047326503,0.000062804815,0.000024956553,0.00003588654,0.0009902287],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99943125,0.000008794661,0.0001082564,0.00016008742,0.00008914625,0.0002024777],"domain_scores_gemma":[0.9997033,0.00008186753,0.000019326515,0.00016049562,0.000018084298,0.00001692582],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000053768985,0.00014943785,0.00012349973,0.00007873439,0.00006405561,0.000033570974,0.00008400017,0.00005020366,0.000039616945],"category_scores_gemma":[0.000016502025,0.00011218077,0.000017182489,0.0002004205,0.00004105658,0.0001318709,0.000019877538,0.00009354893,0.00010596072],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011395162,0.00012997232,0.003554091,0.00010608838,0.00014628915,0.000025166779,0.0000805305,0.8746355,0.040310666,0.030618912,0.0035249696,0.046753854],"study_design_scores_gemma":[0.0060338383,0.0020004571,0.021796275,0.0008200019,0.00010479521,0.000027174607,0.00059093616,0.0931256,0.67661875,0.1317744,0.063817695,0.0032900926],"about_ca_topic_score_codex":0.0000074655604,"about_ca_topic_score_gemma":0.0000097600205,"teacher_disagreement_score":0.78150994,"about_ca_system_score_codex":0.000072147726,"about_ca_system_score_gemma":0.0000036750878,"threshold_uncertainty_score":0.4574599},"labels":[],"label_agreement":null},{"id":"W2141641598","doi":"10.1109/cicc.1999.777288","title":"A 1.25 GHz 0.35 μm monolithic CMOS PLL clock generator for data communications","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; CMOS; Clock generator; Ring oscillator; PLL multibit; Voltage-controlled oscillator; Electrical engineering; Charge pump; Phase frequency detector; Chip; Voltage; Electronic engineering; Phase detector; Engineering; Electronic circuit; Phase noise; Clock signal; Capacitor","score_opus":0.11210294395069123,"score_gpt":0.31979107818484814,"score_spread":0.2076881342341569,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141641598","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01076265,0.00763363,0.93673843,0.0007015527,0.00062107877,0.00092822214,0.00029358894,0.0032324411,0.03908841],"genre_scores_gemma":[0.44484165,0.0016843776,0.55095714,0.00020134902,0.00003870148,0.00023733168,0.00015645425,0.000050219944,0.001832733],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993728,0.000010017372,0.00017951963,0.00016497298,0.00005764364,0.00021509061],"domain_scores_gemma":[0.99777657,0.00007323912,0.000019144587,0.0020763678,0.000024840685,0.000029837724],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000100389196,0.00011633687,0.00011740692,0.00004368504,0.00011342477,0.000023631375,0.00096363906,0.00008361517,0.000039330444],"category_scores_gemma":[0.00012448023,0.00010588812,0.000021506841,0.00012055454,0.000051915602,0.0001714944,0.00023161859,0.0001296187,0.000033226617],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008127844,0.0002528079,0.0016274013,0.00020339862,0.0003761177,0.0000019902545,0.00021179138,0.0061602695,0.008546466,0.70777994,0.18385147,0.09098022],"study_design_scores_gemma":[0.00027062395,0.000019375524,0.000014006562,0.000009674534,0.00001670793,0.0000022758759,0.00019568138,0.11216357,0.009155976,0.005595687,0.87236166,0.00019475618],"about_ca_topic_score_codex":0.000005226775,"about_ca_topic_score_gemma":0.00002858702,"teacher_disagreement_score":0.70218426,"about_ca_system_score_codex":0.000032884724,"about_ca_system_score_gemma":0.000013550126,"threshold_uncertainty_score":0.4317992},"labels":[],"label_agreement":null},{"id":"W2141748849","doi":"10.1109/mwscas.2005.1594478","title":"An efficient design &amp;amp; verification workflow for evaluating the proper operation of clock and data recovery systems","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Verilog; Computer science; Workflow; Consistency (knowledge bases); MATLAB; Stability (learning theory); Convergence (economics); Synchronization (alternating current); Real-time computing; Reliability engineering; Embedded system; Field-programmable gate array; Operating system; Database; Engineering","score_opus":0.16793373699986694,"score_gpt":0.3691246192380042,"score_spread":0.20119088223813728,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141748849","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07556983,0.0007577043,0.9225723,0.000055248456,0.00011734747,0.00067572715,0.000012367654,0.00014924824,0.00009021388],"genre_scores_gemma":[0.73006004,0.000094650124,0.26947093,0.000007727387,0.000044238695,0.000099278775,0.00005647789,0.000011665262,0.00015498126],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994525,0.00002444882,0.0001851898,0.0001512073,0.00009236912,0.00009430753],"domain_scores_gemma":[0.9993058,0.00006996749,0.00003226002,0.0005405015,0.000041292027,0.00001022052],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005780741,0.0000708918,0.000077669756,0.000025626747,0.00007469915,0.000042150292,0.0002116775,0.00004057914,0.000006546045],"category_scores_gemma":[0.00010163794,0.00004542568,0.000006734274,0.000057337656,0.000030134877,0.00019922905,0.000034496457,0.000042450683,0.0000051016323],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012733099,0.00001430076,0.000014133417,0.000030317664,0.000010686256,4.4823567e-9,0.00007217319,0.90781444,0.013960385,0.00053688354,0.0004334576,0.07710048],"study_design_scores_gemma":[0.00012312457,0.000049239046,0.000023047312,0.000023282533,0.000013227147,6.8405836e-7,0.00014197377,0.9915638,0.002825466,0.000036461213,0.005129781,0.00006989681],"about_ca_topic_score_codex":0.0000029867301,"about_ca_topic_score_gemma":0.000006989648,"teacher_disagreement_score":0.65449023,"about_ca_system_score_codex":0.00002779738,"about_ca_system_score_gemma":0.000008477471,"threshold_uncertainty_score":0.18524055},"labels":[],"label_agreement":null},{"id":"W2141761864","doi":"10.1109/icics.2009.5397646","title":"Design and optimization of edge equalizer for high-speed electrical backplane","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Equalizer; Computer science; Electronic engineering; Enhanced Data Rates for GSM Evolution; Transmission (telecommunications); Engineering; Telecommunications; Computer hardware","score_opus":0.021624061554615125,"score_gpt":0.252610722329793,"score_spread":0.23098666077517785,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141761864","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016958821,0.00016367965,0.9970808,0.00004107391,0.00003082979,0.0001483144,0.000001311518,0.00023714392,0.0006009364],"genre_scores_gemma":[0.44618422,0.00017318744,0.55344075,0.000019969462,0.000009894777,0.0000038112034,0.000006230051,0.0000061766887,0.00015572863],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997121,0.000002834115,0.00009669478,0.000060403712,0.000034133645,0.00009381653],"domain_scores_gemma":[0.99985456,0.00004865204,0.000011567818,0.000059780567,0.000014783303,0.000010629256],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003724981,0.00005473888,0.000085837615,0.00004008961,0.000012721103,0.0000042734578,0.000042028416,0.000047638252,0.000019536348],"category_scores_gemma":[0.00002055353,0.000046015375,0.000007042005,0.000069034046,0.000011196717,0.000050504783,0.0000047064777,0.000025863685,6.6749647e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031781026,0.00002408462,0.000010728732,0.000018887471,0.00001698499,3.7542372e-7,0.00001648388,0.89827347,0.012944728,0.033276115,0.0025123074,0.05287405],"study_design_scores_gemma":[0.0005556903,0.00031818976,0.00004212503,0.000006714787,0.000011632469,0.0000014313772,0.000009571955,0.8573939,0.13144681,0.009456634,0.00062867644,0.00012859785],"about_ca_topic_score_codex":3.1856686e-7,"about_ca_topic_score_gemma":3.495191e-8,"teacher_disagreement_score":0.44448835,"about_ca_system_score_codex":0.00000911855,"about_ca_system_score_gemma":0.0000017373957,"threshold_uncertainty_score":0.18764526},"labels":[],"label_agreement":null},{"id":"W2142284442","doi":"10.1109/ccece.2005.1557056","title":"Amulti-level phase/frequency detector for clock and data recoveryapplications","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Detector; Phase frequency detector; Phase detector; Phase-locked loop; Computer science; Electronic engineering; Phase (matter); Frequency drift; Physics; Electrical engineering; Telecommunications; Engineering; Charge pump; Voltage","score_opus":0.081534987001505,"score_gpt":0.3313182823236169,"score_spread":0.24978329532211188,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142284442","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032750137,0.0006703405,0.96178985,0.000062972525,0.0001116749,0.00032718483,0.00067013653,0.00085697585,0.0027607216],"genre_scores_gemma":[0.65477264,0.0001913278,0.34372318,0.000019226214,0.000070144706,0.00015719488,0.00022361259,0.000023171591,0.00081951515],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995431,0.0000010502467,0.0001220845,0.00016594066,0.000034451205,0.00013341672],"domain_scores_gemma":[0.99950206,0.000044117776,0.000013665363,0.00041273225,0.0000139613085,0.000013457689],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000032078693,0.000080687714,0.0000739656,0.000033439526,0.000052049025,0.000015809379,0.00021322382,0.000046015502,0.00001982378],"category_scores_gemma":[0.000024664341,0.0000731783,0.000009636531,0.000064601794,0.00002768531,0.00015866262,0.000060527036,0.000042081967,0.0000072458565],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014516631,0.0002112537,0.0019238085,0.00017468006,0.00009186519,0.0000015912681,0.000014542485,0.0010176873,0.11427728,0.09045572,0.06282737,0.72898966],"study_design_scores_gemma":[0.0036701506,0.00017947023,0.0030500554,0.000030135237,0.00006237015,0.000014266378,0.0001297432,0.1724972,0.0945421,0.07059503,0.6542724,0.0009571121],"about_ca_topic_score_codex":0.00001688554,"about_ca_topic_score_gemma":0.00007874324,"teacher_disagreement_score":0.7280326,"about_ca_system_score_codex":0.000016973823,"about_ca_system_score_gemma":0.0000032507837,"threshold_uncertainty_score":0.29841244},"labels":[],"label_agreement":null},{"id":"W2143048194","doi":"10.1109/rawcon.2002.1030128","title":"High-speed carrier recovery circuit suitable for direct digital QPSK transceivers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Electronic engineering; Phase-shift keying; Monolithic microwave integrated circuit; Phase-locked loop; Microwave; Transceiver; Computer science; Modulation (music); Quadrature amplitude modulation; Electronic circuit; Demodulation; Bit error rate; Electrical engineering; Phase noise; Engineering; CMOS; Telecommunications; Amplifier; Physics","score_opus":0.01934397507168889,"score_gpt":0.1949341374245323,"score_spread":0.17559016235284342,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143048194","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16146573,0.0018050305,0.1526273,0.00023064335,0.0028107865,0.0012230322,0.0011117627,0.0077178814,0.6710078],"genre_scores_gemma":[0.981457,0.00021575142,0.0010540779,0.00002583687,0.00004647229,0.000026305524,0.00001633088,0.0000342411,0.017124016],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992725,0.0000016481326,0.00014471025,0.00016959597,0.00008818322,0.00032336693],"domain_scores_gemma":[0.99967355,0.00006438424,0.000012499941,0.00019413688,0.000018205756,0.000037202062],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000027720103,0.00014839614,0.00017058685,0.000065651846,0.000057605517,0.000049727696,0.00015809681,0.00009526613,0.00045188708],"category_scores_gemma":[0.000035078978,0.00013784833,0.00007799273,0.00011996131,0.00003597877,0.0004344296,0.000008414223,0.000082704544,0.00004930868],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053153828,0.00021230034,0.0013522517,0.00037598945,0.00088653364,0.000028854709,0.00071954523,0.09281247,0.022431755,0.01156386,0.1739002,0.6956631],"study_design_scores_gemma":[0.0032681967,0.0005310927,0.00019299112,0.000076870296,0.00011376968,0.000011576105,0.001236058,0.01784858,0.16114824,0.01654477,0.7971395,0.0018883537],"about_ca_topic_score_codex":0.000004714056,"about_ca_topic_score_gemma":0.0000037375717,"teacher_disagreement_score":0.81999123,"about_ca_system_score_codex":0.0000675698,"about_ca_system_score_gemma":0.000001999993,"threshold_uncertainty_score":0.5621292},"labels":[],"label_agreement":null},{"id":"W2143743532","doi":"10.1109/icccas.2004.1346446","title":"Noise, spur characteristics and in-lock error reduction of DLL-based frequency synthesizers","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Spur; Frequency synthesizer; Comparator; Phase-locked loop; Lock (firearm); Noise (video); Reduction (mathematics); Computer science; Phase noise; Electronic engineering; Loop (graph theory); Noise reduction; Electrical engineering; Voltage; Engineering; Mathematics","score_opus":0.01136766709729662,"score_gpt":0.2255766451901702,"score_spread":0.2142089780928736,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143743532","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.986906,0.000096583666,0.01103948,0.00010705527,0.00016360737,0.00009533636,0.000005923065,0.00025384224,0.0013321709],"genre_scores_gemma":[0.9828581,0.00009810225,0.016974116,0.0000074546147,0.000011083895,0.000009432516,0.0000024743722,0.000010615584,0.000028587707],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99957067,0.00000257276,0.00016598559,0.00009076418,0.0000556898,0.000114339666],"domain_scores_gemma":[0.99981123,0.000011815996,0.000025058287,0.00012309388,0.000012939386,0.000015888987],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003508171,0.00008312791,0.00011874185,0.000091994196,0.000013145006,0.0000041584813,0.000059806804,0.00006361142,0.000018323528],"category_scores_gemma":[0.000042200852,0.00007787546,0.000012808691,0.00011022344,0.000059244077,0.00007923123,0.000010788287,0.00008191506,0.000003145887],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008945751,0.00034847032,0.031895015,0.001026681,0.00010545257,0.00004178374,0.0004518338,0.08391985,0.7830914,0.015061392,0.0001583319,0.083810285],"study_design_scores_gemma":[0.0019054417,0.00022012068,0.060368665,0.0004603318,0.000043524225,0.000021890444,0.0011644647,0.0071221255,0.9108285,0.01644514,0.00061854045,0.0008012873],"about_ca_topic_score_codex":0.0000150908845,"about_ca_topic_score_gemma":0.000005555122,"teacher_disagreement_score":0.12773702,"about_ca_system_score_codex":0.000050621533,"about_ca_system_score_gemma":0.000008740092,"threshold_uncertainty_score":0.3175669},"labels":[],"label_agreement":null},{"id":"W2144473175","doi":"10.1109/mwscas.2007.4488829","title":"A new bang-bang phase/frequency detector for fast locking of phase-locked loops","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase frequency detector; Phase-locked loop; Detector; Phase detector; Phase noise; Frequency synthesizer; Voltage-controlled oscillator; Physics; Frequency offset; Electronic engineering; Charge pump; dBc; CMOS; Phase detector characteristic; Voltage; Electrical engineering; Optoelectronics; Optics; Engineering; Capacitor","score_opus":0.029145299569894888,"score_gpt":0.2979410041802238,"score_spread":0.2687957046103289,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144473175","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39808962,0.00038681654,0.5971323,0.0000353073,0.00024701483,0.0004209958,0.000020609887,0.00072965387,0.002937677],"genre_scores_gemma":[0.96675855,0.000050833696,0.03278968,0.0000145644135,0.00012066658,0.00004201536,0.000006816531,0.000040426006,0.00017641959],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99864167,8.146082e-7,0.0004122787,0.00026869352,0.00017428832,0.00050227717],"domain_scores_gemma":[0.99936867,0.000048515565,0.000121511286,0.00012908033,0.00023735987,0.00009486973],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016429702,0.00025106556,0.00031114317,0.00019738286,0.00007041733,0.00004144164,0.00038906335,0.00015446785,0.000077914076],"category_scores_gemma":[0.00016923454,0.00024916438,0.000071362054,0.00031719296,0.0000852723,0.00031382317,0.000051868865,0.00018921148,0.0000061437263],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006599461,0.00007307743,0.0005613118,0.0003493535,0.000060852646,0.0000020622094,0.0008831542,0.0000088951265,0.5491957,0.0076991124,0.0008076603,0.44029284],"study_design_scores_gemma":[0.003787903,0.00062725914,0.00006656024,0.0003208145,0.000058792728,0.000009130948,0.0019369381,0.008097841,0.965764,0.011374141,0.0074225003,0.00053410267],"about_ca_topic_score_codex":0.000007035425,"about_ca_topic_score_gemma":0.000006300585,"teacher_disagreement_score":0.56866896,"about_ca_system_score_codex":0.0000761942,"about_ca_system_score_gemma":0.000041012652,"threshold_uncertainty_score":0.99999607},"labels":[],"label_agreement":null},{"id":"W2144511439","doi":"10.1109/mwscas.2011.6026541","title":"Design of cross coupled CMOS unsaturated ring oscillators","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Phase noise; Oscillation (cell signaling); Dissipation; Ring oscillator; Noise (video); Biasing; Electronic engineering; Oscillator phase noise; Ring (chemistry); Control theory (sociology); Electrical engineering; Physics; Voltage; Computer science; Engineering; Noise figure; Amplifier","score_opus":0.04599323338404249,"score_gpt":0.255667959673066,"score_spread":0.2096747262890235,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144511439","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4902235,0.00013612934,0.49666312,0.0000014490475,0.00026528354,0.00013955553,0.0000013959097,0.0012706378,0.011298931],"genre_scores_gemma":[0.96874034,0.00005553736,0.03096568,0.0000040710343,0.0000049849687,0.000006745321,5.5978836e-7,0.00001403872,0.00020801401],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995387,0.0000032005498,0.0001550753,0.00008326664,0.00006455145,0.00015521472],"domain_scores_gemma":[0.99974203,0.000018906927,0.000021296024,0.00016779419,0.00003244817,0.000017510938],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000053150172,0.0000911744,0.00010999386,0.000048624646,0.000023407738,0.000005918025,0.00013974059,0.00006527184,0.00017545618],"category_scores_gemma":[0.000021387028,0.000075104996,0.000016360384,0.00014545399,0.000067393616,0.00011305701,0.000030580246,0.00006861137,0.000017420818],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001743558,0.00018090538,0.03843587,0.00038868078,0.0006158931,0.00004178409,0.0022630638,0.47256088,0.41860923,0.03235584,0.0010322495,0.03334126],"study_design_scores_gemma":[0.00046594496,0.00007925311,0.0028376987,0.000027707494,0.000011526531,0.0000029609857,0.0002427407,0.21260934,0.7804642,0.0026185496,0.00033287893,0.00030723837],"about_ca_topic_score_codex":0.000009291376,"about_ca_topic_score_gemma":9.002306e-7,"teacher_disagreement_score":0.47851688,"about_ca_system_score_codex":0.000018029936,"about_ca_system_score_gemma":0.0000038419616,"threshold_uncertainty_score":0.3062693},"labels":[],"label_agreement":null},{"id":"W2145720546","doi":"10.1109/iscas.2008.4541593","title":"A novel digitally controlled low noise ring oscillator","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor; Carleton University","funders":"CMC Microsystems","keywords":"Phase noise; Jitter; Digitally controlled oscillator; dBc; CMOS; Ring oscillator; Electronic engineering; Electrical engineering; Capacitive sensing; Computer science; Frequency offset; Engineering; Phase-locked loop; Variable-frequency oscillator","score_opus":0.012461172925179832,"score_gpt":0.20373763441011494,"score_spread":0.1912764614849351,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145720546","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54218054,0.00028401345,0.30233046,0.000056790275,0.00043033942,0.00032260045,0.000008921146,0.0035981936,0.15078813],"genre_scores_gemma":[0.98869,0.00010020715,0.0088616125,0.00004106785,0.000033083837,0.000027979495,0.0000012027223,0.000019493455,0.002225326],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99941164,9.485149e-7,0.00016233385,0.00011158605,0.0001022755,0.00021124264],"domain_scores_gemma":[0.9997211,0.0000315497,0.000014731409,0.00018082553,0.000018348946,0.00003346434],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000021987102,0.0001236097,0.00019345774,0.000056693894,0.000055175573,0.00001360992,0.00013207684,0.00005273847,0.000053316395],"category_scores_gemma":[0.00004996797,0.00009875944,0.000050519382,0.00009358659,0.000047471975,0.00016395545,0.00004385017,0.00008085417,0.00007022789],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047716434,0.0008332381,0.014853889,0.000364894,0.0013614229,0.0003067372,0.0009815213,0.3925124,0.46399033,0.037409443,0.019653061,0.0672559],"study_design_scores_gemma":[0.054167803,0.00048048462,0.01009601,0.0002845542,0.00009985096,0.000502398,0.0010257231,0.5388725,0.21063061,0.0039383033,0.17548162,0.004420172],"about_ca_topic_score_codex":0.0000015287767,"about_ca_topic_score_gemma":0.0000022079305,"teacher_disagreement_score":0.44650948,"about_ca_system_score_codex":0.00003328803,"about_ca_system_score_gemma":0.0000061977153,"threshold_uncertainty_score":0.4027293},"labels":[],"label_agreement":null},{"id":"W2146065685","doi":"10.1109/bsc.2008.4563213","title":"A reduced power 6-tap pre-emphasis for 10GB/S backplane communications","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Emphasis (telecommunications); Backplane; Computer science; Transmitter; CMOS; Transistor; Channel (broadcasting); Electronic engineering; Electrical engineering; Electronic circuit; Telecommunications; Engineering; Voltage; Computer hardware","score_opus":0.03808028229862927,"score_gpt":0.28377351568542564,"score_spread":0.24569323338679638,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146065685","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47838074,0.0033807661,0.25867105,0.0015638528,0.0009720731,0.0019999028,0.00014990689,0.008208703,0.246673],"genre_scores_gemma":[0.9120421,0.00079351745,0.08445584,0.00004529893,0.000012296253,0.00022815882,0.000025017987,0.000019666626,0.0023781494],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99955297,0.000003247528,0.00013638676,0.00008975905,0.00005178249,0.00016586794],"domain_scores_gemma":[0.99926376,0.00006410392,0.000014270425,0.00061101274,0.000024280376,0.00002256226],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000027564874,0.00009157352,0.00010066618,0.00004705166,0.000114452625,0.0000060345023,0.00034699248,0.000060466657,0.000115938434],"category_scores_gemma":[0.00003370053,0.00008292666,0.000034581404,0.00009451612,0.00007865375,0.000089562964,0.00006903589,0.00007392716,0.00003237431],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012214221,0.0010330371,0.005229597,0.00027187413,0.00094698725,0.000023804248,0.0030290883,0.0066322344,0.08617504,0.10045116,0.60897565,0.18710937],"study_design_scores_gemma":[0.001137478,0.00019286685,0.0031525355,0.000028584265,0.000033996486,0.00006614546,0.0005261105,0.0121931825,0.051916964,0.0031594697,0.9269483,0.00064434664],"about_ca_topic_score_codex":0.0000025827674,"about_ca_topic_score_gemma":0.0000045510396,"teacher_disagreement_score":0.4336613,"about_ca_system_score_codex":0.00002798704,"about_ca_system_score_gemma":0.0000058455203,"threshold_uncertainty_score":0.3381651},"labels":[],"label_agreement":null},{"id":"W2146148016","doi":"10.1109/icccas.2008.4657842","title":"ISI mitigation using bit-edge equalization in high-speed backplane data transmission","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Intersymbol interference; Backplane; Computer science; Bit error rate; Equalization (audio); Channel (broadcasting); Transmission (telecommunications); Data transmission; Electronic engineering; Transmitter; Algorithm; Telecommunications; Engineering; Computer hardware","score_opus":0.07531552565959165,"score_gpt":0.28727223457411,"score_spread":0.21195670891451834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146148016","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5337612,0.00023054222,0.46412784,0.000042816446,0.00012633388,0.00011879139,0.0000141481705,0.00055043824,0.0010278749],"genre_scores_gemma":[0.9571603,0.000563288,0.041781783,0.000019535444,0.000026072374,0.000001369603,0.00030521603,0.000018075434,0.00012434612],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993873,0.000008728409,0.00019644116,0.00015787047,0.00010298343,0.00014666222],"domain_scores_gemma":[0.9996607,0.00001879016,0.00001765049,0.00027233685,0.000011094791,0.000019433095],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000058917583,0.00009621545,0.000103781895,0.000113102054,0.00004578444,0.0000075356543,0.00018846228,0.00008290955,0.00009056871],"category_scores_gemma":[0.000012141946,0.00008893074,0.000007816091,0.00025049425,0.000028202154,0.00039170164,0.0000411951,0.00008065204,0.000013094446],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037010446,0.00016315785,0.011063507,0.0002965964,0.00005599302,0.00007577033,0.00081981387,0.46924278,0.358178,0.0062686866,0.0054650046,0.14833368],"study_design_scores_gemma":[0.00075569877,0.000024889041,0.0018353492,0.00009103441,0.000009348369,0.000016473296,0.00014359567,0.90353405,0.080476634,0.0012319944,0.011551538,0.00032939707],"about_ca_topic_score_codex":0.00003020956,"about_ca_topic_score_gemma":0.000010091177,"teacher_disagreement_score":0.43429127,"about_ca_system_score_codex":0.000045205645,"about_ca_system_score_gemma":0.0000070890433,"threshold_uncertainty_score":0.36264902},"labels":[],"label_agreement":null},{"id":"W2147099349","doi":"10.1109/ccece.2006.277679","title":"A 27 GHZ Phase-Lock Loop Phase Detector","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Phase-locked loop; Phase detector; CMOS; Jitter; Detector; Phase frequency detector; Phase noise; Electronic engineering; Electrical engineering; Voltage-controlled oscillator; Frequency divider; Clock recovery; Computer science; Voltage; Engineering; Charge pump; Clock signal; Capacitor","score_opus":0.01168889216294879,"score_gpt":0.2649432436442063,"score_spread":0.2532543514812575,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147099349","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7483302,0.0008376955,0.19925958,0.00007492109,0.00063809723,0.00020813993,0.00002467968,0.0044259494,0.046200782],"genre_scores_gemma":[0.9875045,0.00003276122,0.008791737,0.00002619574,0.00008304794,0.000019895566,0.000009049509,0.00002451421,0.0035083445],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99938947,0.0000022761699,0.00015482266,0.00012543847,0.00008510657,0.00024290096],"domain_scores_gemma":[0.9997247,0.000014197423,0.000013483404,0.00021272732,0.000012184917,0.000022730683],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000023152103,0.00013131881,0.000115000614,0.00006698894,0.000033930162,0.000016953221,0.00014148452,0.00006471847,0.00037669783],"category_scores_gemma":[0.0000110678475,0.00011353927,0.000033688746,0.00014298025,0.00003413877,0.00010432222,0.000029462355,0.00009683838,0.00016165938],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006716048,0.000892548,0.0003299567,0.000109740395,0.0001115718,0.000078906094,0.00004092677,0.012174924,0.32502925,0.0066639795,0.09251269,0.56198835],"study_design_scores_gemma":[0.00449707,0.00036169274,0.000016897637,0.000018897752,0.000022830973,0.000011330508,0.00013092069,0.039526965,0.63109225,0.0047980957,0.3189898,0.00053320284],"about_ca_topic_score_codex":0.000007896077,"about_ca_topic_score_gemma":0.000012916858,"teacher_disagreement_score":0.56145513,"about_ca_system_score_codex":0.000035662353,"about_ca_system_score_gemma":0.0000030972485,"threshold_uncertainty_score":0.4629997},"labels":[],"label_agreement":null},{"id":"W2147448899","doi":"10.1109/rws.2008.4463427","title":"A direct down-conversion receiver for coherent extraction of digital baseband signals using the injection locked oscillators","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Baseband; Injection locking; Extraction (chemistry); Computer science; Electronic engineering; Physics; Engineering; Telecommunications; Bandwidth (computing); Optics; Chemistry","score_opus":0.03135059322093327,"score_gpt":0.25734153541908455,"score_spread":0.2259909421981513,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147448899","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8705402,0.000108289525,0.12655284,0.000011191035,0.00032662897,0.00028599778,0.000013648528,0.00027465067,0.0018865509],"genre_scores_gemma":[0.99855286,0.00008541336,0.0009866238,0.0000043223017,0.000024479868,0.000011282399,0.0000046159657,0.000011146432,0.00031926195],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995419,0.0000046368496,0.00014742561,0.000097143995,0.00009517014,0.00011377025],"domain_scores_gemma":[0.9997126,0.00007974888,0.00004326983,0.00011269206,0.000038623573,0.000013073195],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000465719,0.00009055418,0.000106244166,0.00006085312,0.00010001067,0.000009220336,0.00005955107,0.000057376485,0.000042277086],"category_scores_gemma":[0.000031531134,0.0000621275,0.00004959095,0.0001292499,0.00005987353,0.00025191414,0.000016376547,0.00005272232,0.0000018794142],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040712615,0.00025223213,0.033587,0.00038486384,0.0004860749,0.0000072122807,0.0010062588,0.46184084,0.42386803,0.0002148814,0.019160405,0.058785066],"study_design_scores_gemma":[0.0006857475,0.00020228022,0.0005130626,0.00004794268,0.000039432958,0.000031203097,0.0009206226,0.07522118,0.9086757,0.00031060056,0.013075887,0.00027634724],"about_ca_topic_score_codex":0.000010292673,"about_ca_topic_score_gemma":0.000001760175,"teacher_disagreement_score":0.48480767,"about_ca_system_score_codex":0.00006850104,"about_ca_system_score_gemma":0.0000064326114,"threshold_uncertainty_score":0.25334862},"labels":[],"label_agreement":null},{"id":"W2147500096","doi":"10.1109/jssc.2007.900292","title":"70-GHz Effective Sampling Time-Base On-Chip Oscilloscope in CMOS","year":2007,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Chip; CMOS; Oscilloscope; Electronic engineering; Undersampling; Computer science; Calibration; Multiplexer; Electrical engineering; Computer hardware; Engineering; Voltage; Multiplexing; Physics; Telecommunications","score_opus":0.020129726483548816,"score_gpt":0.28487683914121886,"score_spread":0.26474711265767004,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147500096","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94462603,0.00044207103,0.05190837,0.00002775487,0.0011665832,0.0002369465,0.000021426335,0.0001515766,0.0014192197],"genre_scores_gemma":[0.9986285,0.00027971284,0.00068775687,0.0000860941,0.0001882235,0.000005042692,0.0000010825412,0.00004992513,0.00007365113],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99825305,0.00002669901,0.0006770834,0.00017198028,0.00033159624,0.0005395675],"domain_scores_gemma":[0.9990148,0.0003471807,0.00020016212,0.00021009576,0.00010305385,0.00012473868],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00078326516,0.00025987063,0.00042971448,0.0005494909,0.00006151793,0.000025476842,0.0003270231,0.00011902017,0.00002247992],"category_scores_gemma":[0.0001764122,0.00023684205,0.00010219372,0.0003916282,0.000075105716,0.00028478183,0.000021578013,0.0007192015,0.00007239284],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013206458,0.00023807191,0.0027251616,0.000167241,0.00025754794,0.00097408023,0.0010172992,0.4770353,0.2565301,0.000058440022,0.0011055998,0.25975907],"study_design_scores_gemma":[0.0045222696,0.0013899913,0.0141661335,0.0018081821,0.00007959458,0.00028821558,0.00064994063,0.0036530362,0.957701,0.009793624,0.004707559,0.0012404388],"about_ca_topic_score_codex":0.0000026540304,"about_ca_topic_score_gemma":0.000009711495,"teacher_disagreement_score":0.7011709,"about_ca_system_score_codex":0.00036846803,"about_ca_system_score_gemma":0.000029453304,"threshold_uncertainty_score":0.9658138},"labels":[],"label_agreement":null},{"id":"W2148375617","doi":"10.1109/iscas.2006.1693924","title":"A 0.13 μm CMOS Delay Cell for 40 Gb/s FFE Equalization","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Equalizer; Group delay and phase delay; Bandwidth (computing); Electronic engineering; Equalization (audio); Inductor; Physics; Computer science; Electrical engineering; Engineering; Telecommunications; Voltage; Channel (broadcasting)","score_opus":0.009294041776964728,"score_gpt":0.22198358546208136,"score_spread":0.21268954368511664,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148375617","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028560631,0.00018328043,0.9388244,0.00003179865,0.00019254822,0.0001942185,0.000008022468,0.001203754,0.030801307],"genre_scores_gemma":[0.9644983,0.000039796534,0.029862301,0.000037347527,0.00005806616,0.00006977721,0.00003231705,0.000023625485,0.005378483],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995558,0.0000018216773,0.00012841924,0.00009298779,0.000055570734,0.00016538796],"domain_scores_gemma":[0.99980843,0.00002463408,0.00001466923,0.00012342747,0.000018659477,0.000010206528],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000030348194,0.00008641583,0.00007360051,0.0000421451,0.000036603753,0.000013383246,0.00008680448,0.00006443102,0.0000595025],"category_scores_gemma":[0.000009338868,0.00007656447,0.000025987625,0.000085499734,0.000013067115,0.00008814805,0.000018328667,0.000036227764,0.000027922952],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000038239872,0.0002203991,0.0019049523,0.0005829496,0.00007346969,0.000007714697,0.00015826375,0.516373,0.08012257,0.12684457,0.20067267,0.07300121],"study_design_scores_gemma":[0.0009855409,0.000102556,0.00018888892,0.000018670924,0.000025313457,0.0000020875755,0.00018958334,0.21318837,0.418061,0.035322137,0.33139366,0.00052222726],"about_ca_topic_score_codex":0.000010395094,"about_ca_topic_score_gemma":0.000015057538,"teacher_disagreement_score":0.93593764,"about_ca_system_score_codex":0.000027723667,"about_ca_system_score_gemma":0.0000023562438,"threshold_uncertainty_score":0.31222087},"labels":[],"label_agreement":null},{"id":"W2148889608","doi":"10.1109/iscas.2001.922362","title":"A new PLL design for clock management applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Voltage-controlled oscillator; Phase-locked loop; Jitter; PLL multibit; Computer science; Electronic engineering; Bandwidth (computing); Control theory (sociology); Voltage; Engineering; Electrical engineering; Control (management); Telecommunications","score_opus":0.03626807721576224,"score_gpt":0.23508357173699124,"score_spread":0.19881549452122899,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148889608","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000009411252,0.0003385003,0.958763,0.00008889083,0.0000417006,0.00045712356,0.0000012654386,0.00091842865,0.039381664],"genre_scores_gemma":[0.021449354,0.0004606712,0.9524112,0.00004469216,0.000039362043,0.000666905,0.0000017325864,0.000017098495,0.024908984],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99970114,6.803165e-7,0.00006975919,0.00007713418,0.000033563538,0.0001177202],"domain_scores_gemma":[0.99980354,0.000015593529,0.0000055091964,0.00015264779,0.0000046161085,0.000018106792],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000013568308,0.000058317168,0.000045187993,0.000033827317,0.000029427525,0.000008246287,0.00011179404,0.00002460165,0.00017880318],"category_scores_gemma":[0.0000014206088,0.00005313672,0.00001627933,0.00007796616,0.0000059265217,0.000037532132,0.00001776773,0.000024346262,0.00011284242],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001085073,0.0000150624455,0.000005237893,0.000037607602,0.00004182878,3.9733493e-7,0.000016313244,0.017873658,0.00012365585,0.09248587,0.16141318,0.7279861],"study_design_scores_gemma":[0.00023054949,0.000019756724,0.0000059715685,0.000003770184,0.0000114054865,5.7536573e-7,0.000061258965,0.04596498,0.003584258,0.020673621,0.92932755,0.00011631368],"about_ca_topic_score_codex":3.1320815e-7,"about_ca_topic_score_gemma":3.5115593e-7,"teacher_disagreement_score":0.76791435,"about_ca_system_score_codex":0.000018803677,"about_ca_system_score_gemma":4.045572e-7,"threshold_uncertainty_score":0.21668525},"labels":[],"label_agreement":null},{"id":"W2149046857","doi":"10.1109/tns.2009.2039804","title":"A Sub-Nanosecond Time Interval Detection System Using FPGA Embedded I/O Resources","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Nuclear Science","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Field-programmable gate array; Time-to-digital converter; Oversampling; Computer science; System time; Gate array; Electronic engineering; Timestamp; Computer hardware; Real-time computing; Engineering; Bandwidth (computing); Jitter; Clock signal","score_opus":0.008608259123561245,"score_gpt":0.21729655978813517,"score_spread":0.20868830066457392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149046857","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91892576,0.000004609826,0.07770955,0.0000071276204,0.0015071485,0.00010137786,0.000006877932,0.0011443313,0.00059324066],"genre_scores_gemma":[0.9958543,0.000003962103,0.004018628,0.000010985121,0.00002640463,0.000005898168,2.6372039e-8,0.000026333893,0.000053438478],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990747,0.0000075225316,0.00016407763,0.00025133978,0.00022099717,0.00028137953],"domain_scores_gemma":[0.999527,0.000019405064,0.000030309935,0.00032262242,0.000037627793,0.00006305897],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015917783,0.00013505886,0.000117523596,0.0002761095,0.00042752048,0.0000963743,0.0003661572,0.00009038645,0.00007427032],"category_scores_gemma":[0.0000068581735,0.00013092249,0.000048908674,0.0005351038,0.00035570312,0.0004431054,0.0000037004957,0.00038419437,0.00018105604],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007887885,0.000016988279,4.4411692e-7,0.000017722075,0.0000073794477,0.0000022540983,0.00021593124,0.044178236,0.9206378,0.000009125783,0.0000063379234,0.03489988],"study_design_scores_gemma":[0.0001072848,0.00005421017,0.000016894515,0.000033286997,0.000009846764,0.00004086426,0.00038255018,0.47989616,0.5187448,0.000010408645,0.0005511354,0.00015252363],"about_ca_topic_score_codex":0.0000062268605,"about_ca_topic_score_gemma":0.000016725347,"teacher_disagreement_score":0.4357179,"about_ca_system_score_codex":0.00012363843,"about_ca_system_score_gemma":0.00001159501,"threshold_uncertainty_score":0.53388643},"labels":[],"label_agreement":null},{"id":"W2149457177","doi":"10.1109/ccece.2006.277649","title":"DSP-Based Real Time 3-Phase Signal Generator","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Digital signal processing; USable; Synchronization (alternating current); Coding (social sciences); Computer hardware; Programming language","score_opus":0.006730080380672448,"score_gpt":0.22698233295614978,"score_spread":0.22025225257547734,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149457177","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59933585,0.00020181989,0.2657869,0.00008672552,0.0002376736,0.0001942833,0.00003749651,0.006247514,0.1278718],"genre_scores_gemma":[0.9699711,0.000010511302,0.02686927,0.00004038733,0.00012505725,0.000019454532,0.000034556222,0.000025173695,0.0029044752],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995414,0.00000273492,0.00011466573,0.0000947911,0.00007421435,0.00017219769],"domain_scores_gemma":[0.9998112,0.000013464889,0.000009175926,0.00013694997,0.000011133967,0.0000180866],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000023912482,0.000097328535,0.00008321263,0.000046932957,0.00003147105,0.000013089188,0.0000938824,0.000055160483,0.00070572173],"category_scores_gemma":[0.0000021115593,0.00008447148,0.00002448208,0.000086174005,0.000027579057,0.00005586451,0.000013062585,0.000054853797,0.00020883854],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022603908,0.00025369143,0.00045627667,0.00003914969,0.000041958185,0.00005569985,0.00000724195,0.12784858,0.6580966,0.0154947555,0.14713402,0.050549433],"study_design_scores_gemma":[0.0010380268,0.00008988413,0.000058609527,0.0000065263775,0.000009636443,0.000001432038,0.000009333209,0.3491269,0.59829044,0.0014958574,0.04956745,0.0003059026],"about_ca_topic_score_codex":0.0000105977915,"about_ca_topic_score_gemma":0.0000034318766,"teacher_disagreement_score":0.3706353,"about_ca_system_score_codex":0.00003103209,"about_ca_system_score_gemma":0.0000058402798,"threshold_uncertainty_score":0.7727158},"labels":[],"label_agreement":null},{"id":"W2149726555","doi":"10.1109/cicc.2012.6330576","title":"A digital phase-locked loop with calibrated coarse and stochastic fine TDC","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"CMC Microsystems","keywords":"DPLL algorithm; Jitter; Phase-locked loop; dBc; Time-to-digital converter; Calibration; Phase noise; CMOS; Electronic engineering; Noise (video); Physics; Computer science; Engineering; Clock signal","score_opus":0.010825327758486422,"score_gpt":0.22574446674580367,"score_spread":0.21491913898731724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149726555","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7062672,0.0003918781,0.28682634,0.000035431498,0.00009184507,0.00014624582,0.000019359086,0.0013124865,0.00490926],"genre_scores_gemma":[0.99609846,0.0000059352715,0.0027714178,0.000012800656,0.000020685551,0.00001334469,0.0000111190275,0.000018750417,0.0010474819],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99955404,0.0000010160544,0.000082996106,0.00007744252,0.00006043588,0.00022407521],"domain_scores_gemma":[0.99979573,0.000018780225,0.000010286376,0.00011244875,0.00000924312,0.000053504158],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000014069285,0.000114740295,0.0001020978,0.00003979234,0.000024850613,0.000025655381,0.000053008273,0.000039250943,0.00006213681],"category_scores_gemma":[0.000011694655,0.000081242906,0.000007360621,0.00010916035,0.00006676815,0.00038345935,0.00003323769,0.000072468625,0.000017874743],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000291562,0.00094737974,0.011494608,0.00024663247,0.0006103039,0.000047486334,0.00066159543,0.022720683,0.012252893,0.010900395,0.011963973,0.92786247],"study_design_scores_gemma":[0.018949186,0.002337412,0.0011392696,0.00031368606,0.00025033002,0.00037158054,0.0037046932,0.8401268,0.07257336,0.0021119714,0.054338112,0.0037835785],"about_ca_topic_score_codex":0.0000010874096,"about_ca_topic_score_gemma":0.0000025221625,"teacher_disagreement_score":0.9240789,"about_ca_system_score_codex":0.00001130401,"about_ca_system_score_gemma":0.0000026602474,"threshold_uncertainty_score":0.33129898},"labels":[],"label_agreement":null},{"id":"W2149885679","doi":"10.1109/icemi.2011.6037845","title":"Performance investigation of a 1-bit periodic sigma delta phase-signal generator for mixed-signal embedded test","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Delta-sigma modulation; Phase-locked loop; Computer science; Filter (signal processing); SIGNAL (programming language); Signal generator; Generator (circuit theory); Electronic engineering; Noise (video); Phase noise; Engineering; Physics; Power (physics); Telecommunications; Bandwidth (computing)","score_opus":0.034814830890035606,"score_gpt":0.2393644730008653,"score_spread":0.2045496421108297,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149885679","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87317556,0.00012453554,0.12469475,0.0000057046423,0.00012631263,0.0002681028,0.000047299494,0.00046327125,0.0010944786],"genre_scores_gemma":[0.95643973,0.000039397735,0.043146066,0.000025636962,0.000048559355,0.00012571944,0.000027698145,0.000026473179,0.000120734534],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99916154,0.000004725104,0.0003046532,0.00016755669,0.00011592455,0.00024561334],"domain_scores_gemma":[0.9995677,0.000043657998,0.00007545296,0.00019179413,0.00007217406,0.00004920755],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008924525,0.00017153502,0.00018567288,0.00010200591,0.00007374607,0.000010324632,0.00020422481,0.00009826451,0.00027551464],"category_scores_gemma":[0.000033270444,0.0001530081,0.000048535272,0.00015617911,0.00012619069,0.00023282332,0.000033578017,0.00008917933,0.0000086277405],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013577106,0.00032970335,0.030867785,0.00083979534,0.00022038513,0.0000045257448,0.0025222055,0.0041795466,0.8025638,0.004056884,0.009681931,0.1445977],"study_design_scores_gemma":[0.0007821647,0.0004359054,0.00043384678,0.000030239426,0.000022776523,0.0000027606195,0.00025544086,0.1903485,0.8062759,0.0005624294,0.00063945615,0.00021060416],"about_ca_topic_score_codex":0.0000029417836,"about_ca_topic_score_gemma":0.000004788301,"teacher_disagreement_score":0.18616895,"about_ca_system_score_codex":0.000031249805,"about_ca_system_score_gemma":0.000024145498,"threshold_uncertainty_score":0.62394893},"labels":[],"label_agreement":null},{"id":"W2151451253","doi":"10.1109/jssc.2004.825248","title":"A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis","year":2004,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Variable-frequency oscillator; Vackář oscillator; Frequency synthesizer; Voltage-controlled oscillator; Ring oscillator; Delay line oscillator; Swing; Frequency drift; Digitally controlled oscillator; Electrical engineering; Voltage; Physics; Power (physics); Ring (chemistry); Frequency divider; Frequency multiplier; Local oscillator; CMOS; Optoelectronics; Phase-locked loop; Phase noise; Engineering; Acoustics; Quantum mechanics; Chemistry","score_opus":0.012750009484044835,"score_gpt":0.2475210581517648,"score_spread":0.23477104866771997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151451253","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7728239,0.0013019092,0.223255,0.00008320798,0.0016507788,0.00025001785,0.0001426206,0.0002623187,0.00023020388],"genre_scores_gemma":[0.9961092,0.00075497647,0.00281969,0.000044919987,0.00013206685,0.000026889113,8.844345e-7,0.00007133429,0.000040041512],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99832726,0.000007901539,0.00069249334,0.00017331037,0.00029496945,0.0005040473],"domain_scores_gemma":[0.9990448,0.00014778457,0.0002466588,0.00022545487,0.00020116828,0.0001341317],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002398226,0.00027256904,0.00044978398,0.00021088083,0.00010599911,0.00004060713,0.00040369682,0.00012855431,0.000019457771],"category_scores_gemma":[0.00023541092,0.00025003584,0.00017710609,0.00017807877,0.00008466308,0.00044244993,0.000017721422,0.00031473846,0.000016620575],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033866727,0.00019990277,0.00040152654,0.00037476365,0.00058196293,0.00015678692,0.0010829371,0.23275468,0.7400172,0.0002300331,0.0021222876,0.022044092],"study_design_scores_gemma":[0.0042476538,0.000488542,0.00033020801,0.0013203709,0.00015708014,0.00027775232,0.0007669936,0.0037423738,0.9638537,0.01736351,0.0062025967,0.0012492012],"about_ca_topic_score_codex":0.0000025790814,"about_ca_topic_score_gemma":0.0000043807017,"teacher_disagreement_score":0.22901231,"about_ca_system_score_codex":0.0003198714,"about_ca_system_score_gemma":0.000058235724,"threshold_uncertainty_score":0.9999952},"labels":[],"label_agreement":null},{"id":"W2151471266","doi":"10.1109/mwscas.2007.4488570","title":"An undersampled duty cycle jitter BIST Circuit","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; SerDes; Stratix; Built-in self-test; Computer science; Scalability; Field-programmable gate array; Duty cycle; Phase-locked loop; Embedded system; Electronic engineering; Engineering; Computer hardware; Electrical engineering; Voltage","score_opus":0.029634582894325273,"score_gpt":0.26112192037327625,"score_spread":0.23148733747895098,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151471266","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.70551914,0.00012816237,0.24533094,0.00010393552,0.00031085056,0.00019223553,0.000004895656,0.0024219924,0.04598783],"genre_scores_gemma":[0.99651945,0.000052241983,0.0031142295,0.000084869025,0.00007090275,0.0000138166215,0.0000045804754,0.000026311633,0.000113618364],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990559,7.7590886e-7,0.00018484918,0.00022360499,0.00013685272,0.00039797672],"domain_scores_gemma":[0.99965173,0.000014551679,0.000031401793,0.0001305537,0.0000917578,0.00007998777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013877272,0.00016804358,0.0001422373,0.000107332715,0.00007969322,0.00008480205,0.0003325936,0.00011638341,0.00013344052],"category_scores_gemma":[0.00002907071,0.0001642459,0.000024725337,0.00019041054,0.000103722676,0.00040900736,0.00004005187,0.000201928,0.000051370967],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037566955,0.0001587177,0.0476296,0.0003661639,0.00011684851,0.000021300126,0.0044851303,0.000105599065,0.19784538,0.1670152,0.0030676662,0.57915086],"study_design_scores_gemma":[0.0030914329,0.00081421534,0.058847036,0.0004237234,0.00013251694,0.00009444637,0.031031942,0.10364459,0.35875133,0.33395335,0.10489515,0.004320281],"about_ca_topic_score_codex":0.0000041583467,"about_ca_topic_score_gemma":0.0000065711524,"teacher_disagreement_score":0.57483053,"about_ca_system_score_codex":0.000063521016,"about_ca_system_score_gemma":0.000008992204,"threshold_uncertainty_score":0.6697753},"labels":[],"label_agreement":null},{"id":"W2151659230","doi":"10.1109/jssc.2010.2076591","title":"A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter","year":2010,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":88,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"TDC Research","keywords":"Time-to-digital converter; Phase noise; Electronic engineering; Vernier scale; CMOS; Phase-locked loop; Chip; Electrical engineering; Frequency synthesizer; Bandwidth (computing); Computer science; Engineering; Jitter; Physics; Telecommunications; Optics; Clock signal","score_opus":0.008128948042326991,"score_gpt":0.23632402924805201,"score_spread":0.22819508120572501,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151659230","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9788313,0.0000581804,0.015322939,0.00016526475,0.00059833186,0.00044953357,0.0002858694,0.0004126066,0.003875958],"genre_scores_gemma":[0.99762017,0.00001552841,0.0006740504,0.00021316262,0.00023557058,0.000016763533,0.000006819431,0.00012304152,0.0010949086],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976631,0.000011171492,0.00076956867,0.00030578856,0.0005335057,0.0007168774],"domain_scores_gemma":[0.9984492,0.00013132433,0.00022767308,0.00045045317,0.00028975712,0.0004515629],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00017606754,0.00046166807,0.0006337535,0.0004453716,0.00006874404,0.00025372702,0.00071277766,0.00016458357,0.0002883721],"category_scores_gemma":[0.0001751184,0.00037917544,0.00015389048,0.0003567863,0.00013792815,0.0012595486,0.000049402366,0.00074248365,0.0019090143],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025025653,0.0006201388,0.00048045474,0.00013044363,0.0013447328,0.0013184359,0.0014171649,0.01249692,0.8016882,0.000013168407,0.015964327,0.16427574],"study_design_scores_gemma":[0.025904052,0.010155811,0.002032209,0.0040275333,0.00089887396,0.00758264,0.0009477002,0.023006933,0.7650132,0.008533281,0.14255509,0.0093426695],"about_ca_topic_score_codex":6.131937e-7,"about_ca_topic_score_gemma":0.0000010171309,"teacher_disagreement_score":0.15493307,"about_ca_system_score_codex":0.000119891265,"about_ca_system_score_gemma":0.00008733169,"threshold_uncertainty_score":0.999866},"labels":[],"label_agreement":null},{"id":"W2151810269","doi":"10.1109/tim.2009.2013670","title":"Pseudorandom Stimuli Generation for Testing Time-to-Digital Converters on an FPGA","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal; Nortel (Canada)","funders":"","keywords":"Field-programmable gate array; VHDL; Computer science; Computer hardware; Pulse generator; Pseudorandom number generator; Gate array; Hardware description language; Electronic engineering; Least significant bit; Software; Signal generator; Engineering; Electrical engineering; Voltage; Jitter; Algorithm","score_opus":0.06556225673241867,"score_gpt":0.2680326043183974,"score_spread":0.20247034758597876,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151810269","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11322219,0.000010065794,0.8845263,0.00018771751,0.0003565064,0.0006728857,0.000040042025,0.00045266625,0.0005316378],"genre_scores_gemma":[0.9938471,0.000011017218,0.0055931695,0.00032069845,0.000031866617,0.000103415936,0.000011967926,0.000014634081,0.00006616672],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99923676,0.000007830513,0.000187908,0.00019323734,0.00022016795,0.00015406517],"domain_scores_gemma":[0.9997101,0.00001787206,0.000023377035,0.00011323227,0.000065896944,0.00006951603],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000957251,0.00014783088,0.00010831081,0.00012988446,0.00015870758,0.0000741604,0.000052105566,0.000044270906,0.000020204352],"category_scores_gemma":[0.0000089503355,0.00014715178,0.00002669227,0.0001048873,0.000015987202,0.00026852477,2.729798e-7,0.00007070499,0.0000251297],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000078851364,0.00009162616,0.0000027852975,0.000010988961,0.000023792556,2.3024391e-7,0.000100019926,0.087081514,0.0669246,0.000013993481,0.00022452556,0.84544706],"study_design_scores_gemma":[0.0059448504,0.0039019836,0.00017935176,0.00014814398,0.00008341705,0.000006250659,0.00043385758,0.37243932,0.6134471,0.00039022017,0.0023430502,0.0006824574],"about_ca_topic_score_codex":7.740674e-7,"about_ca_topic_score_gemma":0.0000020095029,"teacher_disagreement_score":0.8806249,"about_ca_system_score_codex":0.0001417908,"about_ca_system_score_gemma":0.00000901776,"threshold_uncertainty_score":0.60006756},"labels":[],"label_agreement":null},{"id":"W2152241410","doi":"10.1109/vetec.1992.245422","title":"Performance measures for coupled digital phase-locked loops for the separation of co-channel signals","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Observability; Kalman filter; Computer science; SIGNAL (programming language); Modulation (music); Channel (broadcasting); Extended Kalman filter; Control theory (sociology); Phase (matter); Nonlinear system; Phase-locked loop; Interference (communication); Separation (statistics); Source separation; Algorithm; Mathematics; Artificial intelligence; Telecommunications; Physics; Acoustics; Machine learning; Control (management)","score_opus":0.03505776515596518,"score_gpt":0.3056002984891016,"score_spread":0.2705425333331364,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152241410","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.055072553,0.00025678374,0.94104064,0.000020082034,0.00012778626,0.00065055414,0.000046034816,0.00021624428,0.0025693488],"genre_scores_gemma":[0.9973184,0.00008697231,0.0016927187,0.000010889648,0.000016394268,0.00021651888,0.000015608812,0.000014134474,0.0006284012],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99951774,0.0000016109409,0.00017058627,0.00007946302,0.00008228178,0.00014829576],"domain_scores_gemma":[0.9996105,0.00015223984,0.00003163939,0.00012779477,0.00006682054,0.0000110228675],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000105842315,0.00009372134,0.00011612092,0.000029550785,0.0000718936,0.000016723663,0.00010132766,0.00004394322,0.000012494168],"category_scores_gemma":[0.00009678253,0.000062971616,0.000044390286,0.00006235447,0.000041344818,0.00016871103,0.0000049001524,0.00003220309,0.0000020335106],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037454558,0.00033706144,0.00029210426,0.0006132686,0.0006164347,2.9898058e-7,0.00043936243,0.6244487,0.10024701,0.011490534,0.016582306,0.24455838],"study_design_scores_gemma":[0.0012278075,0.00025017263,0.0000051929437,0.0000118123,0.000020853377,8.8057016e-7,0.0003436803,0.5918586,0.37515184,0.0011908623,0.029801486,0.00013678396],"about_ca_topic_score_codex":1.8598678e-7,"about_ca_topic_score_gemma":7.869142e-7,"teacher_disagreement_score":0.9422458,"about_ca_system_score_codex":0.000014938075,"about_ca_system_score_gemma":0.0000071645068,"threshold_uncertainty_score":0.2567908},"labels":[],"label_agreement":null},{"id":"W2152356692","doi":"10.1109/ccece.2002.1015282","title":"A simplified decision-directed threshold scheme for EPR4 channel detection","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Channel (broadcasting); Computer science; Scheme (mathematics); Equalization (audio); Polynomial; Class (philosophy); Compromise; Computational complexity theory; Algorithm; Theoretical computer science; Computer engineering; Mathematics; Telecommunications; Artificial intelligence","score_opus":0.019442476376965202,"score_gpt":0.2508772247399226,"score_spread":0.23143474836295738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152356692","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.071541645,0.00022572812,0.9149921,0.000012386602,0.0005732405,0.0003164622,0.0000046949176,0.0028882143,0.009445545],"genre_scores_gemma":[0.94735646,0.00006055937,0.052101187,0.000028745668,0.000022228576,0.00013676964,0.0000023305895,0.000025538831,0.00026617097],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993937,0.0000020028967,0.00014712132,0.00015280249,0.00007370787,0.00023065878],"domain_scores_gemma":[0.9996484,0.00006949932,0.000014036152,0.00020569602,0.00003472308,0.000027663722],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006678121,0.0001215636,0.00011365364,0.00008255091,0.00007189259,0.000015303798,0.00009505677,0.00010096161,0.000051667073],"category_scores_gemma":[0.00016884765,0.000106262836,0.000041420528,0.00018898591,0.000016989336,0.00007512765,0.00001549542,0.00008173014,0.000022424289],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021281053,0.00022598762,0.00058644376,0.00029363408,0.00047782058,0.000010484126,0.00023472433,0.053907726,0.24891071,0.09855191,0.022467619,0.57412016],"study_design_scores_gemma":[0.0011842526,0.00011228033,0.00011438425,0.000027720269,0.000014892703,0.000008592349,0.0002847796,0.18009017,0.628255,0.13403912,0.05536684,0.00050193205],"about_ca_topic_score_codex":7.3110516e-7,"about_ca_topic_score_gemma":0.0000120288305,"teacher_disagreement_score":0.8758148,"about_ca_system_score_codex":0.00003933298,"about_ca_system_score_gemma":0.0000034986263,"threshold_uncertainty_score":0.43332726},"labels":[],"label_agreement":null},{"id":"W2152591347","doi":"10.1109/jssc.2011.2169183","title":"An Adaptation Engine for a 2x Blind ADC-Based CDR in 65 nm CMOS","year":2011,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Nyquist–Shannon sampling theorem; Sampling (signal processing); Adaptation (eye); Attenuation; CMOS; Waveform; Computer science; Electronic engineering; Electrical engineering; Physics; Engineering; Telecommunications; Optics","score_opus":0.06840778928489259,"score_gpt":0.2906279196038447,"score_spread":0.2222201303189521,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152591347","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5520807,0.00025729215,0.44641924,0.000020959973,0.00071681954,0.0002226226,0.00003837084,0.000120137716,0.00012387711],"genre_scores_gemma":[0.9929212,0.00016126559,0.006688687,0.00003647141,0.00010705068,0.000020128487,0.000004009822,0.00004160476,0.000019618743],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987983,0.00001617338,0.00056042074,0.00012363431,0.00017982218,0.0003216335],"domain_scores_gemma":[0.99933887,0.00005946232,0.00018547711,0.0001751533,0.00015581363,0.0000852345],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028611257,0.00017937306,0.00028609094,0.0003870011,0.000035317928,0.00001639033,0.00028332972,0.00009847042,0.000018731746],"category_scores_gemma":[0.000059158832,0.00017088499,0.00007666261,0.00021380695,0.000039060636,0.00048230196,0.000005442075,0.00027446751,0.000004825872],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018120334,0.00029514197,0.000715834,0.00017878995,0.00011861881,0.000117147414,0.002904632,0.7542467,0.03335474,0.00008942572,0.0003330765,0.20746465],"study_design_scores_gemma":[0.01275298,0.002747611,0.005596624,0.00077843026,0.00015096611,0.000116177216,0.002532452,0.48162508,0.46987388,0.01815891,0.0043364614,0.0013304205],"about_ca_topic_score_codex":0.0000037768166,"about_ca_topic_score_gemma":0.000026852153,"teacher_disagreement_score":0.44084048,"about_ca_system_score_codex":0.00010690786,"about_ca_system_score_gemma":0.000049501487,"threshold_uncertainty_score":0.6968488},"labels":[],"label_agreement":null},{"id":"W2152797058","doi":"10.1109/mwscas.2000.952910","title":"CMOS wide-swing differential VCO for fully integrated fast PLL","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase-locked loop; PLL multibit; Voltage-controlled oscillator; CMOS; Electronic engineering; Swing; Phase detector; Charge pump; Frequency divider; Computer science; Phase frequency detector; Detector; Voltage; Electrical engineering; Phase noise; Engineering; Capacitor","score_opus":0.018135842515024585,"score_gpt":0.20799003793642093,"score_spread":0.18985419542139634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152797058","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08971647,0.00018671525,0.89553344,0.000119241384,0.00091224,0.00026198986,0.000019374716,0.0023145461,0.010935998],"genre_scores_gemma":[0.98365265,0.00007948045,0.012169247,0.0000406315,0.000052331532,0.000060823793,0.00001212976,0.000029841143,0.0039028807],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993509,0.000002484913,0.0001644169,0.00014271309,0.00007167417,0.00026781138],"domain_scores_gemma":[0.9997163,0.00004423898,0.000014713725,0.00017418203,0.000023312305,0.000027284777],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000017873987,0.00014976127,0.00014027055,0.000065344175,0.000057146615,0.000027863001,0.00016954496,0.00008450539,0.00071502326],"category_scores_gemma":[0.000046488924,0.000121443765,0.000049759517,0.00010652618,0.000030335816,0.000117256386,0.00003720673,0.000119826545,0.0000580676],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002749051,0.00015369823,0.0015197415,0.000216487,0.00027627472,0.000010273838,0.00034963305,0.007106564,0.032705653,0.0076457784,0.07749791,0.8724905],"study_design_scores_gemma":[0.0019118472,0.000256634,0.0004423676,0.0001123057,0.00005832457,0.00000702501,0.001327999,0.6690599,0.103412114,0.0037990676,0.21857373,0.0010387342],"about_ca_topic_score_codex":0.0000028521856,"about_ca_topic_score_gemma":0.000011226915,"teacher_disagreement_score":0.89393616,"about_ca_system_score_codex":0.000039562223,"about_ca_system_score_gemma":0.0000012762592,"threshold_uncertainty_score":0.78290033},"labels":[],"label_agreement":null},{"id":"W2152924671","doi":"10.1109/cicc.2011.6055389","title":"Programmable phase/frequency generator for system debug and diagnosis using the IEEE 1149.1 test bus","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Debugging; Computer hardware; Signal generator; Computer science; Chip; CMOS; Generator (circuit theory); Clock generator; Phase-locked loop; Electronic engineering; Embedded system; SIGNAL (programming language); Encoding (memory); Decoding methods; System on a chip; Engineering; Clock signal; Phase noise; Power (physics)","score_opus":0.06482738837948383,"score_gpt":0.2696776964013013,"score_spread":0.20485030802181747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152924671","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.61652213,0.0027816242,0.37289652,0.000033370667,0.00081271084,0.0014311112,0.000051411564,0.0026302068,0.0028409094],"genre_scores_gemma":[0.9072313,0.00014204625,0.09196907,0.000014839921,0.00006210805,0.00049171183,0.0000014796392,0.000028248798,0.000059205948],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99939287,0.0000038128999,0.00015616335,0.00013933163,0.000055147717,0.00025265233],"domain_scores_gemma":[0.9996429,0.00006432748,0.000025143105,0.00020723365,0.0000316174,0.00002876337],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000070472954,0.00013343977,0.00012367211,0.000034409506,0.0001363431,0.00003158354,0.00014446421,0.000061107705,0.000010767779],"category_scores_gemma":[0.000030436253,0.00008674559,0.000026291771,0.00010387848,0.000057824036,0.00012631879,0.000023808869,0.00006003889,0.000002507905],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000058185095,0.0011291893,0.10234474,0.0034340376,0.0009935931,0.00006993508,0.0019329325,0.0029984817,0.13630295,0.07308419,0.010662672,0.6669891],"study_design_scores_gemma":[0.0022748602,0.0006688757,0.00013893656,0.00022134828,0.00023166026,0.00006483461,0.0025734522,0.20686549,0.76584893,0.003281768,0.01682752,0.0010023185],"about_ca_topic_score_codex":0.000033742042,"about_ca_topic_score_gemma":0.000013690731,"teacher_disagreement_score":0.6659868,"about_ca_system_score_codex":0.000045823173,"about_ca_system_score_gemma":0.000006083738,"threshold_uncertainty_score":0.35373825},"labels":[],"label_agreement":null},{"id":"W2153004226","doi":"10.1109/test.2010.5699202","title":"A low-cost ATE phase signal generation technique for test applications","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Jitter; Electronic engineering; MATLAB; Linearity; System time; Clock rate; Compensation (psychology); Dynamic range; Computer hardware; Real-time computing; Engineering","score_opus":0.017271813158798485,"score_gpt":0.290313381294001,"score_spread":0.27304156813520253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153004226","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028798152,0.000008571435,0.9935615,0.000039347207,0.00006829901,0.0009289061,0.000041736617,0.0008283905,0.0016434038],"genre_scores_gemma":[0.84885126,0.000018048688,0.14549549,0.000030149924,0.00015444895,0.005015377,0.000064879736,0.000020351254,0.00034996832],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99963987,6.639972e-7,0.00010494177,0.0000996356,0.000035316087,0.00011959715],"domain_scores_gemma":[0.9997422,0.000030654235,0.000012856458,0.00016622158,0.000028613387,0.000019469582],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000041534648,0.00007587224,0.00005611607,0.00004363521,0.000063882486,0.000015204661,0.000102650694,0.00007400356,0.000069429465],"category_scores_gemma":[0.000017526643,0.00006858982,0.000019703715,0.00008026638,0.000025928408,0.00008088399,0.000013574291,0.000103188315,0.000018114806],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.442217e-7,0.000050092047,0.0000137071165,0.000011701634,0.0000034976988,1.1010804e-7,0.000003018255,0.00024842055,0.9134242,0.0060296366,0.0014945724,0.07872028],"study_design_scores_gemma":[0.0002140077,0.000023832572,0.0000018699903,0.0000017972627,0.0000038869284,0.0000015824504,0.0000067862666,0.037523475,0.88130707,0.0016896771,0.07913029,0.00009572661],"about_ca_topic_score_codex":5.061101e-7,"about_ca_topic_score_gemma":0.000012056072,"teacher_disagreement_score":0.84806603,"about_ca_system_score_codex":0.000012652013,"about_ca_system_score_gemma":0.0000046768178,"threshold_uncertainty_score":0.27970117},"labels":[],"label_agreement":null},{"id":"W2153506412","doi":"10.1109/jssc.2003.822898","title":"A CMOS 10-Gb/s Power-Efficient 4-PAM Transmitter","year":2004,"lang":"fr","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Transmitter; CMOS; Electrical engineering; Transmitter power output; Power (physics); Modulation (music); Voltage; Block (permutation group theory); Radio transmitter design; Electronic engineering; Pulse-amplitude modulation; Computer science; Physics; Telecommunications; Engineering; Channel (broadcasting); Pulse (music); Mathematics; Acoustics","score_opus":0.016831649733661,"score_gpt":0.26071179219510854,"score_spread":0.24388014246144754,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153506412","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.599922,0.016248392,0.36212444,0.0037267779,0.014686609,0.0003989483,0.0001989862,0.00026218846,0.0024316385],"genre_scores_gemma":[0.9908484,0.003161412,0.0022444485,0.00022903182,0.00051591475,0.0000072113808,0.0000014213555,0.00011696897,0.0028751702],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99655396,0.000044682154,0.0013519858,0.00031749776,0.0006877892,0.0010440975],"domain_scores_gemma":[0.99838173,0.000077914374,0.00048113905,0.00041366203,0.00034483874,0.00030068378],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00044673064,0.0005423499,0.0007664089,0.00043217646,0.00014443076,0.000083858555,0.000718731,0.0003158717,0.00048170242],"category_scores_gemma":[0.000073857685,0.000528694,0.00041014902,0.0005031795,0.00031927766,0.0005104349,0.000038277685,0.0011209114,0.00038250306],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000041754887,0.00058779644,0.000055199947,0.0003328917,0.00056868815,0.0015728037,0.0037130117,0.865123,0.029790388,0.0005760781,0.005285638,0.09235277],"study_design_scores_gemma":[0.016408239,0.0042430502,0.0020239758,0.0073480783,0.0009842864,0.006284233,0.0031797425,0.0038558785,0.48456177,0.056571368,0.41062275,0.0039166384],"about_ca_topic_score_codex":0.000010433193,"about_ca_topic_score_gemma":0.000004637479,"teacher_disagreement_score":0.8612671,"about_ca_system_score_codex":0.0007621551,"about_ca_system_score_gemma":0.00020486333,"threshold_uncertainty_score":0.99971646},"labels":[],"label_agreement":null},{"id":"W2153684021","doi":"10.1109/pacrim.1989.48375","title":"Characterization and simulation of a multi-sampling digital tanlock loop","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Quantization (signal processing); Computer science; Phase-locked loop; Sampling (signal processing); Loop (graph theory); Additive white Gaussian noise; White noise; Gaussian; Algorithm; Mathematics; Telecommunications; Detector; Physics","score_opus":0.028596089453554137,"score_gpt":0.263444307050383,"score_spread":0.2348482175968289,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153684021","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4420967,0.000020946709,0.55740976,0.0000011010442,0.000026492617,0.00003283287,0.0000028279485,0.000120349985,0.00028899737],"genre_scores_gemma":[0.9936642,0.000027966626,0.0061224224,0.0000025781587,0.0000027342858,0.0000018409647,0.000007565729,0.000006219581,0.0001644664],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9997781,0.0000010484381,0.0000863326,0.000049236467,0.000029661302,0.000055631004],"domain_scores_gemma":[0.99989724,0.00001578117,0.000013387656,0.000053231954,0.0000125544,0.000007817507],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00001307606,0.000044998622,0.000051437484,0.000030776144,0.000011970619,0.000010254851,0.000018635621,0.000028217743,0.000009713307],"category_scores_gemma":[0.000044399516,0.000041297837,0.0000063052125,0.000055935856,0.000013537102,0.00017124512,0.000007680741,0.000023200606,0.0000016406034],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000036780323,0.000042794232,0.012314709,0.000092098875,0.00003072649,5.040256e-7,0.00013186742,0.6214588,0.17716065,0.0030446548,0.0000023314612,0.18571715],"study_design_scores_gemma":[0.0003556124,0.000024765044,0.002365162,0.000021500367,0.000005207392,0.0000012185741,0.00015820572,0.9202001,0.071974516,0.00041131367,0.0043177814,0.00016461516],"about_ca_topic_score_codex":1.0987275e-7,"about_ca_topic_score_gemma":1.763986e-7,"teacher_disagreement_score":0.5515675,"about_ca_system_score_codex":0.000006267839,"about_ca_system_score_gemma":9.545196e-7,"threshold_uncertainty_score":0.1684077},"labels":[],"label_agreement":null},{"id":"W2155089828","doi":"10.1109/ecce.2011.6064180","title":"Comparison of two methods for addressing DC component in phase-locked loop (PLL) systems","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Phase-locked loop; PLL multibit; Control theory (sociology); Converters; Component (thermodynamics); Transient (computer programming); Computer science; SIGNAL (programming language); Electronic engineering; Filter (signal processing); Block (permutation group theory); DC bias; Loop (graph theory); Engineering; Voltage; Physics; Mathematics; Electrical engineering; Phase noise","score_opus":0.23108942092027132,"score_gpt":0.46372152122732363,"score_spread":0.2326321003070523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155089828","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13207893,0.0013187904,0.8612475,0.0000034008492,0.00042943328,0.00035547718,0.0000062419836,0.00039424925,0.0041660233],"genre_scores_gemma":[0.7212481,0.000013505194,0.27860063,0.0000022796276,0.000011544835,0.000055773773,0.0000044276394,0.0000149972175,0.000048762955],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99915713,0.000022925726,0.00042064034,0.00012482205,0.00006162912,0.00021283628],"domain_scores_gemma":[0.9995782,0.00010254586,0.00006528628,0.00020490469,0.000027355096,0.000021701562],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021242588,0.00012559141,0.00036841872,0.00012698787,0.000023690372,0.000007172594,0.0001812652,0.00006361618,0.00002376143],"category_scores_gemma":[0.00002814052,0.000110011984,0.000036518708,0.00012385455,0.000048246795,0.0000827465,0.000042965,0.000099055425,0.000001912615],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014304499,0.0010490984,0.009348949,0.0013247182,0.00024888635,0.0000038460835,0.0020998782,0.037149444,0.31796744,0.032727703,0.0010950082,0.596842],"study_design_scores_gemma":[0.001686841,0.00012289986,0.00008706729,0.00014155668,0.000019152745,0.0000011831492,0.0015240499,0.5011337,0.49135378,0.0011406979,0.0025791829,0.00020993617],"about_ca_topic_score_codex":0.000046536246,"about_ca_topic_score_gemma":0.000009139454,"teacher_disagreement_score":0.596632,"about_ca_system_score_codex":0.000043528147,"about_ca_system_score_gemma":0.0000038209987,"threshold_uncertainty_score":0.44861585},"labels":[],"label_agreement":null},{"id":"W2155345676","doi":"10.1109/bipol.1995.493888","title":"A 155.52 Mb/s BiCMOS twisted-pair transceiver","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"BiCMOS; Transceiver; Equalization (audio); Decoding methods; Computer science; Electrical engineering; Electronic engineering; Telecommunications; Engineering; Transistor; Voltage; CMOS","score_opus":0.016306141823609975,"score_gpt":0.1708819530977205,"score_spread":0.15457581127411052,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155345676","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27533597,0.003481628,0.12093773,0.0010766159,0.0011410865,0.000504124,0.00002379426,0.014477341,0.5830217],"genre_scores_gemma":[0.9878806,0.0002487185,0.0044895853,0.000087774984,0.000030313264,0.000017853745,0.0000013420721,0.000021548822,0.0072222664],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99944496,0.0000028068023,0.00012137976,0.000119410855,0.00008825732,0.0002232061],"domain_scores_gemma":[0.9997319,0.000015056572,0.000007238633,0.00020794335,0.000009428018,0.000028413271],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000018695358,0.0001211043,0.000104893785,0.000058703372,0.00003303824,0.0000113308715,0.00015700658,0.00007438646,0.0017625671],"category_scores_gemma":[0.000007259955,0.000103458464,0.00004164976,0.00014902002,0.000043127828,0.000114701834,0.000012904737,0.0001177648,0.00047896424],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010131546,0.00025194496,0.0032499097,0.00024579783,0.00029801743,0.00011611073,0.0012719636,0.017025666,0.022959271,0.016636753,0.22567609,0.71225834],"study_design_scores_gemma":[0.0010293279,0.00012339275,0.00070250226,0.000045605015,0.000032254058,0.000027317832,0.0005229069,0.09077552,0.05485844,0.002580001,0.8484922,0.00081053656],"about_ca_topic_score_codex":0.000002252737,"about_ca_topic_score_gemma":0.0000048755687,"teacher_disagreement_score":0.7125446,"about_ca_system_score_codex":0.000027904158,"about_ca_system_score_gemma":7.446347e-7,"threshold_uncertainty_score":0.99915},"labels":[],"label_agreement":null},{"id":"W2155836454","doi":"10.1109/ccece.2005.1556984","title":"Phase-locked loop synchronization with gated control","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Phase-locked loop; Control theory (sociology); SIGNAL (programming language); Synchronization (alternating current); Phase detector; Phase (matter); Phase synchronization; Phase angle (astronomy); Transient (computer programming); Computer science; Amplitude; Loop (graph theory); Controller (irrigation); Line (geometry); Power (physics); Voltage; Physics; Engineering; Channel (broadcasting); Mathematics; Telecommunications; Optics; Electrical engineering; Control (management)","score_opus":0.004124574443152588,"score_gpt":0.20541023582524584,"score_spread":0.20128566138209325,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155836454","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11064156,0.00013412187,0.8748402,0.00004114904,0.00005701151,0.00012509919,0.000004178093,0.0018571124,0.012299579],"genre_scores_gemma":[0.9956389,0.000011484512,0.0034796435,0.000018919338,0.00002335712,0.000009942788,0.000018931292,0.000015210826,0.0007836274],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99963933,0.0000020331333,0.00008884037,0.00007535604,0.000061510334,0.00013292024],"domain_scores_gemma":[0.999842,0.000009425781,0.00001159649,0.00010564978,0.000021718468,0.00000961551],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000013536762,0.000081996506,0.000077197794,0.000037613176,0.00002727687,0.000011338336,0.00005717146,0.000038098293,0.00009486119],"category_scores_gemma":[0.0000035632168,0.00006127917,0.000008018319,0.00013431915,0.000029342662,0.00008476429,0.00000494141,0.000045917095,0.000024475661],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011330043,0.00063538953,0.0052012145,0.00012300958,0.00025671173,0.000051200725,0.000034321707,0.6861279,0.047627956,0.029422784,0.027079377,0.20332682],"study_design_scores_gemma":[0.01106952,0.00047880292,0.0002581193,0.00004420382,0.00005500527,0.000013412949,0.00013336628,0.81467044,0.1369974,0.0020530543,0.033597395,0.000629288],"about_ca_topic_score_codex":0.0000068393606,"about_ca_topic_score_gemma":0.000012079418,"teacher_disagreement_score":0.8849973,"about_ca_system_score_codex":0.000030766532,"about_ca_system_score_gemma":0.0000031164343,"threshold_uncertainty_score":0.2498892},"labels":[],"label_agreement":null},{"id":"W2155998226","doi":"10.1109/newcas.2006.250932","title":"A Fully Differential 24GHz Transmit PLL in a 0.13&amp;#x003BC;m CMOS Technology","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; CMOS; Phase noise; Charge pump; PLL multibit; Electrical engineering; Electronic engineering; Bandwidth (computing); Settling time; Voltage; Engineering; Physics; Telecommunications; Capacitor","score_opus":0.005744951072234352,"score_gpt":0.1999646400901012,"score_spread":0.19421968901786685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155998226","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7777702,0.00043979066,0.19872285,0.00033855325,0.00025930145,0.00023855544,0.000009298748,0.002935715,0.019285709],"genre_scores_gemma":[0.98866373,0.00007683863,0.008990324,0.000016970509,0.000040383777,0.000083002036,0.000010552897,0.00003095635,0.0020872185],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989566,0.0000047885337,0.00028551227,0.00022292315,0.000110322515,0.00041981507],"domain_scores_gemma":[0.999638,0.000017004379,0.000017277973,0.00029547166,0.0000136113,0.000018619157],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000027772308,0.0002078096,0.0002306879,0.00035928807,0.00003337172,0.000016080356,0.00028343225,0.00024190785,0.00029341245],"category_scores_gemma":[0.000010642798,0.00018696461,0.00004542955,0.0004642816,0.00009277371,0.000095942036,0.0000501303,0.00028722835,0.000085714426],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011493291,0.0010410377,0.04486402,0.00045741352,0.00023864044,0.00015749325,0.00032555233,0.037241228,0.26503968,0.14504488,0.014803253,0.49067187],"study_design_scores_gemma":[0.006899682,0.00036238105,0.014799218,0.0002453772,0.000086706656,0.00009448553,0.00093375973,0.023936301,0.16470294,0.19489433,0.5899869,0.0030578605],"about_ca_topic_score_codex":0.00006618415,"about_ca_topic_score_gemma":0.000995266,"teacher_disagreement_score":0.5751837,"about_ca_system_score_codex":0.000063865074,"about_ca_system_score_gemma":0.000005937035,"threshold_uncertainty_score":0.7624195},"labels":[],"label_agreement":null},{"id":"W2156149621","doi":"10.1145/505306.505342","title":"A low power direct digital frequency synthesizer with 60 dBc spectral purity","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"dBc; Direct digital synthesizer; Frequency synthesizer; CMOS; Electronic engineering; Computer science; Low-power electronics; Transceiver; Power (physics); Nyquist frequency; Electrical engineering; Clock rate; Application-specific integrated circuit; Digital-to-analog converter; Engineering; Phase noise; Phase-locked loop; Physics; Power consumption; Bandwidth (computing); Telecommunications; Voltage","score_opus":0.006790243608338106,"score_gpt":0.1762050961609316,"score_spread":0.1694148525525935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156149621","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28255758,0.00048251823,0.0071154875,0.0001645977,0.00017535196,0.0001725167,0.000021793156,0.0030972683,0.7062129],"genre_scores_gemma":[0.99424434,0.00007725503,0.0034789995,0.000019530631,0.000022899208,0.00001464761,0.0000011854921,0.00002543836,0.0021156785],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993062,0.0000021809117,0.00011415667,0.0001632334,0.00012131635,0.0002929379],"domain_scores_gemma":[0.99965334,0.00002911107,0.000012408595,0.0002560859,0.000011503852,0.000037534912],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000016180342,0.00016302118,0.0001428531,0.000047711288,0.000035891895,0.000053551015,0.00015848385,0.000059928472,0.001251295],"category_scores_gemma":[0.000029082179,0.00011755867,0.000033759497,0.00013289278,0.00007192043,0.00034744182,0.000024373447,0.00013043478,0.00022451287],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016626279,0.003943715,0.077170715,0.0009087441,0.004490972,0.0039894395,0.0031780552,0.02054302,0.027895747,0.09250208,0.12954514,0.63566613],"study_design_scores_gemma":[0.0070056464,0.0035144684,0.022426168,0.0011087265,0.00030362984,0.0006591766,0.0032561403,0.047601152,0.59922457,0.07065605,0.23231071,0.0119335735],"about_ca_topic_score_codex":0.00000213782,"about_ca_topic_score_gemma":0.0000051875454,"teacher_disagreement_score":0.7116868,"about_ca_system_score_codex":0.0000451913,"about_ca_system_score_gemma":0.0000017825336,"threshold_uncertainty_score":0.9996617},"labels":[],"label_agreement":null},{"id":"W2156456006","doi":"10.1109/cicc.2003.1249408","title":"A -107dBe, 10kHz carrier offset 2-GHz DLL-based frequency synthesizer","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"dBc; Phase noise; Jitter; Frequency synthesizer; Comparator; CMOS; Frequency offset; Offset (computer science); Phase-locked loop; Electrical engineering; Materials science; Electronic engineering; Optoelectronics; Computer science; Voltage; Engineering; Orthogonal frequency-division multiplexing","score_opus":0.008212442363358208,"score_gpt":0.20966100776914923,"score_spread":0.201448565405791,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156456006","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47699764,0.0013457054,0.36389363,0.0013532905,0.0013885016,0.00066294166,0.000119535085,0.009856843,0.14438193],"genre_scores_gemma":[0.9693468,0.000043376447,0.029948045,0.00017931437,0.000035526067,0.000049412993,0.000007668848,0.0000331132,0.00035671116],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992048,0.0000043060795,0.00018153554,0.00017342054,0.00013858208,0.00029731373],"domain_scores_gemma":[0.99952596,0.000030251473,0.000017688862,0.00035715484,0.00002210599,0.00004682044],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000047590343,0.00017646838,0.0001540341,0.000089098525,0.000055478853,0.000018440698,0.0002167709,0.00011486592,0.0003927776],"category_scores_gemma":[0.000055426477,0.00014923824,0.000052530413,0.00018320607,0.000068172834,0.00013731969,0.00002605847,0.00015222203,0.0001399023],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053822234,0.00050610706,0.007423975,0.00057790405,0.0005817959,0.00033895834,0.00054631586,0.5559425,0.089203626,0.1635712,0.020053633,0.16120018],"study_design_scores_gemma":[0.003641675,0.00032177666,0.0024541009,0.00032135932,0.00010918406,0.000032083106,0.00087381556,0.013620237,0.7191446,0.12695041,0.1300541,0.0024766554],"about_ca_topic_score_codex":0.000025367393,"about_ca_topic_score_gemma":0.000023115379,"teacher_disagreement_score":0.629941,"about_ca_system_score_codex":0.00011170713,"about_ca_system_score_gemma":0.000022560525,"threshold_uncertainty_score":0.6085759},"labels":[],"label_agreement":null},{"id":"W2156550596","doi":"10.1109/iscas.2003.1205656","title":"Analysis of timing jitter in ring oscillators due to power supply noise","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; Inverter; CMOS; Electronic engineering; Spice; Noise (video); Computer science; Power (physics); Phase noise; Electrical engineering; Control theory (sociology); Engineering; Physics; Voltage","score_opus":0.00988174560636138,"score_gpt":0.23708422349488115,"score_spread":0.22720247788851977,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156550596","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.960677,0.000045239445,0.022690348,0.000020554062,0.000081638595,0.000057923175,0.0000023697646,0.00015765615,0.016267229],"genre_scores_gemma":[0.990888,0.000008483667,0.008891005,0.000036667345,0.0000017709265,0.000006682137,7.410822e-7,0.000009687047,0.00015695598],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99945503,0.0000043673986,0.0001772444,0.000112029506,0.00007810738,0.00017321078],"domain_scores_gemma":[0.99974096,0.000022386026,0.000011867371,0.00019117094,0.000011035444,0.000022567585],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006838309,0.000085859865,0.00019353804,0.00047774144,0.000010633678,0.000005583997,0.00008944482,0.000043291737,0.00030500576],"category_scores_gemma":[0.000041969386,0.00007819781,0.000042292977,0.00090251275,0.000012239784,0.000065814,0.000027745453,0.00006184444,0.000012303353],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004639151,0.000038007845,0.36199898,0.000029878442,0.00043549424,0.000021011225,0.0006829379,0.61200047,0.012826225,0.0046982747,0.0003922927,0.0068718],"study_design_scores_gemma":[0.0015154969,0.00021603296,0.35040006,0.00018882737,0.00055785227,0.00000910331,0.005940648,0.09073153,0.51389134,0.0019394313,0.032414652,0.002195033],"about_ca_topic_score_codex":0.000009449181,"about_ca_topic_score_gemma":0.0000413224,"teacher_disagreement_score":0.5212689,"about_ca_system_score_codex":0.0000406912,"about_ca_system_score_gemma":0.000002108742,"threshold_uncertainty_score":0.3339599},"labels":[],"label_agreement":null},{"id":"W2157372760","doi":"10.1109/ismvl.2013.19","title":"Comparing Performance of a Multiple-Valued Time-Based Serial Data Link with Other Serial Links","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"SerDes; Serial communication; Jitter; Computer science; Link (geometry); Computer hardware; Bandwidth (computing); Signal integrity; Field-programmable gate array; Real-time computing; Embedded system; Computer network; Telecommunications","score_opus":0.030090013890399114,"score_gpt":0.23396892308222164,"score_spread":0.20387890919182253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157372760","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9740458,0.000023958399,0.022163175,0.00003509452,0.00021063516,0.00031784354,0.000019639034,0.00078329735,0.0024005552],"genre_scores_gemma":[0.9320185,0.0000056969598,0.067515254,0.000025754709,0.000119133365,0.000025983756,0.000041635194,0.000033197768,0.0002148192],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99921995,0.000006860936,0.00022424656,0.00018826977,0.00013066044,0.00022998358],"domain_scores_gemma":[0.9991876,0.00003246988,0.000044990542,0.00066693756,0.000038283983,0.000029739504],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000684645,0.00016345683,0.00022854935,0.0000559459,0.000035886027,0.000023511735,0.00048885966,0.00013352792,0.00036652377],"category_scores_gemma":[0.000021342088,0.00012279062,0.000015658508,0.00011229471,0.00008074912,0.0003429272,0.00013823586,0.00020197638,0.00010840553],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006755445,0.00019743529,0.08842783,0.0006759118,0.00042399726,0.0000024899684,0.00019300693,0.7420481,0.11942561,0.00021798005,0.0045377556,0.04317439],"study_design_scores_gemma":[0.0013414555,0.00011971308,0.0011213986,0.0000646847,0.000012882077,8.268028e-7,0.000028576007,0.950043,0.045023814,0.000012290831,0.0020251684,0.00020616928],"about_ca_topic_score_codex":0.000054158856,"about_ca_topic_score_gemma":0.000023469504,"teacher_disagreement_score":0.20799497,"about_ca_system_score_codex":0.000018813673,"about_ca_system_score_gemma":0.000013626479,"threshold_uncertainty_score":0.5007256},"labels":[],"label_agreement":null},{"id":"W2157461133","doi":"10.1109/82.924072","title":"Differential signaling with a reduced number of signal paths","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Viterbi algorithm; SIGNAL (programming language); Viterbi decoder; Encoder; Computer science; Algorithm; Transmitter; Noise (video); Differential (mechanical device); Sequence (biology); Decoding methods; Electronic engineering; Mathematics; Telecommunications; Channel (broadcasting); Physics; Engineering; Artificial intelligence","score_opus":0.01625076950116733,"score_gpt":0.2266688635296004,"score_spread":0.21041809402843306,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157461133","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5022696,0.0003207868,0.49578828,0.0000032490598,0.000049936327,0.00009246175,0.000021918819,0.0001472946,0.0013064699],"genre_scores_gemma":[0.9996323,0.000083328596,0.000029490688,0.000004418346,0.000036685466,0.000020528501,0.0000032578002,0.000026780812,0.00016319362],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99897027,0.00000908415,0.00031385449,0.00024601936,0.00020707284,0.0002537179],"domain_scores_gemma":[0.99966866,0.000041421557,0.00006979007,0.000083259365,0.000053916545,0.00008294457],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000043669446,0.00022952084,0.00031013286,0.000110806475,0.0002775394,0.00016647618,0.000072573705,0.0001027124,0.000020887323],"category_scores_gemma":[0.000001071357,0.00018066289,0.000039659015,0.0002154313,0.00013646047,0.0004490172,0.000002202342,0.00018312903,9.680748e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006123058,0.00017612572,0.0007334447,0.0005625992,0.0001719296,0.000030759606,0.0005350686,0.028915329,0.029272687,0.00014064503,0.0000065021895,0.9393937],"study_design_scores_gemma":[0.011171677,0.005122147,0.0009539476,0.011031114,0.0011198455,0.0041784304,0.016767845,0.7391182,0.19645004,0.005136315,0.0024659634,0.0064844796],"about_ca_topic_score_codex":0.000007322894,"about_ca_topic_score_gemma":0.000001646264,"teacher_disagreement_score":0.9329092,"about_ca_system_score_codex":0.000021646983,"about_ca_system_score_gemma":0.000017415627,"threshold_uncertainty_score":0.7367219},"labels":[],"label_agreement":null},{"id":"W2157477413","doi":"10.1109/iscas.2003.1206217","title":"Time domain response and sensitivity of periodically switched nonlinear circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Sensitivity (control systems); Electronic circuit; Nonlinear system; Computer science; Spice; Volterra series; Time domain; Frequency domain; Series (stratigraphy); Domain (mathematical analysis); Control theory (sociology); Algorithm; Electronic engineering; Mathematics; Engineering; Artificial intelligence; Physics; Electrical engineering","score_opus":0.00790807083086574,"score_gpt":0.2181268395554116,"score_spread":0.21021876872454587,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157477413","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97510564,0.00008117527,0.02086918,0.000040999505,0.000030328174,0.00006326649,0.000006084241,0.0002900506,0.0035132682],"genre_scores_gemma":[0.979839,0.000026510008,0.019810626,0.00001909642,0.000004118904,0.0000021569392,7.6173393e-7,0.000010427658,0.00028726747],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995467,0.000039189523,0.00011856854,0.00009517576,0.000072462346,0.00012792097],"domain_scores_gemma":[0.99967146,0.00012405789,0.00001348997,0.00014725915,0.000016744292,0.000026962167],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033895925,0.00008383342,0.00013252962,0.000044752458,0.00002457741,0.0000057203506,0.00002735601,0.00006539018,0.00006793572],"category_scores_gemma":[0.00022275129,0.000074117925,0.000016923479,0.00008585687,0.00011070108,0.000049627455,0.000020136582,0.00007514019,0.00001566116],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004008953,0.000042667853,0.00088301516,0.00004349496,0.000044428947,0.0000426344,0.00023484668,0.0005511345,0.9841372,0.0016524723,0.00021711743,0.012110902],"study_design_scores_gemma":[0.0023203292,0.000386363,0.013877589,0.000095127805,0.00003761752,0.00023524452,0.0015342762,0.035714228,0.8902287,0.005367213,0.049096253,0.0011070992],"about_ca_topic_score_codex":7.4184504e-7,"about_ca_topic_score_gemma":0.0000014730907,"teacher_disagreement_score":0.09390853,"about_ca_system_score_codex":0.000013885488,"about_ca_system_score_gemma":0.000009271989,"threshold_uncertainty_score":0.3022441},"labels":[],"label_agreement":null},{"id":"W2158679064","doi":"10.1109/iraniancee.2010.5507038","title":"Locking time of oscillators under external frequency injection","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Iran Telecommunication Research Center; University of Toronto","keywords":"Injection locking; Time–frequency analysis; Time domain; Control theory (sociology); Computer science; Work (physics); Quality (philosophy); Frequency domain; Physics; Quantum mechanics; Telecommunications","score_opus":0.0058091166245690384,"score_gpt":0.21427033847228094,"score_spread":0.2084612218477119,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158679064","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9023068,0.000039659983,0.07717069,0.000007845025,0.0004616238,0.000035242403,9.827356e-7,0.0005313528,0.019445775],"genre_scores_gemma":[0.9880024,0.000009325783,0.011661398,0.0000070787464,0.000029231496,0.0000019943175,4.0325384e-7,0.000009122624,0.00027901665],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99967927,0.0000012516598,0.000101386475,0.000060618262,0.00006460908,0.00009285643],"domain_scores_gemma":[0.9998249,0.000010315014,0.00001537755,0.00012358984,0.000013917478,0.000011901635],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003058238,0.000058996993,0.0000633874,0.000057163703,0.000018015182,0.0000047953954,0.00008050271,0.00006170942,0.0003662543],"category_scores_gemma":[0.000011197529,0.00005091878,0.00001754749,0.00008203772,0.00003388136,0.00009027241,0.00001993648,0.0001237339,0.000033382887],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013452325,0.0000140301645,0.010725069,0.0000213519,0.000024063449,9.405766e-7,0.000045920828,0.0090740025,0.9330614,0.019430192,0.00026621926,0.027335444],"study_design_scores_gemma":[0.0003721273,0.00010844069,0.010038188,0.000046513127,0.000016363238,0.000029872437,0.00029307403,0.022704609,0.86361164,0.10088082,0.0014400233,0.00045833623],"about_ca_topic_score_codex":0.000009299001,"about_ca_topic_score_gemma":0.000008735057,"teacher_disagreement_score":0.08569561,"about_ca_system_score_codex":0.000012893094,"about_ca_system_score_gemma":0.0000028132558,"threshold_uncertainty_score":0.40102276},"labels":[],"label_agreement":null},{"id":"W2158959564","doi":"10.1109/tvlsi.2003.810787","title":"A digitally programmable delay element: design and analysis","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":168,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Delay calculation; Group delay and phase delay; Elmore delay; Delay-locked loop; Computer science; Electronic engineering; Propagation delay; Digital delay line; Electronic circuit; Static timing analysis; Delay line oscillator; Control theory (sociology); Engineering; Electrical engineering; Digital signal processing; Digital signal; Telecommunications; Phase-locked loop; Control (management)","score_opus":0.012512446885182549,"score_gpt":0.22598974151524692,"score_spread":0.21347729463006437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158959564","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010804052,0.0003473234,0.9856802,0.000010578743,0.0006213541,0.0005971813,0.000071735914,0.000763119,0.0011044267],"genre_scores_gemma":[0.99073493,0.00020487173,0.0075815474,0.00001267415,0.000013471954,0.00039837984,0.000017022794,0.000033367658,0.0010037477],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998566,0.000072710434,0.0004333182,0.00031403493,0.00024624905,0.00036773246],"domain_scores_gemma":[0.99938,0.000070138696,0.000060072445,0.0003306712,0.00008079899,0.0000783292],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028740283,0.00027107346,0.0003194159,0.00039902295,0.00021229892,0.00018325243,0.00012249328,0.00015656557,0.000047865175],"category_scores_gemma":[0.000008450117,0.0002414315,0.00012580479,0.00079987844,0.000048898648,0.0004569827,9.958108e-7,0.00024642775,0.000030737963],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033783883,0.00026985558,0.00018368874,0.00008748646,0.0010244189,0.0000091202755,0.00039432332,0.9711168,0.0014901737,0.0010651068,0.00033287198,0.023992362],"study_design_scores_gemma":[0.0012168143,0.00040390503,0.000041954,0.00016784346,0.00068960834,0.00004320667,0.0030743154,0.89897496,0.06816996,0.00036665518,0.02595359,0.00089717127],"about_ca_topic_score_codex":0.00001051727,"about_ca_topic_score_gemma":0.000077111734,"teacher_disagreement_score":0.9799309,"about_ca_system_score_codex":0.00014310588,"about_ca_system_score_gemma":0.000016568094,"threshold_uncertainty_score":0.9845291},"labels":[],"label_agreement":null},{"id":"W2159251183","doi":"10.1109/tcsi.2009.2019391","title":"Multi-Gb/s Bit-by-Bit Receiver Architectures for 1-D Partial-Response Channels","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Chip; Sensitivity (control systems); Computer science; Settling time; Electronic engineering; Computer hardware; Bit (key); Engineering; Telecommunications; Step response","score_opus":0.01846685512481218,"score_gpt":0.23788205054953737,"score_spread":0.2194151954247252,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159251183","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20957956,0.0016375837,0.78403527,0.0003134057,0.0017911318,0.0011488551,0.00022756911,0.0010594527,0.00020717882],"genre_scores_gemma":[0.99791056,0.00018605484,0.00026357672,0.00008091445,0.00004934848,0.00017465792,0.0000034895568,0.000038307586,0.0012930706],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99879533,0.00004875819,0.0002862235,0.0003271032,0.00016335833,0.00037921112],"domain_scores_gemma":[0.9994037,0.00010528467,0.000041818872,0.00029981867,0.00003084666,0.000118526004],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019663527,0.00027690612,0.00030206508,0.00016647545,0.00024166338,0.000064286425,0.00014779861,0.0001901936,0.0000110745],"category_scores_gemma":[0.00001741107,0.00024626876,0.00010647647,0.00015006881,0.00008594251,0.000058509137,6.4381175e-7,0.00018971284,0.0000056284052],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013859697,0.0001314518,0.000004389297,0.00015885195,0.0002181148,0.000008837118,0.0006437296,0.3312036,0.41871005,0.00009583899,0.00087576255,0.24781074],"study_design_scores_gemma":[0.0075617335,0.00253479,0.00036450854,0.00092459784,0.000341832,0.000199201,0.002405264,0.19362359,0.57304937,0.0005129455,0.21547994,0.0030022594],"about_ca_topic_score_codex":0.000005083036,"about_ca_topic_score_gemma":0.0000025470556,"teacher_disagreement_score":0.78833103,"about_ca_system_score_codex":0.00006374348,"about_ca_system_score_gemma":0.000011499956,"threshold_uncertainty_score":0.9999989},"labels":[],"label_agreement":null},{"id":"W2159468381","doi":"10.1109/icccas.2008.4657843","title":"Decision-Feedback-Equalizer for 10-Gb/s backplane transceivers for highly lossy 56-inch channels","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Backplane; Intersymbol interference; Adaptive equalizer; Electronic engineering; Transceiver; Amplifier; Computer science; CMOS; Equalization (audio); Filter (signal processing); Variable-gain amplifier; Channel (broadcasting); Engineering; Electrical engineering; Operational amplifier; Telecommunications; Computer hardware","score_opus":0.030093267199358446,"score_gpt":0.258963931239099,"score_spread":0.22887066403974055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159468381","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041241646,0.00057792827,0.9427309,0.00027119066,0.0016698265,0.0012714408,0.00026803178,0.0020112523,0.009957779],"genre_scores_gemma":[0.86698437,0.0008037493,0.115827255,0.00012012478,0.0002606346,0.00041708595,0.0000960986,0.00009995644,0.015390756],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9987905,0.0000034410302,0.00030394358,0.00027859397,0.00015899714,0.00046453415],"domain_scores_gemma":[0.99927014,0.00028174272,0.000028614651,0.00028540049,0.000069639034,0.00006447378],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008465764,0.0002476201,0.00028665282,0.00012565096,0.00016699331,0.00001766267,0.00031755457,0.00018459735,0.0003532382],"category_scores_gemma":[0.00006430467,0.00021351117,0.00017206401,0.00015026437,0.00008704043,0.00020359056,0.000016105161,0.000086965956,0.00010179592],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007855302,0.00025870363,0.00011692056,0.0006350315,0.0007176919,0.00003688869,0.00093306793,0.07511381,0.009622832,0.04101008,0.6924506,0.17831886],"study_design_scores_gemma":[0.0032017003,0.0003682543,0.000040149487,0.000058142712,0.000047639685,0.000018476347,0.0002671306,0.013214747,0.055134676,0.01298181,0.9139672,0.00070010306],"about_ca_topic_score_codex":0.0000033886047,"about_ca_topic_score_gemma":0.000005948435,"teacher_disagreement_score":0.82690364,"about_ca_system_score_codex":0.000060411672,"about_ca_system_score_gemma":0.000012626344,"threshold_uncertainty_score":0.8706733},"labels":[],"label_agreement":null},{"id":"W2159689158","doi":"10.1109/ismvl.2012.16","title":"Multiple-Valued Time-Based Architecture for Serial Communication Links","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"SerDes; Computer science; Serial communication; Bandwidth (computing); SIGNAL (programming language); CMOS; Computer hardware; Energy consumption; Channel (broadcasting); Architecture; Chip; Electronic engineering; Cadence; Power consumption; Embedded system; Power (physics); Engineering; Electrical engineering; Telecommunications","score_opus":0.016111445206287336,"score_gpt":0.25182015043085343,"score_spread":0.2357087052245661,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159689158","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06954172,0.00042157553,0.92259794,0.00025776713,0.00038587576,0.0005301779,0.000027647846,0.0022020184,0.0040352913],"genre_scores_gemma":[0.7720985,0.00000811917,0.22731517,0.00007252271,0.000080649945,0.00009059733,0.00005768424,0.00002065291,0.00025614217],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995912,0.000007378338,0.00010186299,0.00005522691,0.000046466725,0.00019788525],"domain_scores_gemma":[0.99955964,0.00010124126,0.00001487492,0.00028410272,0.000014904948,0.000025257663],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000077219665,0.00008965242,0.00008499544,0.000037828482,0.000053781525,0.000008741848,0.0001653473,0.00013815338,0.000058552258],"category_scores_gemma":[0.00006519151,0.00007594906,0.00003256471,0.000049590286,0.000029318879,0.00007547708,0.000029103529,0.00015072343,0.00003352608],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032798396,0.00040267504,0.0047429954,0.00043145404,0.00028165765,3.793406e-7,0.0011038745,0.4264935,0.10270565,0.01201597,0.039847203,0.41164666],"study_design_scores_gemma":[0.0028292935,0.00010987833,0.0006088071,0.0000472175,0.000040759172,0.0000017517706,0.00016919994,0.5009228,0.2421079,0.0036283839,0.24889094,0.0006430705],"about_ca_topic_score_codex":0.000001527432,"about_ca_topic_score_gemma":0.000003528082,"teacher_disagreement_score":0.7025567,"about_ca_system_score_codex":0.000024167255,"about_ca_system_score_gemma":0.0000028322427,"threshold_uncertainty_score":0.30971125},"labels":[],"label_agreement":null},{"id":"W2161141116","doi":"10.1109/ccece.2004.1349715","title":"A 100 MHz-1GHz on-chip-programmable phase-locked loop","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Chip; Electronic engineering; Phase noise; Computer science; SIGNAL (programming language); Noise (video); Transfer function; Voltage; Direct digital synthesizer; Electrical engineering; Engineering; Frequency synthesizer","score_opus":0.02121803102209956,"score_gpt":0.27518557147464606,"score_spread":0.2539675404525465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161141116","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.72593725,0.0005263732,0.1462167,0.00049001613,0.00079417037,0.00051603053,0.000012223215,0.008718394,0.11678887],"genre_scores_gemma":[0.96965057,0.00012717754,0.027610168,0.00012900321,0.000050851908,0.000058233083,0.000008988691,0.000037895068,0.0023271055],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99920106,0.0000021800092,0.00015447859,0.00017191036,0.00012493134,0.00034543226],"domain_scores_gemma":[0.99959844,0.0000145740905,0.000014448249,0.00031321467,0.0000137061215,0.000045589917],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003555633,0.00016850929,0.00014331148,0.00008386275,0.000060539816,0.000026761454,0.00020112714,0.000083534826,0.00018674402],"category_scores_gemma":[0.000019684363,0.00014083552,0.00004385281,0.00021090708,0.000052634135,0.000108138905,0.00004004866,0.0001662323,0.00035649518],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000072258525,0.0009677175,0.00017267259,0.00012944531,0.00026807495,0.00008337941,0.00022246108,0.14591259,0.02203821,0.0782865,0.0077923825,0.7440543],"study_design_scores_gemma":[0.0083966665,0.0013238253,0.00005613371,0.0001563726,0.00004409181,0.000025852576,0.00081152905,0.009286761,0.48297277,0.06944658,0.42611578,0.0013636241],"about_ca_topic_score_codex":0.000011960336,"about_ca_topic_score_gemma":0.000008585039,"teacher_disagreement_score":0.7426907,"about_ca_system_score_codex":0.0000793374,"about_ca_system_score_gemma":0.000008587336,"threshold_uncertainty_score":0.57431054},"labels":[],"label_agreement":null},{"id":"W2161348916","doi":"10.1109/81.817402","title":"Group delay and group delay sensitivity of periodically switched linear networks","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Group delay and phase delay; Computation; Sensitivity (control systems); Switched capacitor; Group (periodic table); Amplifier; Control theory (sociology); Computer science; Filter (signal processing); Mathematics; Capacitor; Topology (electrical circuits); Electronic engineering; Algorithm; Telecommunications; Physics; Engineering; Voltage; Electrical engineering; Bandwidth (computing)","score_opus":0.010620934399398319,"score_gpt":0.22374994959790023,"score_spread":0.21312901519850191,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161348916","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28395098,0.0008063888,0.7141833,0.0000085723705,0.000072695875,0.0003787085,0.00008738973,0.00029410823,0.00021787731],"genre_scores_gemma":[0.9978272,0.0016417513,0.00012708608,0.000026866164,0.000037027254,0.0002013813,0.0000062011086,0.000030691557,0.00010181446],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991458,0.00006753515,0.00027228484,0.00024586383,0.00008961572,0.00017888033],"domain_scores_gemma":[0.9994725,0.0002067054,0.00003706837,0.00018855945,0.000013613646,0.00008155294],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031984973,0.00018024791,0.00023399941,0.00006166692,0.000314434,0.00003986942,0.000054907807,0.00012752027,0.000017777154],"category_scores_gemma":[0.0000011461435,0.00015299911,0.000036602436,0.00013028434,0.00026878892,0.00011933895,0.0000022135177,0.00020307662,0.000003527693],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007518188,0.00033382853,0.00021957462,0.00031051718,0.00027629582,0.0000067850287,0.0005188937,0.0416475,0.016253985,0.04255425,0.000012226061,0.89779097],"study_design_scores_gemma":[0.010715664,0.0029545939,0.006413484,0.0019063142,0.0015172814,0.0029234847,0.020420888,0.81672025,0.016263217,0.029363615,0.08463936,0.0061618686],"about_ca_topic_score_codex":0.000015646923,"about_ca_topic_score_gemma":0.000013984564,"teacher_disagreement_score":0.8916291,"about_ca_system_score_codex":0.000022726164,"about_ca_system_score_gemma":0.0000031321258,"threshold_uncertainty_score":0.6239123},"labels":[],"label_agreement":null},{"id":"W2162968949","doi":"10.1109/mnrc.2008.4683407","title":"Frequency modulation and control in quadrature ring oscillator for multiband FM/FSK transmitters","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Frequency-shift keying; Ring oscillator; Frequency modulation; Transmitter; Frequency drift; Modulation (music); Voltage-controlled oscillator; Automatic frequency control; Electrical engineering; Electronic engineering; Analog transmission; Vackář oscillator; Frequency deviation; Variable-frequency oscillator; Amplitude modulation; Quadrature amplitude modulation; Physics; Transmission (telecommunications); Engineering; CMOS; Acoustics; Radio frequency; Analog signal; Demodulation; Bit error rate; Voltage","score_opus":0.010118066587924216,"score_gpt":0.20793304361988532,"score_spread":0.1978149770319611,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162968949","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6371911,0.00037841822,0.36145383,0.00007625108,0.000089986854,0.00023838553,0.000008500382,0.00026725733,0.00029625214],"genre_scores_gemma":[0.98297894,0.00012330955,0.01676702,0.00003811132,0.000016650607,0.000025211037,0.0000024401404,0.000011964831,0.00003635075],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995761,0.0000026022847,0.00012198096,0.00011082939,0.00004353249,0.0001449674],"domain_scores_gemma":[0.99985456,0.000033354583,0.000009736338,0.00007560502,0.0000095731,0.000017137683],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00002989203,0.00009122948,0.000111523936,0.000065432905,0.000041529496,0.0000060326206,0.0000428659,0.00007807356,0.000004695447],"category_scores_gemma":[0.000013609819,0.00008029905,0.000017106351,0.00006379802,0.000029979661,0.00014316826,0.000003414367,0.00007534658,6.315923e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000085217034,0.00008235364,0.23125145,0.00046457775,0.000157511,0.000030448226,0.0024644781,0.1480875,0.5103247,0.0067514814,0.00067318004,0.099627055],"study_design_scores_gemma":[0.0061157383,0.000095718286,0.06691569,0.00006226567,0.00001704675,0.000016408043,0.00033989298,0.8953781,0.021626933,0.0063236733,0.0024569407,0.00065160304],"about_ca_topic_score_codex":0.000008039334,"about_ca_topic_score_gemma":0.000026731856,"teacher_disagreement_score":0.7472906,"about_ca_system_score_codex":0.000029709472,"about_ca_system_score_gemma":0.0000022496952,"threshold_uncertainty_score":0.32745},"labels":[],"label_agreement":null},{"id":"W2163544529","doi":"10.1109/jssc.2011.2131730","title":"7.4 Gb/s 6.8 mW Source Synchronous Receiver in 65 nm CMOS","year":2011,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Transmitter; Bandwidth (computing); Computer science; Latency (audio); Electronic engineering; Electrical engineering; Physics; Engineering; Telecommunications","score_opus":0.025929108973384195,"score_gpt":0.2397087555167392,"score_spread":0.21377964654335502,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163544529","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9440019,0.0010118104,0.049112078,0.000026105437,0.001652026,0.00015082218,0.000014128086,0.0002458088,0.0037853157],"genre_scores_gemma":[0.9974253,0.0014224651,0.0006830264,0.00004716666,0.00012415902,0.000004907919,4.79947e-7,0.000051676565,0.00024082218],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984698,0.00002386177,0.0006585434,0.00014569162,0.00024471027,0.00045738483],"domain_scores_gemma":[0.9993126,0.00004141802,0.00021013443,0.0002343305,0.00010001109,0.00010154052],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024981046,0.00022938239,0.00038888108,0.0003365609,0.000044701537,0.000017179973,0.0004512969,0.00012466164,0.00008952291],"category_scores_gemma":[0.000051775773,0.00021332872,0.000095409036,0.00025962805,0.00009356764,0.00043888134,0.000029367122,0.0005712035,0.00006262971],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000102245096,0.0005387112,0.014563904,0.00039020146,0.0006637644,0.0019498259,0.014038856,0.16868015,0.057864893,0.0001459016,0.007831151,0.7332304],"study_design_scores_gemma":[0.012434394,0.00283971,0.0657779,0.003359659,0.00038857295,0.003222639,0.0068752677,0.014007914,0.7475375,0.04485276,0.09378749,0.0049161874],"about_ca_topic_score_codex":0.000008867658,"about_ca_topic_score_gemma":0.000012272682,"teacher_disagreement_score":0.7283142,"about_ca_system_score_codex":0.00020429378,"about_ca_system_score_gemma":0.00003645453,"threshold_uncertainty_score":0.86992925},"labels":[],"label_agreement":null},{"id":"W2163697349","doi":"10.1109/iscas.2007.378307","title":"A Novel Tri-State Binary Phase Detector","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Detector; Jitter; Phase detector; Robustness (evolution); Pseudorandom binary sequence; Binary number; Phase (matter); CMOS; Chip; Algorithm; Physics; Computer science; Electronic engineering; Electrical engineering; Optoelectronics; Engineering; Telecommunications; Mathematics; Voltage; Chemistry","score_opus":0.02113398617136856,"score_gpt":0.28327242357685,"score_spread":0.26213843740548143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163697349","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40934548,0.00015451078,0.5795298,0.000013784163,0.00023039995,0.00007509048,0.000006320044,0.001576242,0.009068371],"genre_scores_gemma":[0.971844,0.0000467598,0.027204722,0.000032374697,0.000023081891,0.000005762318,0.0000017129535,0.0000165836,0.00082495774],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99949944,6.407758e-7,0.00012658586,0.0000854299,0.000063019645,0.00022487926],"domain_scores_gemma":[0.999782,0.00002605766,0.000009512623,0.0001431146,0.000009182607,0.000030133253],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006588524,0.00008931617,0.000076160526,0.00008493404,0.00002515053,0.000006622157,0.00010405666,0.000038857026,0.00008501678],"category_scores_gemma":[0.000016139793,0.00007579498,0.00002209358,0.00015207408,0.000025814417,0.000082550745,0.000028765697,0.00008749091,0.000049888054],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000457145,0.00011592691,0.000066851266,0.00002458165,0.000035718625,0.000032239644,0.000055343702,0.001518913,0.4958198,0.0005550559,0.001019395,0.5007105],"study_design_scores_gemma":[0.0029114394,0.0003747208,0.00039990628,0.000018586781,0.000010800157,0.000019321787,0.00029860946,0.017024277,0.863327,0.0011836775,0.11394717,0.0004844801],"about_ca_topic_score_codex":0.0000023418334,"about_ca_topic_score_gemma":0.000007721993,"teacher_disagreement_score":0.56249857,"about_ca_system_score_codex":0.000031430893,"about_ca_system_score_gemma":0.0000021980647,"threshold_uncertainty_score":0.30908298},"labels":[],"label_agreement":null},{"id":"W2163744920","doi":"10.1109/mwscas.1996.594029","title":"A novel approach to the design and implementation of very high-speed digit-serial modified-Booth multipliers","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Numerical digit; Computer science; Arithmetic; Computer hardware; Parallel computing; Mathematics","score_opus":0.0395067609226852,"score_gpt":0.244918271851095,"score_spread":0.20541151092840979,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163744920","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1333766,0.000040916664,0.86385036,0.00005871734,0.000120960336,0.00042181322,0.000012086422,0.00023278476,0.0018857751],"genre_scores_gemma":[0.91945136,0.000048601883,0.08031263,0.000024217954,0.000021658061,0.000030562755,0.0000028264071,0.000011560066,0.00009658927],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995186,0.0000041147973,0.00013977688,0.00010964467,0.000085674124,0.00014222799],"domain_scores_gemma":[0.9997675,0.000033484957,0.000018528246,0.00014897734,0.000011088022,0.000020429385],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004896411,0.000093835835,0.000096900214,0.00004767334,0.000038172315,0.00001847521,0.000119572185,0.000036022295,0.000018896591],"category_scores_gemma":[0.000010682611,0.00006527544,0.000013655908,0.00010441162,0.00003304592,0.000104679915,0.000046990248,0.0000479981,0.0000032027074],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037895457,0.0001081999,0.00016036768,0.00006583747,0.00013946295,4.1271426e-7,0.001700941,0.74582154,0.06777529,0.014530183,0.00534395,0.16431595],"study_design_scores_gemma":[0.004029061,0.00031179347,0.0019091843,0.000020423153,0.000057447025,0.00000752906,0.00673131,0.68100274,0.29913265,0.0012051718,0.004879443,0.00071326573],"about_ca_topic_score_codex":0.000026088737,"about_ca_topic_score_gemma":0.0000035508115,"teacher_disagreement_score":0.78607476,"about_ca_system_score_codex":0.000021295977,"about_ca_system_score_gemma":0.0000016046364,"threshold_uncertainty_score":0.26618552},"labels":[],"label_agreement":null},{"id":"W2163880998","doi":"10.1145/1278480.1278591","title":"Modeling simultaneous switching noise-induced jitter for system-on-chip phase-locked loops","year":2007,"lang":"en","type":"article","venue":"Proceedings - ACM IEEE Design Automation Conference","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Phase noise; Phase-locked loop; Noise (video); Electronic engineering; Chip; Computer science; System on a chip; Telecommunications; Engineering; Embedded system","score_opus":0.06938438734817476,"score_gpt":0.30519469951419903,"score_spread":0.23581031216602427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163880998","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35482597,0.000015293828,0.64106977,0.0000440924,0.00037736117,0.0006883603,0.0000049337623,0.0026053914,0.00036885438],"genre_scores_gemma":[0.93861717,0.000010210581,0.06086215,0.000054096767,0.00016101357,0.00019203873,0.000006671766,0.00007130135,0.000025340365],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99799573,0.0000061027513,0.0006144726,0.00044044814,0.00033818147,0.00060505216],"domain_scores_gemma":[0.99872684,0.00038267762,0.00014651733,0.00026718722,0.0003813441,0.00009544651],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00058362295,0.00039210406,0.00035347085,0.00031250267,0.00024724382,0.00018055103,0.0006165999,0.000247244,0.0000078886205],"category_scores_gemma":[0.0007458941,0.00038656953,0.000067662244,0.00028281703,0.000023055374,0.0005749628,0.000043719498,0.00030897596,0.000033061555],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001971789,0.000094841234,0.000015180987,0.00088849623,0.00010072333,0.000009684373,0.0016149207,0.15713081,0.73769885,0.0073377867,0.00020848127,0.09470306],"study_design_scores_gemma":[0.0008104137,0.00016898557,0.000001925269,0.0002695024,0.000027693415,0.000011564261,0.000608385,0.8005002,0.19474052,0.0024472785,0.000050739454,0.0003628022],"about_ca_topic_score_codex":0.0000024095443,"about_ca_topic_score_gemma":6.367353e-7,"teacher_disagreement_score":0.6433694,"about_ca_system_score_codex":0.00025511364,"about_ca_system_score_gemma":0.000030747207,"threshold_uncertainty_score":0.9998586},"labels":[],"label_agreement":null},{"id":"W2163903773","doi":"10.1109/tim.2009.2024699","title":"An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Vernier scale; Time-to-digital converter; Calibration; Quantization (signal processing); Effective number of bits; Electronic engineering; Computer science; Engineering; Algorithm; Jitter; CMOS; Physics","score_opus":0.02379023111361554,"score_gpt":0.2684918784568229,"score_spread":0.24470164734320735,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163903773","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0100976825,0.0000059782524,0.98793465,0.00026973066,0.00017434625,0.0005450188,0.00008460759,0.0006249713,0.00026299467],"genre_scores_gemma":[0.9697687,0.0000055626156,0.029536571,0.00046488224,0.000015570313,0.00011712222,0.000028705845,0.000017848179,0.000045054243],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991679,0.000008964668,0.00020331994,0.00020265316,0.0002471971,0.00016992136],"domain_scores_gemma":[0.9996847,0.000015611515,0.000025253408,0.0001330455,0.00005451221,0.00008691558],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008785966,0.0001613959,0.00011713507,0.0001345537,0.000090953086,0.00014456119,0.00006965457,0.0000613221,0.000038447888],"category_scores_gemma":[0.000002952488,0.00016210582,0.00004288321,0.00009511844,0.00001215272,0.0005818416,3.108532e-7,0.00007019933,0.000023419096],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011875355,0.0002868203,0.000007309955,0.000027441365,0.00009144362,3.9546777e-7,0.0002382636,0.033376202,0.028333666,0.00004183327,0.000368732,0.9371091],"study_design_scores_gemma":[0.0031168074,0.0019141566,0.00009341523,0.000055401728,0.00009650501,0.000004463172,0.0003584454,0.66591424,0.3143564,0.00049359974,0.013051395,0.00054516486],"about_ca_topic_score_codex":6.308877e-7,"about_ca_topic_score_gemma":0.0000013735763,"teacher_disagreement_score":0.959671,"about_ca_system_score_codex":0.00015361648,"about_ca_system_score_gemma":0.000017436803,"threshold_uncertainty_score":0.66104835},"labels":[],"label_agreement":null},{"id":"W2163954795","doi":"10.1186/1687-6180-2014-155","title":"Approximate computing for complexity reduction in timing synchronization","year":2014,"lang":"en","type":"article","venue":"EURASIP Journal on Advances in Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Aalto-Yliopisto; Academy of Finland","keywords":"Computer science; Reduction (mathematics); Computational complexity theory; Synchronization (alternating current); Code division multiple access; Code (set theory); Power consumption; Algorithm; Computer engineering; Power (physics); Real-time computing; Mathematics; Telecommunications; Channel (broadcasting)","score_opus":0.030866830148597934,"score_gpt":0.30367175381785233,"score_spread":0.2728049236692544,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163954795","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07264475,0.0017223137,0.92393553,0.000050396167,0.0003459327,0.0001630433,9.205919e-7,0.00019430179,0.0009428264],"genre_scores_gemma":[0.9485319,0.00022565121,0.050962184,0.000022972172,0.00020927131,0.000008515674,0.0000037409786,0.000030070029,0.000005647622],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988037,0.000033937587,0.0004627374,0.0001904438,0.00016922296,0.00033997057],"domain_scores_gemma":[0.99959433,0.000082699094,0.00016440311,0.000071637165,0.000054033917,0.000032888496],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048992975,0.00017494975,0.00022852507,0.00028353746,0.0001854462,0.0000774654,0.00017620702,0.00006303959,0.00000548022],"category_scores_gemma":[0.00009258593,0.00016810336,0.000030596326,0.00034618002,0.00007349644,0.000824003,0.000021370679,0.00043591228,0.0000014771247],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024260458,0.000023895404,0.0006814623,0.00015517151,0.0000019347003,0.0000020220598,0.00011627385,0.48934257,0.00065746746,0.00044392276,0.0000059509753,0.50854504],"study_design_scores_gemma":[0.0007672621,0.00011682472,0.0002838256,0.00093192165,0.0000040979994,0.00005346538,0.0003879979,0.96621126,0.0031483655,0.02656417,0.0012806555,0.00025013555],"about_ca_topic_score_codex":2.1458706e-7,"about_ca_topic_score_gemma":0.0000019470995,"teacher_disagreement_score":0.8758872,"about_ca_system_score_codex":0.00023912896,"about_ca_system_score_gemma":0.000012498109,"threshold_uncertainty_score":0.6855056},"labels":[],"label_agreement":null},{"id":"W2164040051","doi":"10.1109/mwscas.2007.4488754","title":"Precise free-running period synthesizer (FRPS) with process and temperature compensation","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Chicoutimi; Polytechnique Montréal","funders":"","keywords":"Jitter; Field-programmable gate array; Computer science; Clock generator; VHDL; Compensation (psychology); Computer hardware; Process (computing); Frequency synthesizer; CMOS; Embedded system; Electronic engineering; Phase-locked loop; Engineering; Clock signal; Operating system; Telecommunications","score_opus":0.009316087223992884,"score_gpt":0.22494924670567248,"score_spread":0.2156331594816796,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164040051","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98970747,0.00014687603,0.0028519882,0.0001304844,0.000055264925,0.00022954064,0.000002550809,0.0007661269,0.0061096945],"genre_scores_gemma":[0.9949786,0.000058759826,0.004727623,0.000016772678,0.000036695685,0.000033286484,0.000001991378,0.000025407717,0.000120830766],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999176,6.6761373e-7,0.0001542886,0.00022918485,0.00016284025,0.0002769812],"domain_scores_gemma":[0.99961877,0.000016313252,0.00004260999,0.000097151795,0.00017060671,0.000054522516],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000115764364,0.00019144609,0.00016633164,0.00009032701,0.00010788337,0.0001213301,0.00020768712,0.00011904826,0.000021731268],"category_scores_gemma":[0.00006961667,0.00015442706,0.00001054467,0.00018212093,0.00012292362,0.00042093886,0.000048098398,0.00024388355,0.0000030351953],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00073802203,0.00023443514,0.18032396,0.0044289306,0.000429839,0.00008892359,0.045701735,0.0006097723,0.49949327,0.06453628,0.0029012968,0.20051353],"study_design_scores_gemma":[0.0035132333,0.00080605457,0.06403859,0.0028974698,0.00018002954,0.00030727094,0.05760829,0.019197771,0.8193172,0.020509074,0.008504233,0.0031207425],"about_ca_topic_score_codex":9.082443e-7,"about_ca_topic_score_gemma":0.0000021920478,"teacher_disagreement_score":0.31982398,"about_ca_system_score_codex":0.000029689203,"about_ca_system_score_gemma":0.000012973716,"threshold_uncertainty_score":0.6297353},"labels":[],"label_agreement":null},{"id":"W2164132892","doi":"10.1109/mwscas.2001.986327","title":"A coupled two-stage ring oscillator","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage-controlled oscillator; Ring oscillator; Vackář oscillator; Delay line oscillator; Variable-frequency oscillator; Ring (chemistry); Physics; Frequency drift; Local oscillator; Digitally controlled oscillator; Stage (stratigraphy); CMOS; Pierce oscillator; Voltage; Power (physics); Quadrature (astronomy); Phase noise; Electrical engineering; Optoelectronics; Engineering; Quantum mechanics; Optics","score_opus":0.021634391702630214,"score_gpt":0.23441320641365032,"score_spread":0.21277881471102011,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164132892","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57892346,0.0011073028,0.09155461,0.00011104873,0.0006383468,0.00018777348,0.000005467825,0.006737132,0.32073486],"genre_scores_gemma":[0.9865405,0.00014853258,0.0066527165,0.00003108667,0.000025538733,0.0000097239945,4.226737e-7,0.000014749887,0.0065767425],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99959034,0.0000011016062,0.000088250556,0.00008315125,0.00006584718,0.00017131482],"domain_scores_gemma":[0.99978733,0.000012343734,0.0000070727933,0.000165333,0.000006258715,0.000021669946],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000019367904,0.00008054565,0.00007593081,0.00003991265,0.000031916832,0.000012441479,0.0000998698,0.000030102972,0.0012358313],"category_scores_gemma":[0.000012108956,0.00007015095,0.000018392278,0.00009377465,0.000020465011,0.00008361952,0.000032488708,0.000073777286,0.00025600308],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012038519,0.00021303775,0.012211315,0.00039357707,0.00042929518,0.00016737028,0.0010737503,0.36332506,0.12644827,0.18215144,0.03832004,0.27525482],"study_design_scores_gemma":[0.00041601044,0.0000168732,0.00006794472,0.000009610849,0.000004019048,0.000002766771,0.0001602982,0.8555936,0.0131422365,0.00040281456,0.12995146,0.00023235551],"about_ca_topic_score_codex":0.000002719858,"about_ca_topic_score_gemma":0.0000051471643,"teacher_disagreement_score":0.49226856,"about_ca_system_score_codex":0.00002701196,"about_ca_system_score_gemma":4.3980896e-7,"threshold_uncertainty_score":0.9996772},"labels":[],"label_agreement":null},{"id":"W2164284837","doi":"10.1109/tcsi.2009.2024903","title":"A 32/16-Gb/s Dual-Mode Pulsewidth Modulation Pre-Emphasis (PWM-PE) Transmitter With 30-dB Loss Compensation Using a High-Speed CML Design Methodology","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Pulse-width modulation; Transmitter; Duty cycle; Modulation (music); Transmission (telecommunications); Computer science; Pulse-amplitude modulation; Electronic engineering; Electrical engineering; Pulse (music); Physics; Channel (broadcasting); Telecommunications; Engineering; Voltage; Acoustics","score_opus":0.0476349461921487,"score_gpt":0.2693931294690492,"score_spread":0.2217581832769005,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164284837","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16918725,0.00021139074,0.82883805,0.00008540645,0.00038326049,0.0006814465,0.000025667005,0.00046416247,0.00012339899],"genre_scores_gemma":[0.9955671,0.00018055963,0.0039055222,0.000057981226,0.00005316347,0.000046031095,0.0000093754015,0.000056192162,0.00012407753],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981316,0.00020858216,0.00046153623,0.00046402565,0.00031500973,0.0004192721],"domain_scores_gemma":[0.9992119,0.00012537684,0.00009686475,0.0003891815,0.00006777923,0.000108861524],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031372733,0.0003916378,0.0005170571,0.00028430275,0.00029119983,0.00008103275,0.00012403139,0.0002869292,0.000029271734],"category_scores_gemma":[0.0000052976534,0.00034359188,0.000083345,0.00031917685,0.00012072599,0.00029650886,7.814963e-7,0.00027113894,0.0000034353766],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042778935,0.000054823195,0.000011428953,0.00007839798,0.00018988796,0.000013480677,0.00061360974,0.82945746,0.080012195,0.00023074851,0.0000087408325,0.08928647],"study_design_scores_gemma":[0.0037894882,0.0011678957,0.0012331335,0.000636723,0.0005415317,0.00044856648,0.0012140707,0.9245536,0.06290812,0.0013379989,0.0006434181,0.0015255016],"about_ca_topic_score_codex":0.000063965985,"about_ca_topic_score_gemma":0.000015952879,"teacher_disagreement_score":0.82637984,"about_ca_system_score_codex":0.00023495319,"about_ca_system_score_gemma":0.000025048079,"threshold_uncertainty_score":0.9999016},"labels":[],"label_agreement":null},{"id":"W2164668819","doi":"10.1109/ccece.2005.1557213","title":"Recent advances in high-speed serial I/O trends, standards and techniques","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Standardization; Computer science; Transceiver; Serial communication; Interface (matter); Physical design; Computer architecture; Embedded system; Telecommunications; Computer hardware; Circuit design; Operating system","score_opus":0.005670941495215545,"score_gpt":0.250211785341968,"score_spread":0.24454084384675243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164668819","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60221595,0.05208388,0.029185694,0.000921903,0.001557714,0.00058019115,0.00021373067,0.010756437,0.30248448],"genre_scores_gemma":[0.92223936,0.048044655,0.028587263,0.00002501901,0.00014356113,0.000032398828,0.00002270358,0.00003469838,0.0008703146],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99946296,0.0000038584226,0.00014886058,0.00011722105,0.00010269164,0.00016442801],"domain_scores_gemma":[0.99985045,0.000009610629,0.000012357229,0.00009954331,0.000016611642,0.000011454816],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006352838,0.00010474757,0.00012363862,0.00012156805,0.000019586325,0.000014992824,0.00006567227,0.00006203501,0.000098458506],"category_scores_gemma":[0.000009017053,0.00008894967,0.000008393769,0.00017719796,0.000041644118,0.00020936546,0.000030945877,0.00007820633,8.1827204e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014760008,0.000015385494,0.0009512156,0.000015057959,0.0000031379077,0.000004386872,0.0000074758186,0.0009940816,0.0020615384,0.007645709,0.002388774,0.9858985],"study_design_scores_gemma":[0.00040468195,0.00005889446,0.0008979404,0.000022079972,0.0000029061835,0.0000022075785,0.00006463114,0.00028128465,0.08308899,0.012035699,0.90292525,0.00021542459],"about_ca_topic_score_codex":0.0000137264005,"about_ca_topic_score_gemma":0.00022355189,"teacher_disagreement_score":0.985683,"about_ca_system_score_codex":0.00007322851,"about_ca_system_score_gemma":0.0000035552882,"threshold_uncertainty_score":0.36272624},"labels":[],"label_agreement":null},{"id":"W2164842260","doi":"10.1109/iscas.2007.377918","title":"A Second Order &amp;#x00394;&amp;#x003A3; Frequency Discriminator with Fractional-N Divider and Multi-Bit Quantizer","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Discriminator; Computer science; Frequency divider; Electronic engineering; Encoder; Noise (video); MATLAB; Frequency synthesizer; Frequency modulation; Modulation (music); Phase-locked loop; Power dividers and directional couplers; Radio frequency; Engineering; Phase noise; Telecommunications; Detector; Acoustics; Physics","score_opus":0.029213531308525425,"score_gpt":0.2777273609601793,"score_spread":0.2485138296516539,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164842260","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3543411,0.0004617238,0.6341983,0.00015402526,0.00024522716,0.00020976507,0.000018155439,0.0008999699,0.009471736],"genre_scores_gemma":[0.6566355,0.00017466446,0.33432284,0.00016770241,0.00006004348,0.000036224952,0.00002487242,0.00006578202,0.008512362],"study_design_codex":"observational","study_design_gemma":"not_applicable","domain_scores_codex":[0.9987919,0.0000061588994,0.00026387922,0.0003079919,0.00019913036,0.0004309387],"domain_scores_gemma":[0.9993616,0.00010004936,0.000040350387,0.00033509065,0.00007676527,0.00008615891],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00013110411,0.00027927966,0.00021821252,0.00014683789,0.000117344905,0.000044215598,0.00014228023,0.00014611731,0.0010821138],"category_scores_gemma":[0.00006115244,0.00020992666,0.000026358917,0.00024960938,0.00014949645,0.00039817736,0.00006456702,0.00029519876,0.00009431731],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041265954,0.0018394247,0.42107558,0.0021435355,0.002912098,0.00021105762,0.0054638083,0.0061821803,0.20643911,0.20073862,0.034812253,0.11776968],"study_design_scores_gemma":[0.0044374666,0.00024861714,0.061407164,0.00022259222,0.00018088003,0.0002553361,0.0029321453,0.0011957984,0.015835125,0.015824758,0.8944223,0.0030378182],"about_ca_topic_score_codex":0.00003050286,"about_ca_topic_score_gemma":0.0013222126,"teacher_disagreement_score":0.85961,"about_ca_system_score_codex":0.000057658362,"about_ca_system_score_gemma":0.000011780794,"threshold_uncertainty_score":0.999831},"labels":[],"label_agreement":null},{"id":"W2164964876","doi":"10.1109/tcsii.2010.2043382","title":"A Brief Introduction to Time-to-Digital and Digital-to-Time Converters","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":171,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Converters; Field-programmable gate array; Electronic engineering; Robustness (evolution); Digital signal processing; Computer science; Time-to-digital converter; Electronic circuit; Engineering; Electrical engineering; Voltage; Computer hardware; Clock signal","score_opus":0.005173164751363025,"score_gpt":0.19137021974605797,"score_spread":0.18619705499469494,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164964876","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19804619,0.000040598905,0.78988326,0.00060958124,0.0037545606,0.0016041949,0.0007661861,0.0026882982,0.0026071568],"genre_scores_gemma":[0.99179685,0.000005115785,0.00020996768,0.000103272156,0.0003334052,0.00028223245,0.000009820803,0.000092895025,0.007166422],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981581,0.00001104564,0.00041888843,0.0006078999,0.0003099692,0.0004941203],"domain_scores_gemma":[0.99881744,0.000059505437,0.000041218264,0.000685556,0.00008402884,0.00031223474],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000087692584,0.0003763181,0.00040079,0.00039168823,0.00023760542,0.00036825024,0.0003295062,0.00019158538,0.00012355988],"category_scores_gemma":[0.000030405812,0.00040516906,0.0000716283,0.00044158628,0.000077717865,0.00076963275,0.000011067351,0.0003841192,0.0013341996],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006242633,0.0002221401,0.000014355849,0.00018039036,0.0002692632,0.000012758406,0.0014402395,0.09935289,0.5346052,0.000096643555,0.041446038,0.32229763],"study_design_scores_gemma":[0.00089329085,0.00071504345,0.000044026503,0.0002935139,0.00006006408,0.00019220593,0.00034606658,0.006690876,0.09158232,0.00005316504,0.8976231,0.0015062847],"about_ca_topic_score_codex":0.000015199676,"about_ca_topic_score_gemma":0.0000025635768,"teacher_disagreement_score":0.8561771,"about_ca_system_score_codex":0.00009744229,"about_ca_system_score_gemma":0.000017144343,"threshold_uncertainty_score":0.99984},"labels":[],"label_agreement":null},{"id":"W2165125264","doi":"10.1109/cnsr.2008.28","title":"Recent Progress of ILO-Based Novel Synchronization Techniques for Transceivers Used in Broadband Wireless Communication Systems","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Demodulation; Computer science; Phase-shift keying; Synchronization (alternating current); Electronic engineering; Wireless; WiMAX; Transceiver; Phase-locked loop; Transmission (telecommunications); Telecommunications; Bit error rate; Channel (broadcasting); Engineering","score_opus":0.027592537320611323,"score_gpt":0.2571130626824137,"score_spread":0.22952052536180237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165125264","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19377996,0.0023185539,0.8012808,0.000062841,0.00008118082,0.0011219308,0.000022366728,0.0008377929,0.0004945679],"genre_scores_gemma":[0.9818224,0.0015378526,0.016356517,0.0000036097967,0.000004765002,0.00020914561,0.000035847483,0.00001616066,0.000013733057],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99949527,0.000007576297,0.0002192445,0.00007369742,0.000078560515,0.00012567239],"domain_scores_gemma":[0.99966264,0.000035931735,0.000041610507,0.00019395081,0.000054321255,0.00001152071],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007650136,0.000086311586,0.00014210967,0.000106776744,0.000032095242,0.0000040146224,0.0001399541,0.00008307931,0.000003171777],"category_scores_gemma":[0.000006309641,0.000082612314,0.000018465802,0.00017253915,0.000086184074,0.00011227702,0.0000052710334,0.000056520887,2.6092863e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000206603,0.0014544115,0.06336224,0.0026665947,0.00018249465,0.0000021304343,0.0020025137,0.2584734,0.07283843,0.017152423,0.00070839823,0.5809503],"study_design_scores_gemma":[0.00207085,0.00015907068,0.0013986299,0.00047119876,0.000023178616,0.0000034784823,0.0004496721,0.5158947,0.46757206,0.00005667654,0.011478347,0.0004221087],"about_ca_topic_score_codex":0.0000076073516,"about_ca_topic_score_gemma":0.000008759576,"teacher_disagreement_score":0.7880424,"about_ca_system_score_codex":0.00009481484,"about_ca_system_score_gemma":0.000011301993,"threshold_uncertainty_score":0.33688325},"labels":[],"label_agreement":null},{"id":"W2165732412","doi":"10.4236/pos.2012.34007","title":"Direct RF Sampling GNSS Receiver Design and Jitter Analysis","year":2012,"lang":"en","type":"article","venue":"Positioning","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"Fonds Québécois de la Recherche sur la Nature et les Technologies; Natural Sciences and Engineering Research Council of Canada; École de technologie supérieure","keywords":"Jitter; GNSS applications; Sampling (signal processing); Computer science; Electronic engineering; SIGNAL (programming language); Radio frequency; Engineering; Global Positioning System; Telecommunications","score_opus":0.02772498358514694,"score_gpt":0.2595681969157677,"score_spread":0.23184321333062077,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165732412","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14993986,0.0011735639,0.8453314,0.000024220042,0.000115106435,0.00005422548,0.000002357958,0.00045889764,0.0029003797],"genre_scores_gemma":[0.9265425,0.00010429086,0.07319829,0.000029527746,0.0000440883,0.000013496806,0.000006465805,0.000010717435,0.000050600287],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995782,0.00000853964,0.00008418983,0.00008129448,0.000053646792,0.00019417272],"domain_scores_gemma":[0.9997916,0.00006122179,0.0000143329635,0.0000939772,0.00000960864,0.000029209763],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009787263,0.00007902489,0.00010280074,0.00011244213,0.000097767304,0.000026787455,0.000043148586,0.000040412277,0.00004080531],"category_scores_gemma":[0.000013285378,0.0000773486,0.000026002426,0.00021937856,0.000020851145,0.00022790422,0.000023935843,0.00006897441,0.00001178239],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026965934,0.000078824865,0.16066411,0.00012099874,0.002847879,0.000008014961,0.0033186462,0.64636433,0.07061794,0.0023114975,0.0013459547,0.11229482],"study_design_scores_gemma":[0.0014993893,0.00018629881,0.2551786,0.0004197013,0.0038921284,0.000066107765,0.0017235009,0.26182255,0.4414033,0.0055284165,0.02491333,0.0033666627],"about_ca_topic_score_codex":0.0000023141242,"about_ca_topic_score_gemma":3.4312455e-7,"teacher_disagreement_score":0.7766027,"about_ca_system_score_codex":0.000031084015,"about_ca_system_score_gemma":7.562176e-7,"threshold_uncertainty_score":0.31541845},"labels":[],"label_agreement":null},{"id":"W2166155244","doi":"10.1109/jssc.2013.2259031","title":"A Digital Phase-Locked Loop With Calibrated Coarse and Stochastic Fine TDC","year":2013,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":56,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Loop (graph theory); Phase-locked loop; Phase (matter); Computer science; Materials science; Physics; Mathematics","score_opus":0.012530145145478237,"score_gpt":0.2378546619340376,"score_spread":0.22532451678855936,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166155244","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8972106,0.00038147107,0.10150825,0.00005945619,0.0002596063,0.00017285298,0.000046321034,0.0001641296,0.00019730709],"genre_scores_gemma":[0.9992156,0.000089642956,0.0002861293,0.000024839814,0.00006469765,0.000007718115,0.0000026988494,0.000041695206,0.00026699158],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989125,0.0000061813375,0.00042046656,0.00012159432,0.0002166621,0.00032256346],"domain_scores_gemma":[0.9993426,0.000052616637,0.00016137744,0.00014121941,0.0001599062,0.00014225392],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000054108343,0.00021987151,0.00033676837,0.00017412903,0.00004884262,0.000100654834,0.00018459027,0.00006419693,0.000035120513],"category_scores_gemma":[0.00003266596,0.00016703179,0.00003680499,0.0002024205,0.0001417848,0.00090788177,0.000019913165,0.00030594808,0.000019420295],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001305969,0.00046439667,0.00079428416,0.000262446,0.0009843564,0.0006584592,0.0010413625,0.22465861,0.103178315,0.000047262936,0.009056417,0.6587235],"study_design_scores_gemma":[0.057497237,0.013260886,0.0029579801,0.0042874943,0.0009028161,0.009827775,0.005642976,0.5970337,0.26909754,0.022751303,0.010092658,0.0066476874],"about_ca_topic_score_codex":0.0000016548242,"about_ca_topic_score_gemma":0.000002512042,"teacher_disagreement_score":0.6520758,"about_ca_system_score_codex":0.00004655073,"about_ca_system_score_gemma":0.000029681063,"threshold_uncertainty_score":0.68113583},"labels":[],"label_agreement":null},{"id":"W2166871108","doi":"10.1109/iscas.2008.4541928","title":"A 0.18-μm CMOS clock and data recovery circuit with reference-less dual loops","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"dBc; Jitter; CMOS; Offset (computer science); Dual loop; Phase noise; Phase-locked loop; Data recovery; Delay-locked loop; Loop (graph theory); Physics; Electrical engineering; Electronic engineering; Computer science; Optoelectronics; Engineering; Computer hardware; Mathematics","score_opus":0.12205734775106328,"score_gpt":0.26083115757140457,"score_spread":0.1387738098203413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166871108","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.83789766,0.00146978,0.04959428,0.00008985475,0.00020367258,0.00028505555,0.00013063627,0.0021440422,0.10818502],"genre_scores_gemma":[0.98989666,0.0017718073,0.0065141125,0.00004102428,0.00002860631,0.000012683157,0.000049635782,0.00002310888,0.0016623402],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99928856,0.000004025919,0.0001267226,0.00025358374,0.000114311115,0.00021278788],"domain_scores_gemma":[0.99929667,0.000029548493,0.000017747314,0.0006051619,0.000015955775,0.00003491071],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000038046277,0.00014054384,0.00014680481,0.000049912935,0.000069650596,0.000016742642,0.00025703342,0.00007803466,0.00008681404],"category_scores_gemma":[0.000018666007,0.000107664826,0.000006528871,0.00012076522,0.00009651643,0.00031898203,0.00019374474,0.00016302268,0.000018780322],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021641396,0.00034630072,0.06336894,0.000655223,0.0010590993,0.0009730568,0.00068814453,0.008076205,0.004348845,0.05217534,0.15712993,0.71096253],"study_design_scores_gemma":[0.007802675,0.0019761706,0.038714472,0.0006197412,0.00026992327,0.0030178574,0.007968934,0.030491736,0.023293413,0.023676688,0.8564384,0.00573001],"about_ca_topic_score_codex":0.000017671928,"about_ca_topic_score_gemma":0.000043373308,"teacher_disagreement_score":0.7052325,"about_ca_system_score_codex":0.000020278729,"about_ca_system_score_gemma":0.000012662298,"threshold_uncertainty_score":0.43904442},"labels":[],"label_agreement":null},{"id":"W2167202100","doi":"10.1109/cicc.1994.379732","title":"A programmable digital signal processor for service adaptive access","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Computer science; Reduced instruction set computing; Digital signal processor; Integrated Services Digital Network; CMOS; Digital signal processing; Interface (matter); Computer hardware; Digital signal; Signal processing; Embedded system; SIGNAL (programming language); Instruction set; Operating system; Telecommunications; Electronic engineering; Engineering","score_opus":0.054328511924347574,"score_gpt":0.25694699821254696,"score_spread":0.2026184862881994,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167202100","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023892943,0.0007216912,0.836438,0.0005431393,0.00023424231,0.0018229877,0.00008626959,0.006805491,0.12945525],"genre_scores_gemma":[0.9879996,0.00001891773,0.009508024,0.0000617155,0.00003544603,0.0003724858,0.0000060352263,0.000024325313,0.0019734262],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99946237,6.0853426e-7,0.00010169991,0.00012394032,0.00007031877,0.00024106131],"domain_scores_gemma":[0.9997883,0.000022208034,0.000014171386,0.000097698365,0.00005274237,0.000024905372],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000013550873,0.000108785156,0.00009171534,0.000035474746,0.000042528194,0.00010206052,0.00023828789,0.000048554626,0.00010245026],"category_scores_gemma":[0.000009765258,0.0000904733,0.000022779677,0.00019848981,0.000017776185,0.0006544812,0.000053228,0.000058471316,0.00004089789],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003510514,0.00019314619,0.0004441241,0.00044652488,0.00015746483,0.000004829606,0.00023230651,0.016224008,0.0003297318,0.0050564515,0.012358464,0.96451783],"study_design_scores_gemma":[0.0010072995,0.000288605,0.00003219556,0.000053047414,0.00002279393,0.0000069487264,0.0006268146,0.80472755,0.016792355,0.017540697,0.15826431,0.0006373864],"about_ca_topic_score_codex":0.0000010834298,"about_ca_topic_score_gemma":0.000004407875,"teacher_disagreement_score":0.9641067,"about_ca_system_score_codex":0.00002193369,"about_ca_system_score_gemma":0.0000021219155,"threshold_uncertainty_score":0.36893943},"labels":[],"label_agreement":null},{"id":"W2167311745","doi":"10.1109/lpt.2005.860396","title":"Burst-mode clock and data recovery in optical multiaccess networks using broad-band PLLs","year":2005,"lang":"en","type":"article","venue":"IEEE Photonics Technology Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":35,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Pseudorandom binary sequence; Data recovery; Clock recovery; Bandwidth (computing); Electronic engineering; Physics; Computer science; Bit error rate; Burst mode (computing); Charge pump; Phase detector; Binary number; Electrical engineering; Computer hardware; Phase noise; Algorithm; Jitter; Engineering; Telecommunications; Clock signal; Voltage; Capacitor; Mathematics","score_opus":0.021715814855271746,"score_gpt":0.2917112426481033,"score_spread":0.26999542779283153,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167311745","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9315776,0.0018289769,0.06383687,0.0010600705,0.00042946212,0.00024829686,0.000027650824,0.0009288491,0.00006219258],"genre_scores_gemma":[0.95810676,0.0015436081,0.039821338,0.00038090767,0.000049298305,0.000027986642,0.000014058646,0.0000512798,0.0000047592175],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983768,0.00000880142,0.0003876755,0.000521649,0.00011060599,0.000594506],"domain_scores_gemma":[0.9988585,0.000065463944,0.000057877307,0.00096639304,0.0000125823235,0.000039166913],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013803411,0.00027906304,0.00033121853,0.00041105621,0.000072565614,0.0000380224,0.0008779318,0.00045267533,0.0000042010197],"category_scores_gemma":[0.000047582318,0.0003001011,0.000024377108,0.00043569348,0.0003397025,0.00042103863,0.00029041932,0.00079370214,0.0000048744746],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026450964,0.000057385354,0.003570509,0.000037790185,0.00009813401,0.00007135847,0.000028559123,0.84536886,0.097817,0.00028368118,0.00078657357,0.051853716],"study_design_scores_gemma":[0.0007260781,0.000027528142,0.00011559276,0.00007542848,0.00003190783,0.000063802145,0.00006329319,0.9203569,0.0717597,0.0003763463,0.0059206607,0.00048272242],"about_ca_topic_score_codex":0.000016294669,"about_ca_topic_score_gemma":0.000071178605,"teacher_disagreement_score":0.0749881,"about_ca_system_score_codex":0.00017350688,"about_ca_system_score_gemma":0.000010350726,"threshold_uncertainty_score":0.9999451},"labels":[],"label_agreement":null},{"id":"W2167915846","doi":"10.1145/1366110.1366160","title":"Verifying start-up conditions for a ring oscillator","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Ring (chemistry); Computer science; Ring oscillator; Electrical engineering; Engineering; Voltage","score_opus":0.0422961770728977,"score_gpt":0.26661351550883966,"score_spread":0.22431733843594195,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167915846","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68644714,0.00027120757,0.29235965,0.00006658488,0.0009231347,0.0003166711,0.000050157556,0.0031743937,0.016391063],"genre_scores_gemma":[0.9831249,0.000104971026,0.015570646,0.00002816491,0.0000332029,0.00006727755,0.0000067476885,0.000015457957,0.0010485968],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99961984,8.965325e-7,0.00009023032,0.00007943084,0.000045805158,0.0001637993],"domain_scores_gemma":[0.9998145,0.000029214538,0.000007756019,0.00011439727,0.000014270629,0.000019846444],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00001606088,0.00007092452,0.000075538635,0.000043995307,0.00012862381,0.0000054453853,0.000069217924,0.000037122074,0.00006532476],"category_scores_gemma":[0.000021986521,0.000066841625,0.000027436132,0.000063795895,0.000035900204,0.00010552925,0.000018916404,0.000051280054,0.00002328578],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007077375,0.00019083626,0.015398516,0.0009625979,0.00082242273,0.000071597446,0.003371467,0.14191307,0.21506138,0.28601217,0.27183267,0.06429249],"study_design_scores_gemma":[0.0021814825,0.0001598426,0.0017525459,0.00006605864,0.000031755353,0.00005279793,0.0016707804,0.095984906,0.16962117,0.015165896,0.71229315,0.0010196179],"about_ca_topic_score_codex":0.000001095488,"about_ca_topic_score_gemma":0.0000025501538,"teacher_disagreement_score":0.44046047,"about_ca_system_score_codex":0.00002949686,"about_ca_system_score_gemma":0.0000041428625,"threshold_uncertainty_score":0.27257222},"labels":[],"label_agreement":null},{"id":"W2168140403","doi":"10.1109/newcas.2008.4606396","title":"A novel phase-locked loop (PLL) architecture without an analog loop filter for better integration in ultra-deep submicron SoCs","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Chicoutimi; Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; Schematic; Computer science; CMOS; Jitter; Electronic engineering; PLL multibit; Filter (signal processing); Loop (graph theory); Engineering; Telecommunications; Mathematics","score_opus":0.026267776782162123,"score_gpt":0.27104102021186277,"score_spread":0.24477324342970064,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168140403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46668375,0.000044102384,0.53201455,0.00010153992,0.00008880528,0.0002704458,0.000021061065,0.00039546046,0.00038032525],"genre_scores_gemma":[0.92455715,0.000038431655,0.0743732,0.00026064302,0.000071414026,0.00011775258,0.00012743547,0.000044434615,0.00040953647],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989891,0.0000074709355,0.00027612154,0.00027015418,0.0001040482,0.00035308817],"domain_scores_gemma":[0.9995773,0.000036647223,0.000033862132,0.00028077888,0.000033152886,0.000038292557],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000062778236,0.00024172585,0.00023477997,0.00019741198,0.00006513408,0.000018885468,0.00021072484,0.00016151473,0.000053016898],"category_scores_gemma":[0.000032996326,0.0001982571,0.000055793706,0.00019294603,0.00008716053,0.00022776198,0.000017092276,0.00027146624,0.0000067740616],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012941817,0.00037484991,0.0026827652,0.00007282161,0.000062802865,0.000010687355,0.0011908272,0.010787663,0.7287147,0.0003391855,0.0011599706,0.2544743],"study_design_scores_gemma":[0.007595494,0.0007967938,0.0016797007,0.0001102424,0.000044984383,0.00010005202,0.0010101759,0.14697316,0.831548,0.0033173969,0.0055153626,0.001308647],"about_ca_topic_score_codex":0.00001733476,"about_ca_topic_score_gemma":0.00030467633,"teacher_disagreement_score":0.4578734,"about_ca_system_score_codex":0.000070383954,"about_ca_system_score_gemma":0.000007846259,"threshold_uncertainty_score":0.808469},"labels":[],"label_agreement":null},{"id":"W2168246371","doi":"10.1109/ccece.2006.277757","title":"Design and Characterization of a Digital Delay Locked Loop Synthesized from Black Box Standard Cells","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Delay-locked loop; Computer science; Inverter; CMOS; Clock signal; VHDL; Electronic engineering; SIGNAL (programming language); Schedule; Clock rate; Computer hardware; Embedded system; Phase-locked loop; Field-programmable gate array; Jitter; Electrical engineering; Engineering; Voltage; Telecommunications","score_opus":0.007682539482707139,"score_gpt":0.1898346198442838,"score_spread":0.18215208036157665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168246371","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.50730807,0.000026267571,0.49191797,0.000007489991,0.00002756848,0.00008431235,0.000041615025,0.00021957966,0.0003671062],"genre_scores_gemma":[0.98426837,0.00008383404,0.015347591,0.0000035248866,0.000012709076,0.000005279646,0.000026640533,0.000015666988,0.00023639301],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995397,0.0000043920027,0.000165892,0.000100533856,0.000077791665,0.00011169896],"domain_scores_gemma":[0.9997717,0.0000533635,0.000029874756,0.000113288006,0.00001862323,0.00001312817],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000025619282,0.00009875053,0.00014407319,0.000039455754,0.000014064221,0.000027011234,0.00006287078,0.00005793557,0.000042968004],"category_scores_gemma":[0.000007421766,0.000085727086,0.000014030648,0.00006400655,0.00006048511,0.00018201544,0.000023863327,0.000038297414,0.0000067835826],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006044192,0.000028410344,0.00049471494,0.000033462857,0.000046833247,0.000004562891,0.00005521637,0.006890212,0.9724912,0.00028375615,0.00028185738,0.019329317],"study_design_scores_gemma":[0.00034560772,0.000039006725,0.00025746354,0.000022447788,0.000013788075,4.509586e-7,0.00003912835,0.022981642,0.9732315,0.0019971465,0.0009232986,0.00014851736],"about_ca_topic_score_codex":0.0000034666818,"about_ca_topic_score_gemma":5.50586e-7,"teacher_disagreement_score":0.47696027,"about_ca_system_score_codex":0.000017565597,"about_ca_system_score_gemma":0.0000036293102,"threshold_uncertainty_score":0.3495849},"labels":[],"label_agreement":null},{"id":"W2168354895","doi":"10.1109/jssc.2008.917516","title":"A 5.2-GHz BFSK Transceiver Using Injection-Locking and an On-Chip Antenna","year":2008,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":47,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; Transceiver; Loop antenna; Chip; Electrical engineering; Transmitter; Demodulation; Frequency synthesizer; Engineering; CMOS; Antenna (radio); Electronic engineering; Phase noise; Dipole antenna; Voltage; Channel (broadcasting); Antenna factor","score_opus":0.046066996500059576,"score_gpt":0.28588121557014845,"score_spread":0.23981421907008887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168354895","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95879555,0.00046836142,0.03958134,0.000015006627,0.0007640241,0.00007077646,0.0000131625,0.00012678548,0.00016499012],"genre_scores_gemma":[0.9978681,0.0012889747,0.0005224573,0.000048408023,0.00020378233,0.0000010653592,3.9481893e-7,0.00003852621,0.000028250652],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99889153,0.000020265232,0.0004146088,0.00013801618,0.00023491932,0.00030068777],"domain_scores_gemma":[0.99948484,0.00003973836,0.00013401727,0.00014107137,0.00009474123,0.00010557538],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001342186,0.00019817335,0.0002990543,0.00029856828,0.00017035172,0.000022728058,0.00017252455,0.00008363541,0.0000076506485],"category_scores_gemma":[0.000021468493,0.00018244612,0.00006845099,0.00018978429,0.00011615685,0.00054768205,0.0000072233197,0.00041678076,0.0000027836602],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000073624135,0.00020264986,0.006639339,0.00014972413,0.00039606343,0.0010198836,0.0061448487,0.5273522,0.4014436,0.00005401038,0.00027529369,0.056248754],"study_design_scores_gemma":[0.015607755,0.0075468835,0.0547726,0.0042018006,0.0006690801,0.03569691,0.007740976,0.31151965,0.52819,0.02225128,0.006103327,0.0056997375],"about_ca_topic_score_codex":0.0000037599816,"about_ca_topic_score_gemma":0.0000034982893,"teacher_disagreement_score":0.21583258,"about_ca_system_score_codex":0.000094213814,"about_ca_system_score_gemma":0.000028023444,"threshold_uncertainty_score":0.7439937},"labels":[],"label_agreement":null},{"id":"W2168901237","doi":"10.1109/mdt.2004.34","title":"Jitter models for the design and test of Gbps-speed serial interconnects","year":2004,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":85,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"University of British Columbia","keywords":"Jitter; Bit error rate; Computer science; Gigabit; Serial communication; Noise (video); Electronic engineering; Computer hardware; Engineering; Telecommunications; Decoding methods","score_opus":0.0395368072549954,"score_gpt":0.23755968270765948,"score_spread":0.1980228754526641,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168901237","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02736656,0.00021743993,0.97106254,0.000099586236,0.00047268582,0.0005590977,0.0000111064755,0.00019465853,0.000016337697],"genre_scores_gemma":[0.80700314,0.00008080302,0.19277468,0.00004122234,0.00004954207,0.000022565078,7.8733103e-7,0.000023093226,0.000004147775],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992693,0.0000109464245,0.0002624848,0.00015211967,0.000099102894,0.00020604515],"domain_scores_gemma":[0.99780273,0.0018083449,0.00007112377,0.00023841948,0.000053924432,0.000025476083],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016218492,0.00017223589,0.00024355407,0.00007364114,0.000041173294,0.000017597995,0.00030859147,0.00007451891,0.0000010822786],"category_scores_gemma":[0.000085181266,0.00013351429,0.000047854992,0.000105517625,0.0001458138,0.00016267312,0.000036533726,0.00008691329,8.637819e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032440294,0.000043258995,0.00001878069,0.00006796404,0.0000534294,0.000001661727,0.00023261267,0.9355201,0.056112617,0.0005059388,0.00080828875,0.006602878],"study_design_scores_gemma":[0.0013393332,0.00066121394,0.000051861472,0.0001663799,0.00004043424,0.000009048545,0.00006703746,0.5854621,0.39458486,0.017322587,0.000078264886,0.00021686767],"about_ca_topic_score_codex":0.0000035224914,"about_ca_topic_score_gemma":4.710147e-7,"teacher_disagreement_score":0.7796366,"about_ca_system_score_codex":0.000031266234,"about_ca_system_score_gemma":0.00001674341,"threshold_uncertainty_score":0.54445547},"labels":[],"label_agreement":null},{"id":"W2170091880","doi":"10.1109/icecs.2009.5410875","title":"A new time-based architecture for serial communication links","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"SerDes; Computer science; Serial communication; Clock rate; Bandwidth (computing); Transmitter; Transceiver; Electronic engineering; Computer hardware; Clock recovery; Chip; Clock signal; Embedded system; Channel (broadcasting); Wireless; Engineering; Telecommunications; Jitter","score_opus":0.008888069486428705,"score_gpt":0.23744522444790564,"score_spread":0.22855715496147694,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170091880","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0031764954,0.0001505312,0.9869014,0.001509442,0.00006672446,0.00021035121,0.0000041790963,0.0013565092,0.0066243606],"genre_scores_gemma":[0.26211512,0.000022920178,0.7356108,0.00040509793,0.00008915966,0.000020076877,0.000044911532,0.000015843587,0.0016760904],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9997321,0.0000023421483,0.000075056145,0.00005570781,0.000032986947,0.00010185001],"domain_scores_gemma":[0.99971193,0.000028847242,0.0000090808735,0.00022443425,0.000008636458,0.000017082288],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000023712513,0.00006605475,0.00006576329,0.000031164982,0.00003049693,0.000011493991,0.00015607092,0.00009902467,0.00006159046],"category_scores_gemma":[0.000015501497,0.000056824454,0.000024031851,0.0000519963,0.000008316472,0.00003280224,0.000008654294,0.000115208815,0.000014244503],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000038660288,0.000017863207,0.0000062241143,0.000014521706,0.000014960785,2.0585121e-7,0.00005920687,0.1185344,0.01117442,0.0035922762,0.038502425,0.82804483],"study_design_scores_gemma":[0.002875945,0.00049455,0.00020271639,0.000070281036,0.00003073231,0.0000022658755,0.000058287107,0.19432165,0.17887318,0.15332627,0.4691071,0.0006370465],"about_ca_topic_score_codex":0.0000012145193,"about_ca_topic_score_gemma":0.0000033914891,"teacher_disagreement_score":0.8274078,"about_ca_system_score_codex":0.000014947699,"about_ca_system_score_gemma":0.000006303478,"threshold_uncertainty_score":0.2317234},"labels":[],"label_agreement":null},{"id":"W2170954983","doi":"10.1109/newcas.2006.250925","title":"A 3.5mW Fully Integrated 1.8GHz Synthesizer in 0.13-&amp;#x003BC;m CMOS","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Frequency synthesizer; CMOS; Electrical engineering; Phase frequency detector; Ring oscillator; Voltage-controlled oscillator; Electronic engineering; Charge pump; Engineering; Direct digital synthesizer; Power (physics); Voltage; Computer science; Phase noise; Physics; Capacitor","score_opus":0.007572217521392348,"score_gpt":0.20210160398927016,"score_spread":0.19452938646787782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170954983","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7171348,0.0007395843,0.09644561,0.00024306086,0.00046893343,0.0003586216,0.000016667369,0.0043038717,0.18028885],"genre_scores_gemma":[0.97823876,0.000066811095,0.015178478,0.000043263644,0.000035793873,0.0000536009,0.000012761862,0.00003501279,0.006335488],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991342,0.0000083296345,0.00025694212,0.00017476635,0.00010162748,0.000324139],"domain_scores_gemma":[0.99963284,0.00004727262,0.00001738211,0.00026580744,0.00001655743,0.00002013517],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000068544905,0.00018973068,0.00018887105,0.0001540337,0.000025186355,0.00002341653,0.00020410222,0.00012151106,0.00047462026],"category_scores_gemma":[0.000043654753,0.00015171696,0.000035496127,0.00028981976,0.00004919062,0.00013137971,0.000043016997,0.00020533772,0.00027169622],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011293598,0.00076307135,0.031479914,0.0003684903,0.00024402961,0.00017604804,0.0003936827,0.17699575,0.12152622,0.06697053,0.12745963,0.4735097],"study_design_scores_gemma":[0.0012754682,0.000074845084,0.007683832,0.00017745687,0.000024672936,0.000023556138,0.0008524741,0.019597808,0.06369208,0.023642812,0.88158596,0.00136902],"about_ca_topic_score_codex":0.00021428095,"about_ca_topic_score_gemma":0.0008879184,"teacher_disagreement_score":0.75412637,"about_ca_system_score_codex":0.000098434495,"about_ca_system_score_gemma":0.000007631986,"threshold_uncertainty_score":0.6186838},"labels":[],"label_agreement":null},{"id":"W2171277643","doi":"10.1109/tcsi.2002.808235","title":"A method to derive an equation for the oscillation frequency of a ring oscillator","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":112,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Oscillation (cell signaling); Ring oscillator; Mathematics; Ring (chemistry); Topology (electrical circuits); Characteristic equation; Mathematical analysis; Delay line oscillator; Control theory (sociology); Voltage-controlled oscillator; Physics; Differential equation; Computer science; Voltage; Quantum mechanics; Control (management)","score_opus":0.03664010335656036,"score_gpt":0.29211617009061547,"score_spread":0.2554760667340551,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171277643","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021396121,0.000364928,0.97649455,0.0000106076595,0.00011269463,0.0010492944,0.00009850219,0.00009475495,0.00037854974],"genre_scores_gemma":[0.9952053,0.00006813041,0.0036003087,0.00001673617,0.000017770488,0.0010271701,0.0000020318623,0.000014192293,0.000048387486],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9993938,0.000052463536,0.00020236969,0.00016676985,0.00007209327,0.00011248612],"domain_scores_gemma":[0.99937284,0.00034629062,0.000039459035,0.00016770845,0.00002949756,0.000044231845],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004114531,0.000106059306,0.0001220273,0.000075391275,0.00032415002,0.000034055145,0.00006209125,0.000052507563,0.00000556204],"category_scores_gemma":[0.000004670784,0.000084771615,0.000026210468,0.00014780175,0.000054175023,0.0001083193,7.5507444e-7,0.00006393225,0.0000011774446],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011097462,0.00006569074,0.000041293406,0.00014410194,0.000103078484,5.9140092e-8,0.0008652866,0.08928313,0.049173743,0.6534882,0.0000031747393,0.20682111],"study_design_scores_gemma":[0.0046077785,0.0020172878,0.0010711801,0.00062485953,0.00093304075,0.00016724598,0.06596893,0.20121971,0.29120526,0.3774823,0.05198848,0.0027139336],"about_ca_topic_score_codex":0.000006151541,"about_ca_topic_score_gemma":0.0000041713893,"teacher_disagreement_score":0.9738091,"about_ca_system_score_codex":0.000034055436,"about_ca_system_score_gemma":0.000006427798,"threshold_uncertainty_score":0.3456886},"labels":[],"label_agreement":null},{"id":"W2171281147","doi":"10.1109/socc.2006.283864","title":"A Timing Jitter Reduction Technique in a Cyclic Injection Clock Multiplier for Data Communication System","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; dBc; Clock generator; CMOS; Phase noise; Frequency offset; Electronic engineering; Offset (computer science); CPU multiplier; Reduction (mathematics); Computer science; Detector; Electrical engineering; Clock signal; Engineering; Clock skew; Orthogonal frequency-division multiplexing; Mathematics","score_opus":0.0333162140998782,"score_gpt":0.275526725495738,"score_spread":0.24221051139585978,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171281147","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036395263,0.00018355425,0.9573278,0.0000683929,0.00015921828,0.00084016426,0.0000103259645,0.0016794669,0.0033358256],"genre_scores_gemma":[0.87598675,0.00002209739,0.12330696,0.0000029797143,0.000033007935,0.00037730174,0.00010940428,0.000017140306,0.00014433642],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99946946,0.000008813779,0.0002042281,0.00014515591,0.000045230998,0.00012708573],"domain_scores_gemma":[0.9993505,0.000022263415,0.000029058212,0.0005773223,0.000015108207,0.0000057762995],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014185153,0.00008401888,0.00008892532,0.0001273886,0.00005159136,0.000014961428,0.00023062066,0.00009548471,0.0000020580899],"category_scores_gemma":[0.000012519233,0.00008222763,0.000012381644,0.00014847176,0.000018544013,0.00026063906,0.00008777954,0.00010708795,0.000003666645],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000116091534,0.000358592,0.0048553715,0.0017343544,0.000114306145,0.000003572675,0.00043598772,0.30924493,0.36263573,0.041683305,0.038194705,0.24062307],"study_design_scores_gemma":[0.000832781,0.00005143541,0.0005692014,0.0003191639,0.000022427677,0.000053985663,0.0015969223,0.87041503,0.100626424,0.003373999,0.021674031,0.00046461535],"about_ca_topic_score_codex":0.00011298031,"about_ca_topic_score_gemma":0.00007295827,"teacher_disagreement_score":0.8395915,"about_ca_system_score_codex":0.00015139386,"about_ca_system_score_gemma":0.0000024689882,"threshold_uncertainty_score":0.3353145},"labels":[],"label_agreement":null},{"id":"W2171928322","doi":"10.1109/tcsi.2008.916400","title":"A 5-Gb/s CDR Circuit With Automatically Calibrated Linear Phase Detector","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Calibration; Detector; Chip; Phase (matter); CMOS; Electronic circuit; Computer science; Phase detector; Algorithm; Electronic engineering; Physics; Electrical engineering; Engineering; Telecommunications; Voltage","score_opus":0.022941378998039004,"score_gpt":0.2215855403962461,"score_spread":0.1986441613982071,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171928322","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35225245,0.00041925738,0.64210725,0.000031755633,0.00056792336,0.00058598147,0.000070102455,0.0019311853,0.002034106],"genre_scores_gemma":[0.9987536,0.00024242733,0.00021198216,0.000027999491,0.000034294604,0.00011320097,0.0000029310784,0.000060421822,0.0005531085],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987294,0.000031348834,0.00032252178,0.00030139153,0.00026918738,0.0003461377],"domain_scores_gemma":[0.99934626,0.00005190128,0.00004225328,0.00035532092,0.00003978644,0.00016446205],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007114561,0.0002891947,0.0003469071,0.00015938224,0.00027617722,0.000034896453,0.00013988477,0.00017456296,0.000036193404],"category_scores_gemma":[0.0000057857096,0.00023390629,0.000060664363,0.0003090476,0.00019469562,0.00016045726,8.711872e-7,0.00025841728,0.00001669353],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012208609,0.0009032937,0.00015650586,0.0014686397,0.001962793,0.0008275552,0.0024760868,0.37832478,0.32761642,0.001317352,0.0006513735,0.2841731],"study_design_scores_gemma":[0.019361192,0.004912306,0.0005724038,0.0020983159,0.0007225702,0.0049141035,0.003828805,0.6956371,0.21907681,0.00021728167,0.043431465,0.005227646],"about_ca_topic_score_codex":0.000011794259,"about_ca_topic_score_gemma":0.000006881362,"teacher_disagreement_score":0.6465012,"about_ca_system_score_codex":0.000068627254,"about_ca_system_score_gemma":0.000035766287,"threshold_uncertainty_score":0.95384216},"labels":[],"label_agreement":null},{"id":"W2172173484","doi":"10.1109/iscas.2011.5938120","title":"A hybrid phase-locked loop for CDR Applications","year":2011,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; Jitter; PLL multibit; Voltage-controlled oscillator; Phase frequency detector; Phase detector; Electronic engineering; CMOS; Lock (firearm); Computer science; Voltage; Charge pump; Electrical engineering; Engineering; Capacitor","score_opus":0.04123682735527159,"score_gpt":0.2747112370497133,"score_spread":0.2334744096944417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2172173484","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007103025,0.0001245479,0.96662575,0.0000124845765,0.000068284804,0.0003250822,0.000017707825,0.0013048779,0.024418233],"genre_scores_gemma":[0.8700742,0.000067183915,0.1261144,0.000048369984,0.00003749726,0.0010340025,0.000016599455,0.000024526495,0.0025832306],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99967283,5.8397035e-7,0.00008542927,0.00008074425,0.000026532998,0.0001339039],"domain_scores_gemma":[0.99977547,0.000012443903,0.000008480945,0.00017287477,0.000014102708,0.000016628219],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00001770691,0.00006343189,0.000060759096,0.00003246209,0.000032606928,0.0000037360303,0.00012129692,0.000021478596,0.00012110811],"category_scores_gemma":[0.0000060593097,0.000056157412,0.000022182801,0.00004382687,0.000023241024,0.00005348017,0.000016778771,0.00003430421,0.000048993643],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022733462,0.00030766634,0.00012886114,0.00012017462,0.00013210713,0.0000020070306,0.00013003436,0.00021506583,0.013032698,0.129619,0.03994053,0.8163491],"study_design_scores_gemma":[0.0009879771,0.00010466523,0.000013835474,0.0000058654796,0.000021539121,0.0000037743,0.00018043046,0.013458428,0.36906108,0.05813014,0.5577508,0.00028146245],"about_ca_topic_score_codex":9.83925e-7,"about_ca_topic_score_gemma":8.0144696e-7,"teacher_disagreement_score":0.8629712,"about_ca_system_score_codex":0.000011512764,"about_ca_system_score_gemma":0.0000019575982,"threshold_uncertainty_score":0.22900328},"labels":[],"label_agreement":null},{"id":"W2172828916","doi":"10.1109/isscc.2002.992215","title":"A 10Gb/s CDR/DEMUX with LC delay line VCO in 0.18μm CMOS","year":2005,"lang":"en","type":"article","venue":"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Multiplexer; CMOS; Voltage-controlled oscillator; Computer science; Electronic engineering; Electrical engineering; Physics; Telecommunications; Optoelectronics; Multiplexing; Engineering; Voltage","score_opus":0.0212650690295087,"score_gpt":0.26910859830617095,"score_spread":0.24784352927666226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2172828916","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.75757176,0.000157074,0.008935005,0.0013135299,0.0014297353,0.0012565483,0.0004073222,0.002149733,0.2267793],"genre_scores_gemma":[0.99036705,0.0013037248,0.005573665,0.00021063209,0.0002026841,0.00019213904,0.0000704406,0.000096048556,0.0019836382],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99645686,0.000029778,0.0011666589,0.00070351677,0.00081079756,0.0008323771],"domain_scores_gemma":[0.99834466,0.00018648386,0.00027416894,0.0006377185,0.00036961527,0.000187327],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00023953243,0.0006234153,0.00074556237,0.00046706182,0.000080099904,0.000080988306,0.0013839772,0.00037591055,0.0010240407],"category_scores_gemma":[0.00022574197,0.0005708382,0.00016306622,0.0004939265,0.00047340646,0.000538127,0.00016036103,0.00065119157,0.00026998777],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021716145,0.0012344358,0.0051420284,0.00020752245,0.0005955428,0.00020056058,0.0003615969,0.10913049,0.7636837,0.006963921,0.003585445,0.1086776],"study_design_scores_gemma":[0.015897334,0.0034712183,0.03476325,0.004509658,0.0003936564,0.0005644533,0.00090788264,0.33205032,0.3802591,0.009849154,0.20815144,0.009182524],"about_ca_topic_score_codex":0.000050959177,"about_ca_topic_score_gemma":0.0007470913,"teacher_disagreement_score":0.38342458,"about_ca_system_score_codex":0.0005709947,"about_ca_system_score_gemma":0.00013187504,"threshold_uncertainty_score":0.99988914},"labels":[],"label_agreement":null},{"id":"W2173103219","doi":"10.1109/cicc.2015.7338413","title":"A 20 Gb/s 0.3 pJ/b single-ended die-to-die transceiver in 28 nm-SOI CMOS","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Keysight Technologies","keywords":"Transceiver; CMOS; Die (integrated circuit); Transmitter; Electrical engineering; Electronic circuit; Electronic engineering; Low-power electronics; Power consumption; Computer science; Engineering; Power (physics); Channel (broadcasting); Physics","score_opus":0.04050758250149054,"score_gpt":0.24923968878028183,"score_spread":0.2087321062787913,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2173103219","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59909326,0.0017259268,0.09171988,0.0014699405,0.0015149644,0.0009810355,0.000036360936,0.005662889,0.29779574],"genre_scores_gemma":[0.9835175,0.000071087125,0.013448956,0.00012887568,0.000039945935,0.00004694309,0.0000055748483,0.000033920132,0.0027071987],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9990259,0.0000075154835,0.00023584589,0.00020597369,0.00015847714,0.0003663241],"domain_scores_gemma":[0.9995809,0.000022018372,0.0000135974715,0.0002685255,0.000025574267,0.00008935472],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000079898746,0.00018531902,0.00019945232,0.00015206683,0.000020780219,0.000020007108,0.00024331661,0.00011155858,0.00006399711],"category_scores_gemma":[0.000051048104,0.0001653757,0.000036363035,0.00019410283,0.00003949288,0.00017558316,0.0000437318,0.00017903355,0.0001866086],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002690158,0.0009668074,0.009286114,0.00031633204,0.00033603594,0.0005081741,0.007318838,0.13335568,0.09148689,0.0071992865,0.07491223,0.6740446],"study_design_scores_gemma":[0.004967544,0.00074981706,0.0020770004,0.00023049262,0.00004783032,0.000015015298,0.004276721,0.030780865,0.16153584,0.019324511,0.77396697,0.0020274017],"about_ca_topic_score_codex":0.00001817341,"about_ca_topic_score_gemma":0.00024470317,"teacher_disagreement_score":0.6990547,"about_ca_system_score_codex":0.00013080057,"about_ca_system_score_gemma":0.0000096754975,"threshold_uncertainty_score":0.6743825},"labels":[],"label_agreement":null},{"id":"W2177363184","doi":"10.1109/tcsii.2015.2468914","title":"A 0.009–1.4-GHz Frequency Synthesizer With Suppressed Transients During VCO Band Switching","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Voltage-controlled oscillator; Frequency synthesizer; Phase noise; Capacitor; Electrical engineering; Jitter; Direct digital synthesizer; Phase-locked loop; Voltage; Capacitance; Materials science; Physics; Electronic engineering; Engineering; Electrode","score_opus":0.018355236241427965,"score_gpt":0.20827810577391767,"score_spread":0.1899228695324897,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2177363184","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49949244,0.00058774604,0.49361667,0.000025123141,0.0014966759,0.0006685257,0.00010406345,0.0017297943,0.002278958],"genre_scores_gemma":[0.9984257,0.00007526073,0.0003304075,0.000015386322,0.000103517465,0.00045840652,0.000004042586,0.0001446597,0.00044260928],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9973713,0.00006612938,0.00059026154,0.00059401395,0.000649237,0.00072902354],"domain_scores_gemma":[0.998634,0.000091226124,0.00009339133,0.00081830256,0.000117758056,0.00024533147],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00017799312,0.00054201344,0.00056942477,0.00032001518,0.0004253001,0.00012918156,0.00051079004,0.0002674941,0.000031891755],"category_scores_gemma":[0.000011548014,0.00049490423,0.000113362374,0.0003998215,0.00009270255,0.00073002063,0.0000029593173,0.00059394585,0.00003669258],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011877389,0.00045055163,0.00022076773,0.0009442361,0.00088438357,0.00020833904,0.0052854675,0.7368073,0.24868935,0.0001289481,0.0003582802,0.0059036394],"study_design_scores_gemma":[0.00913646,0.0009600763,0.0004545184,0.0038503374,0.0005064918,0.0008064189,0.00494166,0.00847799,0.9588986,0.0003148123,0.008023494,0.0036291657],"about_ca_topic_score_codex":0.00010841989,"about_ca_topic_score_gemma":0.00002885789,"teacher_disagreement_score":0.7283293,"about_ca_system_score_codex":0.00026525662,"about_ca_system_score_gemma":0.000054770182,"threshold_uncertainty_score":0.99975026},"labels":[],"label_agreement":null},{"id":"W2178145195","doi":"10.1109/cicc.2015.7338487","title":"A high-performance, yet simple to design, digital-friendly type-I PLL","year":2015,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; Jitter; dBc; Electronic engineering; Voltage-controlled oscillator; CMOS; Oversampling; Phase noise; Phase detector; Electrical engineering; Computer science; Engineering; Voltage","score_opus":0.028279835941130108,"score_gpt":0.23996588816554895,"score_spread":0.21168605222441883,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2178145195","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6243012,0.00008658733,0.33304954,0.000076721255,0.00079612416,0.0002753595,0.000012663877,0.0028863335,0.038515497],"genre_scores_gemma":[0.97086483,0.000018871999,0.027307099,0.000059652164,0.000027881752,0.000018907404,0.000007898773,0.00002218925,0.0016726523],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99941194,0.0000018299895,0.00012063389,0.00011469559,0.000111943606,0.00023898191],"domain_scores_gemma":[0.9996242,0.000018347308,0.000008589413,0.0002311818,0.00003924958,0.000078410056],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004509589,0.00011736486,0.0001102926,0.00007261352,0.000022220413,0.000036147954,0.00018551703,0.00004999979,0.00004750848],"category_scores_gemma":[0.00006510068,0.000097005715,0.000009838442,0.0002593805,0.00001883351,0.0002883682,0.000081472,0.000068487076,0.0007134801],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006663712,0.000059512433,0.001758041,0.0000416996,0.000074271295,0.000014026552,0.00019624416,0.3524829,0.0013686897,0.0048180753,0.4469663,0.19215363],"study_design_scores_gemma":[0.0009462662,0.0011687003,0.00036918558,0.000032586297,0.00001414317,0.000009123756,0.0006348385,0.024591489,0.10336512,0.010692894,0.8572662,0.00090944377],"about_ca_topic_score_codex":0.0000027592305,"about_ca_topic_score_gemma":0.0000012444848,"teacher_disagreement_score":0.4102999,"about_ca_system_score_codex":0.00005223944,"about_ca_system_score_gemma":0.00001044264,"threshold_uncertainty_score":0.91705817},"labels":[],"label_agreement":null},{"id":"W2219472191","doi":"10.1109/ted.2015.2503718","title":"Recent Developments and Design Challenges of High-Performance Ring Oscillator CMOS Time-to-Digital Converters","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Electron Devices","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":97,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs; FedDev Ontario; Canada Foundation for Innovation; CMC Microsystems","keywords":"CMOS; Electronic engineering; Ring oscillator; Converters; Computer science; Noise (video); Phase noise; Time-to-digital converter; Dynamic range; Engineering; Electrical engineering; Jitter; Voltage; Artificial intelligence","score_opus":0.023505477899070724,"score_gpt":0.22257596262348506,"score_spread":0.19907048472441433,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2219472191","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8026789,0.0017113424,0.19301634,0.00015615729,0.00031185074,0.00038121248,0.000012000455,0.00067802117,0.0010541998],"genre_scores_gemma":[0.9948015,0.0023181178,0.0026963106,0.000019602156,0.000007153123,0.00003716557,7.317618e-7,0.000022650578,0.00009673414],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992367,0.0000080522805,0.00017793062,0.00017238727,0.00015452651,0.00025039524],"domain_scores_gemma":[0.99969584,0.000033799734,0.000028983266,0.00012915723,0.000042567364,0.00006966712],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007468221,0.00016050064,0.00017428302,0.00014633058,0.000046631343,0.000017606984,0.00012526804,0.00006366038,0.000011246366],"category_scores_gemma":[0.000003369293,0.00015414495,0.00001258547,0.00016389554,0.000034181634,0.00028009893,0.0000019244633,0.00011922468,0.00006021874],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000090342844,0.00005841635,0.000040422725,0.00008682359,0.00016392722,0.000001163391,0.00033901524,0.10847214,0.0030254063,0.000020306676,0.00010469365,0.8875973],"study_design_scores_gemma":[0.0011341294,0.0010610761,0.00047153642,0.00019962613,0.000044674445,0.00001564162,0.00035119307,0.023768209,0.9579862,0.0001604782,0.01414121,0.00066607643],"about_ca_topic_score_codex":0.0000010881176,"about_ca_topic_score_gemma":0.0000035079183,"teacher_disagreement_score":0.95496076,"about_ca_system_score_codex":0.0001058995,"about_ca_system_score_gemma":0.000023818791,"threshold_uncertainty_score":0.62858486},"labels":[],"label_agreement":null},{"id":"W2231045516","doi":"","title":"VERY LOW-VOLTAGE OPERATION CAPABILITY OF CMOS RING OSCILLATORS AND LOGIC GATES","year":2004,"lang":"en","type":"article","venue":"Iranian Conference on Electrical Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Ring oscillator; CMOS; NAND gate; Inverter; Logic gate; Electrical engineering; NOR gate; Transistor; Voltage; Pass transistor logic; Electronic engineering; Optoelectronics; Materials science; Engineering","score_opus":0.011582537388322713,"score_gpt":0.21591894971015096,"score_spread":0.20433641232182825,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2231045516","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8946788,0.00029257336,0.103389926,0.000048857557,0.00013734784,0.0001906013,0.0000053903677,0.00063359353,0.0006229206],"genre_scores_gemma":[0.99805754,0.00021722117,0.0016461547,0.000012236699,0.000022565508,0.000014712216,0.0000020705083,0.000021658036,0.0000058102023],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990846,0.0000043678656,0.00024675168,0.00021954394,0.00014245854,0.00030230204],"domain_scores_gemma":[0.99964976,0.00004911758,0.00002389199,0.0001851854,0.000030374136,0.00006164618],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000073273324,0.00020376532,0.00024395605,0.00013734408,0.00003953992,0.00002623694,0.0001381994,0.00012059059,0.000012536253],"category_scores_gemma":[0.00011918242,0.0001945518,0.000032896227,0.00024393442,0.000048217764,0.0001414072,0.000027453707,0.00027353337,0.0000059538343],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018591682,0.00006771279,0.00081053254,0.00029236433,0.000048424732,0.00001277449,0.00018364048,0.6498784,0.24102852,0.088732235,0.000003907029,0.018922918],"study_design_scores_gemma":[0.0013237786,0.0005090783,0.0064367163,0.000327514,0.000026686705,0.000015451771,0.00008075979,0.6972972,0.28451535,0.008435338,0.0001687694,0.00086335576],"about_ca_topic_score_codex":0.00000822369,"about_ca_topic_score_gemma":0.0000025619634,"teacher_disagreement_score":0.10337878,"about_ca_system_score_codex":0.00013476833,"about_ca_system_score_gemma":0.000018304918,"threshold_uncertainty_score":0.7933592},"labels":[],"label_agreement":null},{"id":"W2242683937","doi":"10.1109/mssc.2015.2497639","title":"Miles Copeland: Three Decades of Scientific Excellence and Industrial Relevance","year":2016,"lang":"en","type":"article","venue":"IEEE Solid-State Circuits Magazine","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Information Technology Association of Canada","funders":"","keywords":"Excellence; Relevance (law); Pleasure; Graduate students; Sociology; Management; Work (physics); Quality (philosophy); Library science; Public relations; Medical education; Engineering; Psychology; Political science; Pedagogy; Computer science; Law; Medicine","score_opus":0.031946091109739706,"score_gpt":0.2514877390630886,"score_spread":0.21954164795334888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2242683937","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97922844,0.0012865413,0.016123904,0.000076935845,0.001403975,0.00024201807,0.00014432074,0.00040937122,0.0010844675],"genre_scores_gemma":[0.99687266,0.0015517217,0.00026362296,0.0000066723933,0.00007183042,0.00001909481,0.0000029763166,0.00003238328,0.0011790419],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986693,0.000012041814,0.00036330018,0.00033371692,0.00022887175,0.00039275305],"domain_scores_gemma":[0.99921334,0.0001611452,0.000087635184,0.00039106488,0.00007576057,0.000071056675],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018850475,0.00021568379,0.00028645905,0.00017501829,0.00008527432,0.000037042366,0.00030544132,0.00011449374,0.000040018902],"category_scores_gemma":[0.00014868533,0.00016100077,0.00003497181,0.00030258478,0.00056905515,0.00028979447,0.000063600535,0.00015071408,0.000063501284],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019492512,0.000037616373,0.0069051743,0.00013076032,0.00006355413,0.000019887562,0.00015047705,0.0007014075,0.49661106,0.00027615682,0.0066692946,0.48841512],"study_design_scores_gemma":[0.0039844937,0.00030708814,0.005718069,0.0011014054,0.000063279695,0.00003904528,0.000084179825,0.0015487394,0.86660427,0.029944338,0.08941584,0.0011892463],"about_ca_topic_score_codex":0.0000019098682,"about_ca_topic_score_gemma":0.000031120675,"teacher_disagreement_score":0.4872259,"about_ca_system_score_codex":0.00004208293,"about_ca_system_score_gemma":0.00002366141,"threshold_uncertainty_score":0.6565421},"labels":[],"label_agreement":null},{"id":"W2290610940","doi":"10.1109/tbcas.2015.2434957","title":"A Low-Power Gateable Vernier Ring Oscillator Time-to-Digital Converter for Biomedical Imaging Applications","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Biomedical Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":82,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Hamilton Health Sciences; McMaster University","funders":"","keywords":"Vernier scale; Ring oscillator; Integral nonlinearity; Time-to-digital converter; Differential nonlinearity; Ring (chemistry); CMOS; Chip; Power (physics); Resolution (logic); Calibration; Electronic engineering; Computer science; Electrical engineering; Physics; Electronic circuit; Voltage; Engineering; Optics; Converters; Artificial intelligence","score_opus":0.015245619846389313,"score_gpt":0.23269011579334642,"score_spread":0.2174444959469571,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2290610940","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036284977,0.00020211106,0.9923305,0.0001436287,0.0009848222,0.0007033314,0.00031851878,0.00061371765,0.0010748915],"genre_scores_gemma":[0.99826336,0.000013473471,0.00019282546,0.00006037289,0.00010907021,0.00051815185,0.000016163529,0.000041594372,0.0007850022],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99862105,0.00000881129,0.00034577033,0.00031619947,0.00032495547,0.0003832377],"domain_scores_gemma":[0.99918306,0.00008190626,0.000029248355,0.00023898525,0.00006459631,0.00040221447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016681473,0.00020769019,0.00027457037,0.00024059665,0.00013285335,0.000113122034,0.00017368604,0.00014543359,0.000043856344],"category_scores_gemma":[0.000012804105,0.00017910246,0.000058089383,0.00029543447,0.00018406968,0.00017864363,0.0000036492963,0.00016895299,0.00027091513],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008647469,0.0010635605,0.00008311402,0.0011500262,0.00068431237,0.000036675876,0.0013860662,0.0064334534,0.025833802,0.0006278298,0.04701042,0.91560423],"study_design_scores_gemma":[0.0022305804,0.00036367233,0.000008282241,0.00027432875,0.000054855027,0.00008667228,0.0009448201,0.16848812,0.001678592,0.0002366564,0.8249218,0.00071162713],"about_ca_topic_score_codex":0.0000034549805,"about_ca_topic_score_gemma":2.4176364e-7,"teacher_disagreement_score":0.99463487,"about_ca_system_score_codex":0.0001204791,"about_ca_system_score_gemma":0.000033427717,"threshold_uncertainty_score":0.7303586},"labels":[],"label_agreement":null},{"id":"W2314916716","doi":"10.1109/tcsii.2016.2536238","title":"A Novel 10-Bit 2.8-mW TDC Design Using SAR With Continuous Disassembly Algorithm","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Cairo University; Academy of Scientific Research and Technology; National Telecommunication Regulatory Authority; Zewail City of Science and Technology; Mentor Graphics; Natural Sciences and Engineering Research Council of Canada; Science and Technology Development Fund; Ministry of Communication and Information Technology; Intel Corporation; Semiconductor Research Corporation","keywords":"Algorithm; Power consumption; Computer science; Successive approximation ADC; CMOS; Bit (key); Power (physics); Sampling (signal processing); Electronic engineering; Electrical engineering; Engineering; Voltage; Telecommunications; Physics; Detector","score_opus":0.030667143233388934,"score_gpt":0.2311844571968879,"score_spread":0.20051731396349898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2314916716","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010878432,0.00032197477,0.98451835,0.000019826384,0.0012324416,0.00076413876,0.0002540829,0.0016512169,0.00035953888],"genre_scores_gemma":[0.98644376,0.00007853584,0.011050828,0.0000160234,0.00012197339,0.00021214047,0.0000018430881,0.00014709846,0.0019277957],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99776447,0.00004824197,0.0005187069,0.0005456014,0.00044309374,0.0006798696],"domain_scores_gemma":[0.99870706,0.00019705115,0.000121116565,0.0007219003,0.000119251206,0.00013359847],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016590378,0.00049713184,0.00055138796,0.00024185468,0.0003759957,0.0000852882,0.00041764273,0.00025220204,0.00003781621],"category_scores_gemma":[0.000008311303,0.00037194966,0.000106000625,0.0003347336,0.00016195497,0.0005532185,0.0000045573756,0.0002482787,0.000045247518],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045483408,0.00033673257,0.000008089083,0.00017534388,0.00050603435,0.00004900881,0.00048786352,0.27053285,0.5450784,0.00014371797,0.0005130405,0.18212347],"study_design_scores_gemma":[0.0077200104,0.0015176755,0.000022358805,0.0045089168,0.00047589932,0.0009608996,0.0020149965,0.070105426,0.8603811,0.00011628563,0.04873923,0.0034372066],"about_ca_topic_score_codex":0.000070106085,"about_ca_topic_score_gemma":0.000005684929,"teacher_disagreement_score":0.9755653,"about_ca_system_score_codex":0.00029703477,"about_ca_system_score_gemma":0.000049732513,"threshold_uncertainty_score":0.9998732},"labels":[],"label_agreement":null},{"id":"W2323442936","doi":"10.2514/6.2000-1247","title":"Versatile high speed digital modulator for on-board applications","year":2000,"lang":"en","type":"article","venue":"18th International Communications Satellite Systems Conference and Exhibit","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"COM DEV International","funders":"","keywords":"Computer science; Electronic engineering; Engineering","score_opus":0.029364862497349403,"score_gpt":0.26291370727211383,"score_spread":0.23354884477476442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2323442936","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30089197,0.01032925,0.122664966,0.005088448,0.002121104,0.0066599483,0.0042659384,0.0044493848,0.543529],"genre_scores_gemma":[0.99191195,0.0031121501,0.0019148648,0.00003479738,0.00007036027,0.00033236254,0.00036006435,0.000021630383,0.0022417929],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99919,0.000010400788,0.00030381372,0.00019265761,0.00013798915,0.00016515746],"domain_scores_gemma":[0.9989097,0.00013440206,0.000046908895,0.00073584745,0.00012500433,0.000048107162],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006151094,0.0001580622,0.00016047948,0.000101771846,0.00015637175,0.00019941361,0.00066728215,0.00007994555,0.00007633039],"category_scores_gemma":[0.00001510836,0.00015717505,0.000040354993,0.00009675297,0.00012679267,0.00027169992,0.00007276469,0.00013431799,0.00014236473],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000041705647,0.00012907191,0.0008389598,0.000093556795,0.00023941188,6.073918e-7,0.00032164258,0.0068404106,0.0005207255,0.39590484,0.0008874535,0.5941816],"study_design_scores_gemma":[0.0004883203,0.00005862299,0.0004936011,0.000108771565,0.000015858004,0.000005491737,0.0004922883,0.07561508,0.00035960382,0.0075562987,0.91448534,0.00032072276],"about_ca_topic_score_codex":0.000019039438,"about_ca_topic_score_gemma":0.000005199009,"teacher_disagreement_score":0.9135979,"about_ca_system_score_codex":0.00006559721,"about_ca_system_score_gemma":0.000012413558,"threshold_uncertainty_score":0.6409412},"labels":[],"label_agreement":null},{"id":"W23259838","doi":"10.1089/scd.2012.0323","title":"A monolithic phase locked loop frequency synthesizer for a 0.5um CMOS process","year":2011,"lang":"en","type":"article","venue":"Stem Cells and Development","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institutes of Health Research","keywords":"Phase-locked loop; Frequency synthesizer; Loop (graph theory); Process (computing); CMOS; Phase (matter); Phase noise; Optoelectronics; Materials science; Computer science; Electronic engineering; Physics; Engineering; Mathematics","score_opus":0.039530972429042695,"score_gpt":0.2472276130592106,"score_spread":0.2076966406301679,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W23259838","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9017219,0.0017343307,0.09031903,0.000016704565,0.00045495335,0.0009615399,0.000023785826,0.0008662261,0.0039015377],"genre_scores_gemma":[0.96083295,0.00015403044,0.03818179,0.000025025529,0.0000142414065,0.00036721703,0.0000027909966,0.000030108606,0.00039185668],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99920464,0.0000033196357,0.00023151626,0.0001993251,0.000082364175,0.00027884197],"domain_scores_gemma":[0.99972785,0.000020435895,0.000033294564,0.00013070782,0.00003528309,0.00005240393],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000076638695,0.00017412484,0.00017099797,0.000057149235,0.000084400235,0.00001464701,0.00012490498,0.00008170061,0.000030325145],"category_scores_gemma":[0.0000037153713,0.0001465434,0.0000180307,0.000067011875,0.000036772453,0.00008663225,0.000030599247,0.00007056913,0.000017353002],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013488441,0.0004705369,0.0009916242,0.0025529251,0.00041687893,0.0000388259,0.012900951,0.00012029764,0.01675021,0.0021083904,0.00093969476,0.9625748],"study_design_scores_gemma":[0.0016626171,0.0001669979,0.00013469583,0.00017639616,0.000027068496,0.000007188296,0.0023331186,0.0012265121,0.9696032,0.004463518,0.01948706,0.0007116595],"about_ca_topic_score_codex":0.0000013837803,"about_ca_topic_score_gemma":0.000002048819,"teacher_disagreement_score":0.9618631,"about_ca_system_score_codex":0.00003809772,"about_ca_system_score_gemma":0.00003261877,"threshold_uncertainty_score":0.59758663},"labels":[],"label_agreement":null},{"id":"W2343277027","doi":"10.1109/tvlsi.2015.2506607","title":"A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; PLL multibit; Electronic engineering; Frequency synthesizer; Phase noise; Jitter; Noise (video); CMOS; Voltage-controlled oscillator; Computer science; Frequency divider; Control theory (sociology); Engineering; Voltage; Electrical engineering","score_opus":0.05035271244800427,"score_gpt":0.27563580603777105,"score_spread":0.22528309358976678,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2343277027","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040500745,0.00007902396,0.95474684,0.0002895792,0.0024468154,0.0009086947,0.00012983094,0.00060196593,0.00029649198],"genre_scores_gemma":[0.9576451,0.0000773382,0.04120349,0.000056466786,0.000059898648,0.0006681101,0.000008133837,0.000048286147,0.00023318053],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976463,0.00042848953,0.0007566014,0.0004335884,0.0002831235,0.00045194567],"domain_scores_gemma":[0.9984553,0.00080888445,0.00008545847,0.00045021233,0.00010707693,0.00009305718],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007080652,0.00033837353,0.0004770191,0.0006375221,0.0002530928,0.00008909453,0.00027084927,0.0002812014,0.00013502469],"category_scores_gemma":[0.00007537633,0.00026807454,0.00009780833,0.00048336832,0.000051241197,0.0006833778,0.0000025435927,0.00030289628,0.00020378614],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002172354,0.0007691928,0.000567902,0.00015408138,0.00030249704,0.000044767075,0.0047214623,0.45119336,0.4777018,0.004585827,0.00081753236,0.058924317],"study_design_scores_gemma":[0.005008625,0.00089488016,0.0037867192,0.0036937264,0.00024897078,0.00016537409,0.0047920034,0.38783795,0.58186185,0.0042624045,0.004534584,0.0029129144],"about_ca_topic_score_codex":0.00018153395,"about_ca_topic_score_gemma":0.0006302991,"teacher_disagreement_score":0.91714436,"about_ca_system_score_codex":0.00057005393,"about_ca_system_score_gemma":0.00004199958,"threshold_uncertainty_score":0.9999772},"labels":[],"label_agreement":null},{"id":"W2352487263","doi":"","title":"A Novel Delay-locked Loop Structure for DDR SDRAM Controller","year":2008,"lang":"en","type":"article","venue":"Research & Progress of SSE Solid State Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"CAS latency; Controller (irrigation); Memory controller; CMOS; Chip; Computer hardware; Phase-locked loop; Embedded system; Voltage; Electronic circuit; Computer science; Electronic engineering; Engineering; Electrical engineering; Semiconductor memory; Jitter","score_opus":0.043436982046221644,"score_gpt":0.35611798835467773,"score_spread":0.3126810063084561,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2352487263","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92849153,0.02370116,0.043324772,0.00028716648,0.0001792332,0.00263205,0.00033060517,0.0008403253,0.00021312831],"genre_scores_gemma":[0.98471385,0.0038410644,0.010615809,0.0000075859734,0.000053692893,0.00029944777,0.000032478754,0.0000821239,0.00035392816],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9971463,0.000028064534,0.00041050863,0.00033340786,0.00062662305,0.0014550579],"domain_scores_gemma":[0.9987127,0.00018002067,0.000070069385,0.00040359257,0.0005293049,0.00010426642],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036564114,0.0002652003,0.00043533777,0.00027931758,0.00025828718,0.00003097365,0.0005878322,0.00017607921,0.000012929598],"category_scores_gemma":[0.00017425179,0.0002351949,0.00010076412,0.0005057613,0.0005297815,0.0001968084,0.00013330461,0.000814273,0.0000043118503],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0031851958,0.0014387636,0.001498251,0.0023258121,0.0031564697,0.00014634021,0.0021279114,0.067879915,0.36887115,0.028040405,0.016284477,0.5050453],"study_design_scores_gemma":[0.010156804,0.004011695,0.00020651837,0.0002362522,0.00006562787,0.00014165911,0.00047047352,0.22426042,0.6041772,0.048451465,0.10637253,0.0014494093],"about_ca_topic_score_codex":0.0000029112514,"about_ca_topic_score_gemma":0.000022414984,"teacher_disagreement_score":0.5035959,"about_ca_system_score_codex":0.00024355533,"about_ca_system_score_gemma":0.00018862239,"threshold_uncertainty_score":0.95909697},"labels":[],"label_agreement":null},{"id":"W2354420835","doi":"10.1109/tvlsi.2016.2558105","title":"5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs; Alberta Innovates - Technology Futures; CMC Microsystems; University of Calgary","keywords":"Effective number of bits; Flash ADC; CMOS; Dynamic range; Successive approximation ADC; Comparator; Electronic engineering; Nyquist frequency; Spurious-free dynamic range; Nyquist rate; Analog-to-digital converter; Calibration; Oversampling; Computer science; Voltage; Electrical engineering; Physics; Sampling (signal processing); Engineering; Detector; Bandwidth (computing); Telecommunications","score_opus":0.00800949869732335,"score_gpt":0.21994192100989726,"score_spread":0.21193242231257392,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2354420835","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0063803745,0.000093552364,0.98904085,0.00013700534,0.00095069635,0.0015504418,0.00054278004,0.000840639,0.0004636516],"genre_scores_gemma":[0.9880382,0.00003060661,0.0053338404,0.000022888671,0.0001012142,0.004110496,0.000040758554,0.00006740227,0.0022546286],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99828154,0.00004377658,0.00061780744,0.0004109711,0.0001968878,0.00044902222],"domain_scores_gemma":[0.9989948,0.00020906201,0.00009339943,0.0005214737,0.00010381126,0.00007744859],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00021894992,0.00033078127,0.00036554455,0.00040618086,0.00016707284,0.00006111336,0.00029552207,0.00023308373,0.000110656125],"category_scores_gemma":[0.000007961503,0.00026750276,0.00017473966,0.0003296262,0.00007444176,0.00038546554,0.0000016415205,0.0002485001,0.00023702174],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005192642,0.0016484683,0.00040313083,0.00061933644,0.00046821043,0.000006266581,0.0006693854,0.36840862,0.14424725,0.0019054692,0.006124507,0.47498012],"study_design_scores_gemma":[0.0069324146,0.0005819618,0.000091295966,0.0015168997,0.00013207893,0.000017324466,0.0019354546,0.3809012,0.41208327,0.0002678622,0.1940479,0.0014923551],"about_ca_topic_score_codex":0.000014861745,"about_ca_topic_score_gemma":0.00014464807,"teacher_disagreement_score":0.983707,"about_ca_system_score_codex":0.00048223726,"about_ca_system_score_gemma":0.00004079179,"threshold_uncertainty_score":0.9999777},"labels":[],"label_agreement":null},{"id":"W2375675086","doi":"","title":"The Design of Digital Sigma-delta Modulator for Fractional-N Frequency Synthesis","year":2006,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Delta-sigma modulation; Computer science; Sigma; Telecommunications; Physics; Bandwidth (computing)","score_opus":0.010235388232298845,"score_gpt":0.2175365029876207,"score_spread":0.20730111475532187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2375675086","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006685321,0.0003138878,0.99769056,0.00010280855,0.000018176874,0.0005375253,0.00009110399,0.00027866694,0.0002987146],"genre_scores_gemma":[0.53507954,0.000044031527,0.46259308,0.000008807094,0.00012091686,0.0019994506,0.000029568722,0.00002750166,0.00009708744],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.999496,0.0000025389847,0.00019582076,0.00011840083,0.000053261414,0.00013396789],"domain_scores_gemma":[0.99936867,0.00032208514,0.000040107065,0.00021132274,0.000047082078,0.000010715401],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003771467,0.000090546666,0.00008352055,0.00003599308,0.00013649437,0.000036464004,0.00026324854,0.000044131506,0.0000023575371],"category_scores_gemma":[0.0000019281613,0.000072903276,0.000045597808,0.00010946926,0.00005846956,0.00009747516,0.00003111302,0.000047046604,0.000007737079],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000074703494,0.00017559408,0.00038692896,0.00009020245,0.00015348732,2.3348524e-7,0.000026513555,0.2445492,0.054951694,0.07898096,0.020747283,0.5999304],"study_design_scores_gemma":[0.00022953284,0.00002501969,0.00041742844,0.000018429757,0.000035943256,0.000005585736,0.000042595933,0.06605748,0.08858894,0.20076929,0.64346385,0.0003458947],"about_ca_topic_score_codex":0.0000017940662,"about_ca_topic_score_gemma":8.9250915e-7,"teacher_disagreement_score":0.6227166,"about_ca_system_score_codex":0.000031599477,"about_ca_system_score_gemma":0.000007429288,"threshold_uncertainty_score":0.29729095},"labels":[],"label_agreement":null},{"id":"W2402277295","doi":"10.1109/apec.2016.7468052","title":"On-chip PLL-based methods for synchronizing active switches across the isolation boundary in Dc-Dc converters","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Ontario Centres of Excellence","keywords":"Electronic engineering; Phase-locked loop; Isolator; Converters; Engineering; Computer science; Chip; Transceiver; Electrical engineering; Voltage; CMOS; Jitter","score_opus":0.025406200326062656,"score_gpt":0.3320310054476917,"score_spread":0.30662480512162904,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2402277295","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09469086,0.0000658157,0.9033159,0.00045502474,0.00026575246,0.00028652942,0.000011792404,0.0003758754,0.0005324224],"genre_scores_gemma":[0.9585668,0.000021397895,0.040958453,0.00015622706,0.000020762454,0.00013560422,0.0000025276647,0.000022823238,0.000115398405],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993225,0.000018392544,0.0001573805,0.00016184554,0.00006038573,0.00027952163],"domain_scores_gemma":[0.99887127,0.00084466225,0.000030809926,0.00021980374,0.000018023955,0.000015458858],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023697146,0.00013822418,0.00013361993,0.00005032537,0.00010945745,0.000026068845,0.00017381832,0.00008423576,0.000024934629],"category_scores_gemma":[0.00016592082,0.000076932185,0.000043204207,0.000100331315,0.00010138572,0.00017568053,0.000030655363,0.000106471954,0.00000815946],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000093959796,0.000023640048,0.0004196631,0.000044999462,0.000057386587,5.9180644e-7,0.00044275826,0.0023837604,0.049469642,0.003378608,0.00024105633,0.94344395],"study_design_scores_gemma":[0.0022107915,0.00021047854,0.0014072385,0.00019279853,0.000015967686,0.0000011898505,0.0021303024,0.21824086,0.7391378,0.026585571,0.009382425,0.00048454083],"about_ca_topic_score_codex":0.000005990169,"about_ca_topic_score_gemma":0.000027200116,"teacher_disagreement_score":0.94295937,"about_ca_system_score_codex":0.00019009838,"about_ca_system_score_gemma":0.000015208775,"threshold_uncertainty_score":0.31372035},"labels":[],"label_agreement":null},{"id":"W24185178","doi":"10.1109/mnrc15848.2009.5338976","title":"Remote frequency calibration of passive wireless transponders using injection-locked PLL","year":2009,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; Relaxation oscillator; Frequency synthesizer; Digitally controlled oscillator; Injection locking; Local oscillator; Transponder (aeronautics); Clock generator; CMOS; Variable-frequency oscillator; SIGNAL (programming language); Electronic engineering; Frequency drift; Phase noise; Electrical engineering; Computer science; Physics; Voltage; Jitter; Engineering; Clock signal; Optics; Laser","score_opus":0.015311170904831516,"score_gpt":0.24094949175566838,"score_spread":0.22563832085083685,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W24185178","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40977123,0.000043378514,0.5880194,0.00004487845,0.00010667806,0.000071425,0.000002519382,0.0004085464,0.0015319856],"genre_scores_gemma":[0.9782314,0.00004791631,0.021622889,0.000023985109,0.00001538915,6.3784046e-7,0.000003897657,0.000008846467,0.000045039975],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995256,0.000005099847,0.00017580121,0.000090768895,0.000080259924,0.00012247195],"domain_scores_gemma":[0.9998014,0.000011205357,0.000027234766,0.00012406627,0.00002061459,0.00001547432],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018639492,0.00009147682,0.00011031705,0.000084748404,0.000032588625,0.0000055218375,0.00007648401,0.00008065884,0.000029474599],"category_scores_gemma":[0.0000072572866,0.00008569319,0.00002856209,0.00019633264,0.000030333387,0.00020065562,0.0000033591898,0.00008233674,7.0480615e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019149344,0.00004586099,0.00037725185,0.00008068127,0.00007369131,0.0000080694035,0.0005778159,0.20528357,0.5721498,0.015174474,0.00019030861,0.20601931],"study_design_scores_gemma":[0.00039940834,0.00014641312,0.0003999145,0.00006311545,0.000023237722,0.000007371088,0.00074052264,0.5713811,0.40081817,0.025665825,0.00006773819,0.00028720425],"about_ca_topic_score_codex":0.000030023235,"about_ca_topic_score_gemma":0.000013057347,"teacher_disagreement_score":0.56846017,"about_ca_system_score_codex":0.00004628892,"about_ca_system_score_gemma":0.0000078137,"threshold_uncertainty_score":0.34944665},"labels":[],"label_agreement":null},{"id":"W2460589855","doi":"10.1007/s10836-016-5604-2","title":"A Jitter Injection Signal Generation and Extraction System for Embedded Test of High-Speed Data I/O","year":2016,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Transceiver; Jitter; CMOS; SIGNAL (programming language); Electronic engineering; Chip; Transmission (telecommunications); Voltage; Computer science; Computer hardware; Sampling (signal processing); Electronic circuit; Engineering; Electrical engineering","score_opus":0.04205751978642033,"score_gpt":0.2742954812027525,"score_spread":0.23223796141633216,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2460589855","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6053207,0.00034521028,0.39393154,0.00006029944,0.00015066996,0.00008299627,0.000008028854,0.00007421374,0.000026328882],"genre_scores_gemma":[0.98719615,0.000024808482,0.012553352,0.000003253389,0.00019301551,0.000002017536,0.0000022540146,0.000012922499,0.000012222083],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99936694,0.000010000749,0.00030581027,0.000081640355,0.00008863592,0.00014699789],"domain_scores_gemma":[0.99920636,0.00032684443,0.00023683297,0.00010876923,0.00010690816,0.000014288721],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034755637,0.00007353261,0.00013457934,0.000089808615,0.000034981604,0.000012990471,0.00010152341,0.00004461859,0.0000016715272],"category_scores_gemma":[0.00041760897,0.000051960527,0.000015149275,0.00008119267,0.0000147746005,0.00045820666,0.000021204967,0.000111133304,2.0332013e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016090493,0.00001593947,0.0006386899,0.00007047755,0.000043052463,0.0000011170865,0.000018820632,0.008360301,0.9106657,0.00035645778,0.00019068239,0.0796227],"study_design_scores_gemma":[0.0028644192,0.002602808,0.0017647427,0.00095925794,0.00020148537,0.0011770414,0.00034611786,0.524165,0.46166202,0.0030654778,0.00080452923,0.00038710993],"about_ca_topic_score_codex":0.000001997093,"about_ca_topic_score_gemma":0.000004101895,"teacher_disagreement_score":0.5158047,"about_ca_system_score_codex":0.00013467479,"about_ca_system_score_gemma":0.000034302244,"threshold_uncertainty_score":0.21188888},"labels":[],"label_agreement":null},{"id":"W2470596919","doi":"10.1049/el.2016.1908","title":"Thermal noise limit for time‐domain analogue signal processing in CMOS technologies","year":2016,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Electronic engineering; Signal processing; Noise (video); SIGNAL (programming language); Limit (mathematics); Time domain; Voltage; Electrical engineering; Computer science; Engineering; Digital signal processing; Mathematics; Artificial intelligence","score_opus":0.006129022694137249,"score_gpt":0.20530696619847502,"score_spread":0.19917794350433776,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2470596919","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.75698555,0.0024902124,0.23058921,0.006616839,0.0000645352,0.00047965688,0.0000150456635,0.002516945,0.00024202789],"genre_scores_gemma":[0.9924114,0.00013900772,0.0069992864,0.00014873601,0.000032811648,0.00017902265,0.0000052126275,0.000042849002,0.00004168162],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988514,0.0000073713654,0.00019418486,0.00022080749,0.00009729252,0.00062894495],"domain_scores_gemma":[0.9996922,0.000055269385,0.000037111004,0.00018858004,0.000013123364,0.000013711637],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011268785,0.0001879021,0.00017529752,0.00017247527,0.000055236873,0.000018853907,0.0003197846,0.00012338124,0.000009488122],"category_scores_gemma":[0.00002504715,0.00014121846,0.000044602162,0.00021321118,0.00009764717,0.00019554603,0.000044487195,0.00019616653,0.000017077964],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019225345,0.000014500379,0.00022063723,0.000027183201,0.000017619644,0.0000051842953,0.00003474304,0.0026957043,0.728354,0.000521162,0.00088931894,0.26720077],"study_design_scores_gemma":[0.0034163476,0.00049050985,0.00037132835,0.00038331028,0.000040836687,0.00001320723,0.00031885566,0.027329639,0.8550674,0.022021156,0.08889904,0.0016484176],"about_ca_topic_score_codex":3.585466e-7,"about_ca_topic_score_gemma":0.0000053599156,"teacher_disagreement_score":0.26555234,"about_ca_system_score_codex":0.00025105677,"about_ca_system_score_gemma":0.000019095634,"threshold_uncertainty_score":0.5758722},"labels":[],"label_agreement":null},{"id":"W2484978885","doi":"10.1201/9781003608721-27","title":"Analog and Mixed-Signal Test","year":2016,"lang":"en","type":"book-chapter","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Mixed-signal integrated circuit; Test (biology); Analog signal; SIGNAL (programming language); Computer science; Computer hardware; Geology; Digital signal processing; Programming language; Integrated circuit; Operating system","score_opus":0.011095895362619575,"score_gpt":0.19820175525868955,"score_spread":0.18710585989606998,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2484978885","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00001340371,0.001195811,0.007958866,0.00003303439,0.00015942042,0.000065279826,0.000045135836,0.00084890996,0.9896801],"genre_scores_gemma":[0.012247962,0.0028392847,0.0017480679,0.000029904833,0.000117169475,0.000006759075,0.00000675455,0.00006216826,0.9829419],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99951106,4.0973876e-7,0.0001263815,0.00015185456,0.00007220765,0.00013811127],"domain_scores_gemma":[0.9997053,0.000059998616,0.00001954197,0.00017522022,0.000012184789,0.000027756312],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00001895241,0.00020202564,0.00017341865,0.00008245114,0.000022881737,0.000010254337,0.00010717672,0.00021726433,0.0008264609],"category_scores_gemma":[0.000007058899,0.00014362707,0.000027906268,0.0000071326617,0.00009156965,0.000047226506,0.00007157596,0.0001466143,0.00016664971],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012034296,0.000003072921,0.00006867155,0.00006587148,0.00009095645,0.000022238168,0.0000038160306,0.0000100490515,0.00031740358,0.46554434,0.01984723,0.51402515],"study_design_scores_gemma":[0.00012332322,0.00004588862,0.000019783041,0.0001206848,0.000020689662,0.000010278817,0.0000045466263,0.00006773697,0.0010552645,0.14117108,0.8569844,0.00037633674],"about_ca_topic_score_codex":1.9956165e-7,"about_ca_topic_score_gemma":0.000003885447,"teacher_disagreement_score":0.83713716,"about_ca_system_score_codex":0.000026175212,"about_ca_system_score_gemma":0.0000032203295,"threshold_uncertainty_score":0.9049167},"labels":[],"label_agreement":null},{"id":"W2503433346","doi":"10.1002/cta.2176","title":"A reduced reference spur multiplying delay‐locked loop","year":2015,"lang":"en","type":"article","venue":"International Journal of Circuit Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Spur; dBc; Charge pump; Offset (computer science); Loop gain; Delay-locked loop; Control theory (sociology); CMOS; Detector; Phase frequency detector; Voltage; Physics; Phase-locked loop; Electrical engineering; Electronic engineering; Engineering; Computer science; Phase noise; Capacitor; Control (management)","score_opus":0.041819186732935436,"score_gpt":0.29561085847486657,"score_spread":0.2537916717419311,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2503433346","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20457342,0.0011567449,0.7844596,0.00007131544,0.0003732093,0.00012739764,0.000017157747,0.0001333648,0.009087782],"genre_scores_gemma":[0.9987969,0.00026105106,0.0005783583,0.000042908367,0.00015671381,0.000025266463,0.000003850497,0.000009367257,0.00012558616],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99940556,0.000016382864,0.00025146463,0.000072000694,0.00017049955,0.00008409452],"domain_scores_gemma":[0.99941546,0.0000957145,0.00009651654,0.00009967632,0.00023081523,0.00006179447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028774276,0.0000768639,0.0000968812,0.00011067364,0.000034619756,0.000030858,0.00032310063,0.000045156332,0.000015331478],"category_scores_gemma":[0.00009762849,0.00006909963,0.00002663441,0.00007201579,0.00006595773,0.00018655919,0.000034880366,0.00017073117,0.000011377385],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003417608,0.000045700548,0.00021648074,0.0000068528884,0.00014480925,0.000010702165,0.0002424006,0.0019939533,0.010757164,0.7797693,0.00026406074,0.2065144],"study_design_scores_gemma":[0.0009243147,0.00005266039,0.00028228833,0.000073287294,0.00003712453,0.000383172,0.0014901125,0.00044431997,0.007819807,0.91003925,0.07823479,0.00021886783],"about_ca_topic_score_codex":4.741838e-7,"about_ca_topic_score_gemma":3.6078916e-7,"teacher_disagreement_score":0.7942235,"about_ca_system_score_codex":0.00005493082,"about_ca_system_score_gemma":0.000021558926,"threshold_uncertainty_score":0.28178012},"labels":[],"label_agreement":null},{"id":"W2505693867","doi":"10.1007/s10470-016-0804-3","title":"An edge-based dual adaptive decision feedback equalizer for Gbps serial links","year":2016,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Equalizer; Adaptive equalizer; Computer science; Dual (grammatical number); Enhanced Data Rates for GSM Evolution; Electronic engineering; Computer network; Telecommunications; Engineering; Channel (broadcasting)","score_opus":0.025487800289306046,"score_gpt":0.2661891058970551,"score_spread":0.24070130560774902,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2505693867","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.102350146,0.00064872444,0.89563006,0.000038820985,0.0001653041,0.00020698401,0.00006842404,0.00049781165,0.00039374825],"genre_scores_gemma":[0.9952327,0.000049866532,0.004309719,0.00008145327,0.00014714948,0.00005018618,0.000025880803,0.00004529015,0.0000577778],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987471,0.000018899937,0.00032631497,0.00035910602,0.0001571756,0.000391372],"domain_scores_gemma":[0.9993188,0.00016049082,0.000070430535,0.00014690297,0.00020773159,0.000095670606],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018355793,0.00027421545,0.0002766018,0.00015536764,0.00020713116,0.000111019195,0.00017469877,0.00033198725,0.00005421271],"category_scores_gemma":[0.000061032868,0.00017760154,0.000050987728,0.00023208528,0.0001479349,0.00048220894,0.000016486632,0.0002392009,0.000005689913],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000083194056,0.000034251898,0.00011401895,0.00004479682,0.000032211952,0.0000056377694,0.000081041784,0.0014320791,0.054081455,0.00076242007,0.00026470926,0.9430642],"study_design_scores_gemma":[0.010167589,0.0035710617,0.0007480773,0.0036923646,0.000292552,0.00004331912,0.0032222497,0.5566291,0.30551398,0.09356047,0.019479902,0.0030793266],"about_ca_topic_score_codex":0.0000051719094,"about_ca_topic_score_gemma":0.000014232096,"teacher_disagreement_score":0.93998486,"about_ca_system_score_codex":0.00006895212,"about_ca_system_score_gemma":0.00006653586,"threshold_uncertainty_score":0.72423804},"labels":[],"label_agreement":null},{"id":"W2508785364","doi":"10.1109/iscas.2016.7527281","title":"Frequency-encoded integrators applied to filtering and sigma-delta modulation","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Voltage-controlled oscillator; Delta-sigma modulation; Integrator; Delta modulation; Harmonics; Control theory (sociology); Phase-locked loop; Frequency modulation; Filter (signal processing); Modulation (music); Electronic engineering; Physics; Oscillation (cell signaling); Computer science; Phase noise; Engineering; Electrical engineering; Radio frequency; Acoustics; Telecommunications; Voltage; Bandwidth (computing)","score_opus":0.009302781303088684,"score_gpt":0.20807344369129868,"score_spread":0.19877066238821,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2508785364","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33825338,0.000019734664,0.654118,0.00010505936,0.000101827536,0.000097757824,0.000004265984,0.00079840474,0.0065015634],"genre_scores_gemma":[0.96302325,0.000034774,0.0367106,0.00002823191,0.000017050344,0.000030130379,0.0000010108572,0.000013279738,0.0001416813],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995721,0.0000015243978,0.00010682203,0.00012681549,0.000053909826,0.00013883348],"domain_scores_gemma":[0.99978036,0.000020983663,0.000008183739,0.00014890754,0.000009211274,0.000032370117],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003141597,0.00009509434,0.00008095575,0.000069226,0.00002647431,0.000011679062,0.00008219327,0.000045814246,0.000058781774],"category_scores_gemma":[0.000022895978,0.00006143494,0.000008577669,0.000084911335,0.00002033047,0.00011069707,0.000046759367,0.000038318416,0.000020691285],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000027759277,0.0000041187177,0.00078416587,0.000014082465,0.000015043909,8.670388e-7,0.00009104744,0.0019493091,0.6234655,0.015364849,0.000494678,0.3578136],"study_design_scores_gemma":[0.0007565139,0.000085858745,0.0032914365,0.00012997056,0.000011191627,0.000004075616,0.00051974144,0.0139089,0.9094336,0.06266997,0.008351805,0.0008369476],"about_ca_topic_score_codex":0.0000035954513,"about_ca_topic_score_gemma":0.000010928532,"teacher_disagreement_score":0.62476987,"about_ca_system_score_codex":0.00003780129,"about_ca_system_score_gemma":0.0000014117026,"threshold_uncertainty_score":0.2505244},"labels":[],"label_agreement":null},{"id":"W2510067771","doi":"10.1109/iscas.2016.7538915","title":"Design of high-order type-II delay-locked loops using a Gaussian transfer function approach","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Transfer function; Phase margin; Control theory (sociology); Loop (graph theory); Computer science; Delay-locked loop; Gaussian; Filter (signal processing); Function (biology); Closed-loop transfer function; Margin (machine learning); Phase-locked loop; Electronic engineering; Engineering; Mathematics; Physics; Phase noise; Telecommunications; Bandwidth (computing); Artificial intelligence","score_opus":0.0294592736599489,"score_gpt":0.22240171862577726,"score_spread":0.19294244496582835,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2510067771","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06588081,0.000075048876,0.93185014,0.00001609079,0.00015007264,0.00013348501,0.0000016540052,0.00043510576,0.0014576092],"genre_scores_gemma":[0.92229575,0.000059176386,0.07715056,0.000010223419,0.000019491927,0.000009091061,0.0000013980268,0.000023242834,0.00043106126],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99941653,0.000008939763,0.0001660445,0.00013347648,0.00009107227,0.00018393311],"domain_scores_gemma":[0.9997221,0.000018414601,0.00001020071,0.00019106144,0.00003805795,0.000020118507],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000544006,0.00012368002,0.0001425187,0.00008089536,0.00004291827,0.0000038281396,0.00009861633,0.000102084574,0.00017400667],"category_scores_gemma":[0.00000970428,0.00007789607,0.000019778621,0.0002184398,0.000050197577,0.00014241527,0.000021265363,0.000057206253,0.000008733479],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018435676,0.00017036873,0.0002874496,0.00016471655,0.0003905043,0.0000029673686,0.00021916132,0.2263248,0.59895706,0.026336372,0.0009640385,0.14599822],"study_design_scores_gemma":[0.005449269,0.0014141474,0.0007717471,0.00035100782,0.00032423367,0.00003576251,0.0008974506,0.2710506,0.6899368,0.02126689,0.0065225055,0.0019795594],"about_ca_topic_score_codex":0.000008504877,"about_ca_topic_score_gemma":8.4385425e-7,"teacher_disagreement_score":0.8564149,"about_ca_system_score_codex":0.000035243473,"about_ca_system_score_gemma":0.000009005283,"threshold_uncertainty_score":0.31765094},"labels":[],"label_agreement":null},{"id":"W2516725835","doi":"10.1109/iscas.2016.7527157","title":"Coresidual alias-locked loops","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Alias; Computer science; Phase-locked loop; Jitter; Telecommunications; Database","score_opus":0.007294437615151038,"score_gpt":0.18812161263996563,"score_spread":0.1808271750248146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2516725835","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5051705,0.00048868364,0.3044527,0.0010639708,0.001249833,0.00021556544,0.000022873386,0.008789197,0.1785467],"genre_scores_gemma":[0.9889056,0.00014913589,0.0038355356,0.000033585387,0.000030034895,0.00000939473,6.563476e-7,0.000012543397,0.0070235184],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996487,0.0000014556134,0.00007481852,0.0000717267,0.00005681311,0.00014649438],"domain_scores_gemma":[0.9997932,0.000022711478,0.000005474431,0.00015290779,0.000008077772,0.000017677408],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00001825125,0.000067244066,0.000058326797,0.000028138504,0.00001581911,0.000004337394,0.00010869424,0.000039725728,0.00041941952],"category_scores_gemma":[0.000018496508,0.000038566483,0.00001363681,0.00004864864,0.00003765366,0.00007564366,0.000032506145,0.000028844088,0.00029750436],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000096975855,0.000029128842,0.008000748,0.000031966272,0.00008929352,0.00001885373,0.000042133375,0.00022239643,0.078156956,0.06359394,0.15627535,0.69352955],"study_design_scores_gemma":[0.0011540628,0.000096434815,0.00403302,0.000054347525,0.000014820927,0.0000112477655,0.00017309199,0.0006651472,0.54411596,0.030878892,0.4181639,0.0006390385],"about_ca_topic_score_codex":0.0000010179632,"about_ca_topic_score_gemma":0.0000029663838,"teacher_disagreement_score":0.6928905,"about_ca_system_score_codex":0.000019090641,"about_ca_system_score_gemma":0.0000017032909,"threshold_uncertainty_score":0.45923495},"labels":[],"label_agreement":null},{"id":"W2517094076","doi":"10.1109/iscas.2016.7527368","title":"Time integrator for mixed-mode signal processing","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Passive integrator circuit; Integrating ADC; Op amp integrator; CMOS; Jitter; Electronic engineering; Voltage; Computer science; Adder; Rise time; Electrical engineering; Engineering; Capacitor; Operational amplifier; RC circuit; Amplifier","score_opus":0.009165160333389249,"score_gpt":0.24728882963482512,"score_spread":0.2381236693014359,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2517094076","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01939392,0.000119796205,0.97366136,0.000119031014,0.00007675151,0.000118981174,0.000010130836,0.0017039292,0.0047960863],"genre_scores_gemma":[0.9682107,0.000020308713,0.02583056,0.000017532882,0.000047859518,0.000070724745,0.0000019192062,0.000022386173,0.005778029],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99963194,0.0000012752629,0.00008495512,0.00008464725,0.00004204843,0.00015510344],"domain_scores_gemma":[0.9998557,0.00003349412,0.000009167839,0.000063584484,0.000021424941,0.000016603532],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000024836314,0.00007875314,0.000073760224,0.0000315777,0.00003058147,0.000008498641,0.00009512913,0.000045248897,0.000106640546],"category_scores_gemma":[0.000017026045,0.000044623317,0.000021452548,0.000042328153,0.00003558898,0.00012546298,0.000016723932,0.000033033546,0.00007007127],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000046456908,0.0000072662715,0.000036026468,0.00002659301,0.000011337945,3.313257e-7,0.0000137618545,0.00018759377,0.07211391,0.0011040878,0.0070010736,0.9194934],"study_design_scores_gemma":[0.0006348447,0.0001205303,0.00001456031,0.000121395184,0.00001241409,0.0000024792366,0.00018801384,0.082755,0.65855235,0.0155475605,0.24165048,0.00040035596],"about_ca_topic_score_codex":1.891006e-7,"about_ca_topic_score_gemma":0.0000010192924,"teacher_disagreement_score":0.9488168,"about_ca_system_score_codex":0.000030357138,"about_ca_system_score_gemma":0.0000048527063,"threshold_uncertainty_score":0.18196861},"labels":[],"label_agreement":null},{"id":"W2518628540","doi":"10.1109/iscas.2016.7538916","title":"Time-mode techniques for fast-locking phase-locked loops","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; PLL multibit; Bandwidth (computing); Control theory (sociology); CMOS; Charge pump; Voltage; Amplifier; Electronic engineering; Capacitance; Delay-locked loop; Computer science; Engineering; Physics; Phase noise; Electrical engineering; Capacitor; Telecommunications","score_opus":0.012427163537489376,"score_gpt":0.28886710921944037,"score_spread":0.276439945681951,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2518628540","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009646141,0.00007302301,0.9758015,0.000169599,0.00011269996,0.00028385816,0.000028556711,0.0043114005,0.009573199],"genre_scores_gemma":[0.8422115,0.0001537588,0.14951284,0.00006559245,0.0001206757,0.00027551342,0.0000077098985,0.00006533838,0.00758706],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993735,0.0000022702122,0.00015257178,0.00014495496,0.00006740189,0.0002592758],"domain_scores_gemma":[0.99964535,0.00006253471,0.000018192586,0.00022286068,0.000027180844,0.000023862072],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004701376,0.00013417932,0.0001341299,0.000074393785,0.000044633096,0.000010053626,0.00018088067,0.00008463519,0.00013018188],"category_scores_gemma":[0.00003825236,0.000087163884,0.000041972915,0.0000683185,0.00005441176,0.000151852,0.000042902826,0.000044132754,0.00005495229],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009861107,0.000024974499,0.000019344056,0.000020817984,0.000029208984,8.608301e-7,0.000016753096,0.00007330828,0.1888317,0.0018489561,0.012486392,0.79663783],"study_design_scores_gemma":[0.0005605733,0.00010161396,0.0000011811845,0.000051647712,0.000008167902,0.0000019757315,0.000037726077,0.006662379,0.7894676,0.0055964245,0.19728516,0.00022555212],"about_ca_topic_score_codex":7.1224775e-7,"about_ca_topic_score_gemma":0.0000012133551,"teacher_disagreement_score":0.83256537,"about_ca_system_score_codex":0.00005066955,"about_ca_system_score_gemma":0.0000037970105,"threshold_uncertainty_score":0.355444},"labels":[],"label_agreement":null},{"id":"W2525320820","doi":"10.1109/jssc.2016.2602224","title":"A 20 Gb/s CMOS Optical Receiver With Limited-Bandwidth Front End and Local Feedback IIR-DFE","year":2016,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":55,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Fujitsu","keywords":"Transimpedance amplifier; Intersymbol interference; CMOS; Bandwidth (computing); Electronic engineering; Front and back ends; Photodiode; Bandwidth extension; Analog front-end; Electrical engineering; Computer science; Engineering; Amplifier; Physics; Operational amplifier; Telecommunications; Optoelectronics; Channel (broadcasting); Digital signal processing","score_opus":0.012584618211032246,"score_gpt":0.2253113048931827,"score_spread":0.21272668668215047,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2525320820","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6775575,0.0011488757,0.31816804,0.0004390616,0.00078324566,0.00017702808,0.00006451697,0.00020593488,0.0014557735],"genre_scores_gemma":[0.99566746,0.0023565944,0.0012631398,0.000061948296,0.00015623993,0.0000047789654,6.701417e-7,0.000049453734,0.0004397339],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984844,0.00001853214,0.00048865954,0.00019512654,0.00034984676,0.00046346465],"domain_scores_gemma":[0.9991522,0.00012005801,0.00015971034,0.00021028734,0.00015581805,0.00020193799],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017741807,0.00027460034,0.0004276975,0.00017357178,0.00006445263,0.00003508999,0.00025979878,0.00012830865,0.0000633463],"category_scores_gemma":[0.000044890126,0.00017070191,0.00006405085,0.00011539684,0.00033682163,0.00049277797,0.000030981122,0.0003666586,0.000033588763],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028038368,0.00018039059,0.003625344,0.00017828237,0.0008196167,0.0009415864,0.0008725608,0.017274637,0.09122611,0.0001610312,0.01125524,0.8731848],"study_design_scores_gemma":[0.026186557,0.006716498,0.02333996,0.0058500078,0.0008188096,0.006594857,0.0022335232,0.0052953702,0.7776759,0.017425679,0.12348545,0.0043773805],"about_ca_topic_score_codex":0.000001089246,"about_ca_topic_score_gemma":0.000009575533,"teacher_disagreement_score":0.86880744,"about_ca_system_score_codex":0.00016030073,"about_ca_system_score_gemma":0.000043592798,"threshold_uncertainty_score":0.69610214},"labels":[],"label_agreement":null},{"id":"W2526154111","doi":"10.1080/21681724.2015.1077526","title":"Dual-time-resolution pulse-position modulator for time-based serial communication links","year":2015,"lang":"en","type":"article","venue":"International Journal of Electronics Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"CMOS; Transmitter; Time-to-digital converter; Electronic circuit; Electronic engineering; Pulse-position modulation; Bandwidth (computing); Resolution (logic); Computer science; Pulse (music); Electrical engineering; Pulse-amplitude modulation; Voltage; Telecommunications; Engineering; Clock signal","score_opus":0.010272233840199922,"score_gpt":0.2469132362220241,"score_spread":0.23664100238182417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2526154111","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57663536,0.0011039645,0.40780923,0.012110321,0.0015511493,0.00027822124,0.000039706447,0.00024699484,0.0002250573],"genre_scores_gemma":[0.97432613,0.000082409955,0.024375075,0.000550438,0.00046692806,0.00001608776,0.000111050496,0.000032545715,0.000039318078],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99907506,0.000023277606,0.00033653685,0.00007510921,0.00030677655,0.00018322656],"domain_scores_gemma":[0.9992629,0.00006397035,0.00017644928,0.00013267831,0.00032209352,0.000041879466],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029326128,0.00011192942,0.00013469,0.00017964517,0.000036130987,0.000049548005,0.0003634726,0.00010821501,0.000014779977],"category_scores_gemma":[0.00008886569,0.00011313526,0.000085303735,0.0000653475,0.000035894016,0.0003110628,0.000024478708,0.0003173617,0.000013817919],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004105919,0.00007752674,0.00003699992,0.000009449623,0.00032365735,0.000007832682,0.00006543188,0.6554746,0.3058396,0.0010816745,0.028245412,0.008427183],"study_design_scores_gemma":[0.005294424,0.0007099338,0.00008790235,0.00017336865,0.000105239145,0.00013745803,0.000032478085,0.7846929,0.14635317,0.010227941,0.05169046,0.00049472175],"about_ca_topic_score_codex":0.0000012048836,"about_ca_topic_score_gemma":0.0000011090584,"teacher_disagreement_score":0.39769077,"about_ca_system_score_codex":0.00062726263,"about_ca_system_score_gemma":0.00006024892,"threshold_uncertainty_score":0.46135223},"labels":[],"label_agreement":null},{"id":"W2529081389","doi":"","title":"Low Power Clock and Data Recovery Integrated Circuits","year":2007,"lang":"en","type":"dissertation","venue":"UWSpace (University of Waterloo)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Clock gating; Digital clock manager; Power analysis; Electronic circuit; Electronic engineering; Electrical engineering; Clock skew; Clock signal; Engineering; Computer security; Cryptography","score_opus":0.01321740985942875,"score_gpt":0.22502134136912064,"score_spread":0.2118039315096919,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2529081389","genre_codex":"empirical","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9953956,0.00082772464,0.0005578329,0.00003279049,0.0006177932,0.00015881206,0.00021971788,0.00038470924,0.001805022],"genre_scores_gemma":[0.3984339,0.008779821,0.010047226,0.00002223823,0.000059983722,6.777094e-7,0.008194559,0.00016102643,0.5743006],"study_design_codex":"design_other","study_design_gemma":"qualitative","domain_scores_codex":[0.99921036,0.00000726729,0.000104252606,0.00031185817,0.0001411134,0.00022513086],"domain_scores_gemma":[0.99925166,0.000023452205,0.000077703335,0.00054295996,0.000061172774,0.000043033233],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000081034275,0.0002184641,0.00029066502,0.00027339812,0.000071624556,0.0000136863455,0.00056940713,0.0003623362,0.00010819372],"category_scores_gemma":[0.000018727413,0.0002524681,0.000036977024,0.00017710743,0.000073180905,0.00032732252,0.00012796815,0.00031948418,0.000021416394],"study_design_candidate":"qualitative","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046333845,0.00028487918,0.0012378655,0.0038193315,0.0019602242,0.0005073799,0.06600082,0.0014695534,0.0315614,0.0011277947,0.06041131,0.8311561],"study_design_scores_gemma":[0.0031875274,0.00073425163,0.010543188,0.0030896438,0.0007703629,0.000027904176,0.83988744,0.0057639005,0.039026033,0.001810204,0.091459,0.0037005472],"about_ca_topic_score_codex":0.0010205591,"about_ca_topic_score_gemma":0.007314844,"teacher_disagreement_score":0.8274556,"about_ca_system_score_codex":0.000058974656,"about_ca_system_score_gemma":0.00001855687,"threshold_uncertainty_score":0.9999927},"labels":[],"label_agreement":null},{"id":"W2536324305","doi":"10.1155/2016/6123832","title":"Intermediate Frequency Digital Receiver Based on Multi-FPGA System","year":2016,"lang":"en","type":"article","venue":"Journal of Electrical and Computer Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Chongqing Municipal Education Commission; Memorial University of Newfoundland; Chongqing University of Posts and Telecommunications; Chongqing University","keywords":"Field-programmable gate array; CORDIC; Computer hardware; Electronic engineering; Computer science; Intermediate frequency; Power (physics); Telemetry; Scheme (mathematics); Embedded system; Engineering; Radio frequency; Telecommunications","score_opus":0.005995407964464991,"score_gpt":0.183175186811758,"score_spread":0.17717977884729302,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2536324305","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.082208015,0.00025479196,0.9167198,0.00003249295,0.00048042517,0.000035030203,0.0000025344193,0.00020826395,0.000058626654],"genre_scores_gemma":[0.9903462,0.000069223104,0.0093757175,0.000012595699,0.00016900507,0.0000017052135,1.9536047e-7,0.000016070515,0.000009316967],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993554,0.0000037898105,0.00025063913,0.00008246649,0.0001172866,0.00019043403],"domain_scores_gemma":[0.999675,0.000100829835,0.000044131317,0.00007843913,0.000032578526,0.00006902424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004862162,0.0001322794,0.00018764363,0.00018126196,0.0000152001285,0.000028858503,0.00013871481,0.000056626774,0.000002042857],"category_scores_gemma":[0.000026658769,0.000081968705,0.000054506298,0.00011605946,0.000013515717,0.00018458764,0.0000195034,0.00017870734,0.000003449321],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004484969,0.000104212275,0.0026089398,0.00017700867,0.00018158069,0.00026556102,0.000034974244,0.08647105,0.005775001,0.0015141496,0.00060810195,0.9022146],"study_design_scores_gemma":[0.001207438,0.00062050496,0.0037437459,0.0005866835,0.000014801458,0.00011337383,0.0000032924906,0.9880361,0.0035480172,0.00008558411,0.0017555155,0.0002849693],"about_ca_topic_score_codex":7.3805715e-8,"about_ca_topic_score_gemma":1.9446947e-8,"teacher_disagreement_score":0.90813816,"about_ca_system_score_codex":0.00009990441,"about_ca_system_score_gemma":0.0000055947485,"threshold_uncertainty_score":0.33425868},"labels":[],"label_agreement":null},{"id":"W2540840751","doi":"10.1109/icnnsp.2003.1279341","title":"A feedforward symbol synchronization scheme for digital receiver","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Feed forward; Symbol rate; Synchronization (alternating current); Symbol (formal); Computer science; Algorithm; Transmission (telecommunications); Burst mode (computing); Interval (graph theory); Mathematics; Bit error rate; Telecommunications; Channel (broadcasting); Decoding methods; Engineering","score_opus":0.008220471714975492,"score_gpt":0.210011799517233,"score_spread":0.2017913278022575,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540840751","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016221354,0.00013356525,0.9382091,0.000024281497,0.00021538514,0.00020464048,0.000009562086,0.0010489498,0.04393315],"genre_scores_gemma":[0.97099656,0.000044002427,0.027057981,0.000015191148,0.000015078151,0.000041369138,0.000011560556,0.000018466144,0.0017998101],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996433,8.604785e-7,0.00008468592,0.00008366172,0.00004489791,0.00014258722],"domain_scores_gemma":[0.99983245,0.000016764505,0.000008241164,0.00010538143,0.000021935191,0.00001523839],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000019277582,0.000075301265,0.000065719636,0.000033810815,0.00003086258,0.000026708547,0.00005956255,0.000048897153,0.00007276582],"category_scores_gemma":[0.000078574405,0.00006722762,0.0000223332,0.000089211484,0.000016959668,0.00021451368,0.00000855026,0.000035542493,0.000036848505],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026457004,0.00018294835,0.012531549,0.0005716383,0.00042779942,0.000005708046,0.00028983492,0.032889087,0.006910941,0.3606479,0.0714252,0.51409096],"study_design_scores_gemma":[0.0017206869,0.00019385255,0.00015592185,0.0000660737,0.000027679014,0.000013081149,0.0012346467,0.10467783,0.09005361,0.036552522,0.7642827,0.0010213578],"about_ca_topic_score_codex":9.513408e-8,"about_ca_topic_score_gemma":2.9012025e-7,"teacher_disagreement_score":0.9547752,"about_ca_system_score_codex":0.00003989102,"about_ca_system_score_gemma":0.000003924549,"threshold_uncertainty_score":0.2741463},"labels":[],"label_agreement":null},{"id":"W2540848379","doi":"10.1109/iscas.2016.7720798","title":"VCO-based integrator PLL [Technical Program]","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Voltage-controlled oscillator; Integrator; Phase-locked loop; Electronic engineering; Capacitor; Charge pump; Computer science; Voltage; Filter (signal processing); Engineering; Control theory (sociology); Electrical engineering; Phase noise","score_opus":0.009575196056100221,"score_gpt":0.24533862615722749,"score_spread":0.23576343010112727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540848379","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051296636,0.00016662541,0.8615574,0.0010163381,0.00051189394,0.0005600969,0.000010757108,0.026098158,0.05878209],"genre_scores_gemma":[0.9548755,0.000037228347,0.04414468,0.000035545476,0.000021543918,0.00012083499,0.0000013079602,0.000018445171,0.00074489246],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995032,0.000003178486,0.00011217125,0.000110104564,0.00007436658,0.00019696803],"domain_scores_gemma":[0.9997166,0.000038660994,0.00000823981,0.00019098219,0.000015305946,0.00003024733],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003340386,0.00010246087,0.00008785103,0.000045547906,0.000019075407,0.000009001268,0.00016262136,0.0000857778,0.00019740379],"category_scores_gemma":[0.00005294631,0.000055800658,0.00003255298,0.00009941977,0.00006948163,0.00006858985,0.000028127797,0.00009207556,0.00013114153],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006936321,0.00006613285,0.0013282498,0.000018485209,0.000015212083,0.0000056211534,0.0000023646312,0.00009796707,0.029842746,0.011559831,0.008539368,0.9485171],"study_design_scores_gemma":[0.0008153025,0.00033107062,0.00048608132,0.0000842323,0.00001027256,0.0000035150622,0.000044978977,0.0033280437,0.2860381,0.0055255396,0.70285976,0.00047309522],"about_ca_topic_score_codex":5.9066934e-7,"about_ca_topic_score_gemma":0.000006165263,"teacher_disagreement_score":0.948044,"about_ca_system_score_codex":0.000050738592,"about_ca_system_score_gemma":0.0000053343597,"threshold_uncertainty_score":0.22754848},"labels":[],"label_agreement":null},{"id":"W2540986639","doi":"10.1109/edssc.2005.1635283","title":"A Segmented Digital Pulse Width Modulator with Self-Calibration for Low-Power SMPS","year":2006,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Pulse-width modulation; Converters; Power (physics); CMOS; Electronic engineering; Calibration; Delta-sigma modulation; Pulse (music); Computer science; Physics; Electrical engineering; Engineering; Voltage","score_opus":0.0027774120071525805,"score_gpt":0.17401037160404098,"score_spread":0.1712329595968884,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540986639","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27356234,0.000038602837,0.71533954,0.000046258967,0.000098569515,0.00035323092,0.000029605813,0.0024687422,0.0080630835],"genre_scores_gemma":[0.97146153,0.0000033186839,0.027616046,0.000018571824,0.000027461743,0.00006840251,0.00004591244,0.000027973876,0.0007307783],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99946636,9.654284e-7,0.00012855473,0.00013029586,0.00008494451,0.00018890083],"domain_scores_gemma":[0.99978167,0.000013935977,0.000016878788,0.00014852878,0.000021020865,0.000017958593],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000014148508,0.00012535567,0.000094488896,0.000044667533,0.000036308556,0.00005501829,0.0000760923,0.000053841904,0.00003080328],"category_scores_gemma":[0.000004612075,0.00009511098,0.000023334467,0.00010379355,0.000019669678,0.00041828415,0.00001722165,0.000044315788,0.000006941477],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005128053,0.0027046627,0.03695306,0.0010405506,0.0012675795,0.000050631916,0.00043510145,0.61806,0.03714119,0.13930032,0.066477396,0.096056744],"study_design_scores_gemma":[0.0041604554,0.0008856303,0.0018134742,0.00010103646,0.000060500144,0.000017688524,0.00038664343,0.7580377,0.1688236,0.01921748,0.045023847,0.0014719655],"about_ca_topic_score_codex":0.0000014035126,"about_ca_topic_score_gemma":0.0000041045264,"teacher_disagreement_score":0.69789916,"about_ca_system_score_codex":0.00003916555,"about_ca_system_score_gemma":0.0000046577566,"threshold_uncertainty_score":0.38785136},"labels":[],"label_agreement":null},{"id":"W2543394388","doi":"10.1109/icecs.2003.1301846","title":"A 4Gb/s CMOS fully-differential analog dual delay-locked loop clock/data recovery circuit","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"CMOS; Computer science; Dual loop; Jitter; Electronic engineering; Data recovery; Power (physics); Signal edge; Clock domain crossing; Synchronous circuit; Electrical engineering; Loop (graph theory); Clock signal; Computer hardware; Engineering; Physics; Analog signal","score_opus":0.032756781039124036,"score_gpt":0.2425613099744616,"score_spread":0.20980452893533758,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2543394388","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55068827,0.0005768315,0.43385133,0.00016037024,0.0013687685,0.00032238106,0.00015825813,0.003126332,0.009747437],"genre_scores_gemma":[0.9933189,0.0003623145,0.004953411,0.00007649201,0.00016585692,0.000024048415,0.00018086872,0.000048701764,0.0008693791],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99856895,0.0000076907145,0.00032570952,0.00039721237,0.00021987103,0.00048053626],"domain_scores_gemma":[0.99885225,0.00003136094,0.000037381596,0.0009817411,0.000028311419,0.000068944966],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00006599231,0.00027063757,0.0002708447,0.00013781164,0.00008867181,0.000051085033,0.0006397877,0.00019086416,0.00043325697],"category_scores_gemma":[0.00005562461,0.0002459605,0.000060208942,0.00025953303,0.00008055807,0.00037191669,0.00036106605,0.0002971735,0.00020142102],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018187301,0.00087064516,0.0019035914,0.0004586371,0.0020708009,0.0006948703,0.00039343472,0.1265765,0.04986649,0.0732861,0.052387144,0.6913099],"study_design_scores_gemma":[0.02380623,0.0026409018,0.0061599226,0.0008499087,0.0011657364,0.0010312169,0.0041508037,0.09499819,0.23745805,0.35586247,0.26022282,0.011653727],"about_ca_topic_score_codex":0.00003533202,"about_ca_topic_score_gemma":0.00008545161,"teacher_disagreement_score":0.6796562,"about_ca_system_score_codex":0.00012618018,"about_ca_system_score_gemma":0.000028712651,"threshold_uncertainty_score":0.9999993},"labels":[],"label_agreement":null},{"id":"W2543751186","doi":"10.1109/icsict.2004.1436837","title":"Digital domain time amplification in CMOS process","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Computer science; Amplifier; Electronic engineering; Time domain; Picosecond; Process (computing); Figure of merit; Implementation; Domain (mathematical analysis); Engineering; Physics; Optics","score_opus":0.0050179348970900255,"score_gpt":0.22061205068082784,"score_spread":0.21559411578373783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2543751186","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.685713,0.00011913138,0.06941123,0.00032489462,0.00004731267,0.00020321854,0.000006181032,0.0019778064,0.24219725],"genre_scores_gemma":[0.9944397,0.00000948533,0.0041308654,0.0000139150325,0.000017286173,0.000020031599,0.000006064303,0.000007753617,0.0013548809],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99970126,6.307304e-7,0.00008721299,0.000066336375,0.00004432899,0.00010023015],"domain_scores_gemma":[0.9998846,0.0000066565035,0.0000060916195,0.00008824731,0.000005357802,0.000009045662],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00001722242,0.000051494793,0.000046104426,0.000042509208,0.0000087990775,0.000015535516,0.00008158311,0.00003148116,0.00007278479],"category_scores_gemma":[0.00000838831,0.00004576523,0.0000067317346,0.000102220874,0.000013702046,0.00025344134,0.000010203733,0.000047237892,0.00028078764],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000059460763,0.000089847534,0.0035429501,0.000040215862,0.000013858335,0.0000022746628,0.00026637848,0.043942053,0.0055687292,0.006061838,0.002254414,0.9382115],"study_design_scores_gemma":[0.0021740594,0.00011609815,0.006755898,0.00011912454,0.000008454416,0.000019925166,0.0024229412,0.20694846,0.12840772,0.080745794,0.5705275,0.0017540295],"about_ca_topic_score_codex":1.3111982e-7,"about_ca_topic_score_gemma":0.0000015928056,"teacher_disagreement_score":0.93645746,"about_ca_system_score_codex":0.000033359407,"about_ca_system_score_gemma":0.000001688984,"threshold_uncertainty_score":0.36090508},"labels":[],"label_agreement":null},{"id":"W2544328230","doi":"10.1109/icasic.2007.4415568","title":"High-speed baud-rate clock and data recovery","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Baud; Jitter; Computer science; Filter (signal processing); Detector; Clock recovery; Real-time computing; Electronic engineering; Clock signal; Transmission (telecommunications); Telecommunications; Engineering","score_opus":0.025362961981567914,"score_gpt":0.26327946853492856,"score_spread":0.23791650655336066,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2544328230","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6789702,0.0017558052,0.2765373,0.00022925955,0.0013080158,0.0001935967,0.000059960825,0.0029804665,0.037965372],"genre_scores_gemma":[0.95948017,0.0011611986,0.037136547,0.00009937766,0.00007334709,8.7647004e-7,0.00003764621,0.000020664706,0.0019901907],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995306,0.000001791871,0.000111144436,0.00014221374,0.000044277986,0.00016998149],"domain_scores_gemma":[0.99950963,0.00004538577,0.00000959678,0.0004055925,0.0000065910763,0.00002319461],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001523623,0.00007980169,0.00008013098,0.00004450428,0.000026349335,0.000015342135,0.00020449702,0.000054094107,0.00006210957],"category_scores_gemma":[0.000034388875,0.00006797476,0.0000055876844,0.000078205216,0.000028099548,0.00021457532,0.00018239621,0.00008150022,0.00003166808],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047881458,0.000045666875,0.004299554,0.00011471083,0.00018304124,0.000060773116,0.000049070535,0.00493134,0.022064004,0.04420236,0.068613164,0.8553884],"study_design_scores_gemma":[0.0015785558,0.00020431467,0.017638152,0.000069488786,0.00005274156,0.00002928634,0.000837356,0.024374299,0.14438722,0.031898953,0.77760553,0.0013240823],"about_ca_topic_score_codex":0.000008894453,"about_ca_topic_score_gemma":0.000028416054,"teacher_disagreement_score":0.85406435,"about_ca_system_score_codex":0.000013942316,"about_ca_system_score_gemma":0.0000015684286,"threshold_uncertainty_score":0.277193},"labels":[],"label_agreement":null},{"id":"W2545143618","doi":"10.1109/icm.2008.5393824","title":"Time evolution of the voltage-controlled signal in charge pump PLL applications","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; Transient (computer programming); Frequency synthesizer; SIGNAL (programming language); Voltage; Voltage-controlled oscillator; Charge pump; Transient voltage suppressor; Filter (signal processing); Electronic engineering; CMOS; Loop (graph theory); Control theory (sociology); Computer science; PLL multibit; Physics; Electrical engineering; Engineering; Capacitor; Phase noise; Mathematics; Control (management)","score_opus":0.006805557426067841,"score_gpt":0.19457022832755436,"score_spread":0.18776467090148652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2545143618","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53519076,0.000978446,0.40843496,0.00018288205,0.00015069131,0.0018941098,0.000024205854,0.0011604839,0.051983457],"genre_scores_gemma":[0.99703187,0.00003420502,0.00040823835,0.000007286262,0.000013336775,0.00014636495,0.0000010698886,0.000006288752,0.0023513413],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996097,0.000003805924,0.00015155431,0.00006358944,0.00006896297,0.00010235238],"domain_scores_gemma":[0.9997722,0.000024693041,0.000021793,0.00016066186,0.000013189011,0.0000074595414],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000038457652,0.0000593003,0.0001140687,0.000051270712,0.000034233148,0.0000011258047,0.00014618684,0.000042324264,0.00013775293],"category_scores_gemma":[0.000011835209,0.00003959968,0.000034112305,0.00018394971,0.000061487386,0.000050437888,0.000027173744,0.00007417494,0.00007440986],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016796438,0.0007423175,0.032999832,0.00017975128,0.00030736366,0.000005661799,0.0006819709,0.088493936,0.75759655,0.072919965,0.010276871,0.03562779],"study_design_scores_gemma":[0.011240747,0.00012191641,0.023218561,0.000086059066,0.000059289774,0.000020590493,0.0004774136,0.6284307,0.25939634,0.018699298,0.05732379,0.0009252646],"about_ca_topic_score_codex":0.000004725129,"about_ca_topic_score_gemma":0.0000034523841,"teacher_disagreement_score":0.5399368,"about_ca_system_score_codex":0.000052339874,"about_ca_system_score_gemma":0.000007407376,"threshold_uncertainty_score":0.16148281},"labels":[],"label_agreement":null},{"id":"W2545325326","doi":"10.1109/asscc.2007.4425722","title":"A 3.3 GHz LC-based digitally controlled oscillator with 5kHz frequency resolution","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Phase noise; Center frequency; Frequency synthesizer; Frequency offset; Digitally controlled oscillator; Frequency multiplier; Variable-frequency oscillator; CMOS; 500 kHz; Voltage-controlled oscillator; Offset (computer science); Radio spectrum; Frequency band; Frequency modulation; Electronic engineering; Materials science; Electrical engineering; Optoelectronics; Computer science; Phase-locked loop; Radio frequency; Voltage; Bandwidth (computing); Engineering; Telecommunications; Orthogonal frequency-division multiplexing; Band-pass filter","score_opus":0.005796594064401451,"score_gpt":0.20271432188708485,"score_spread":0.1969177278226834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2545325326","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13076596,0.00029493312,0.735411,0.00008616551,0.00017240187,0.00037765922,0.0000058697938,0.0025287408,0.13035725],"genre_scores_gemma":[0.9647966,0.000011522715,0.0345424,0.000068286834,0.000028323491,0.000023825201,0.0000048553493,0.000022575014,0.0005016252],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99916714,0.000003031178,0.00020997348,0.00014446325,0.00016286987,0.00031253175],"domain_scores_gemma":[0.9995957,0.000062041174,0.00002854244,0.00023029864,0.000039213144,0.000044197728],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011591234,0.00015201187,0.00019179405,0.00010688293,0.00004999929,0.000024112,0.00012263845,0.000081512466,0.000051894676],"category_scores_gemma":[0.00004975281,0.00010724446,0.00003760732,0.0001889572,0.000064593856,0.00015572604,0.000013577546,0.0001064118,0.000029204088],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0045621716,0.0009473633,0.062878996,0.0006067462,0.0016512243,0.0006455591,0.00036014098,0.50289166,0.09176434,0.14749771,0.016581332,0.16961277],"study_design_scores_gemma":[0.095286496,0.0051379,0.022482576,0.0008405457,0.00041579778,0.000114573835,0.0026958883,0.36790678,0.25180292,0.040400356,0.20539151,0.00752467],"about_ca_topic_score_codex":0.0000056097565,"about_ca_topic_score_gemma":0.000053621057,"teacher_disagreement_score":0.8340306,"about_ca_system_score_codex":0.000089964815,"about_ca_system_score_gemma":0.000014227984,"threshold_uncertainty_score":0.4373302},"labels":[],"label_agreement":null},{"id":"W2546326652","doi":"10.1109/edssc.2003.1283573","title":"A delay-locked frequency synthesizer with low phase noise performance","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"dBc; Phase noise; Frequency synthesizer; Jitter; Frequency offset; Phase-locked loop; Offset (computer science); Signal generator; Direct digital synthesizer; CMOS; Electrical engineering; Electronic engineering; Frequency multiplier; Computer science; Engineering; Orthogonal frequency-division multiplexing; Voltage","score_opus":0.006056638556692325,"score_gpt":0.21153656572135238,"score_spread":0.20547992716466004,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2546326652","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92445534,0.00013829565,0.063835785,0.0000547167,0.00007373202,0.00012599086,0.0000031068764,0.0013526228,0.009960427],"genre_scores_gemma":[0.9709917,0.00014511988,0.028579038,0.00003884444,0.000018468661,0.000042018284,0.0000021276715,0.000024082177,0.00015863637],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994043,0.0000013888222,0.000120571196,0.00013032727,0.00010169393,0.000241704],"domain_scores_gemma":[0.9996779,0.000009548978,0.000014147096,0.00024625307,0.000018396328,0.000033767614],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000024134748,0.00014623554,0.00011497049,0.000056184115,0.000050646508,0.00001238363,0.00015484368,0.000054241966,0.00010055298],"category_scores_gemma":[0.000008752866,0.000104485895,0.000018066015,0.00015089556,0.000061883606,0.00022427957,0.000018051904,0.000117364754,0.00009457436],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026014273,0.0012672935,0.0045859823,0.00085045013,0.00077907223,0.00044240293,0.0010950927,0.41592205,0.09653343,0.027388701,0.0010830611,0.44979233],"study_design_scores_gemma":[0.009816914,0.0014646547,0.0008204255,0.0006311058,0.00009617697,0.00018544742,0.00072904286,0.02983016,0.9391491,0.0077641816,0.0074813743,0.0020314578],"about_ca_topic_score_codex":0.000005398095,"about_ca_topic_score_gemma":0.000007909913,"teacher_disagreement_score":0.8426156,"about_ca_system_score_codex":0.00006650136,"about_ca_system_score_gemma":0.00001167131,"threshold_uncertainty_score":0.42608112},"labels":[],"label_agreement":null},{"id":"W2546910098","doi":"10.1109/apccas.2004.1412763","title":"Symbol-spaced delay circuit design with half-rate clock timing for multi-taps FIR filter as pre-emphasis","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Emphasis (telecommunications); Jitter; Retiming; Computer science; Backplane; Electronic engineering; Symbol rate; Filter (signal processing); CMOS; Finite impulse response; Electrical engineering; Computer hardware; Engineering; Telecommunications; Bit error rate; Decoding methods","score_opus":0.05903935526207706,"score_gpt":0.2827518048592943,"score_spread":0.22371244959721723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2546910098","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.029980961,0.00030882962,0.9654418,0.00013231408,0.000105935054,0.0006582678,0.00000813054,0.0017387278,0.0016250028],"genre_scores_gemma":[0.6881365,0.00009292415,0.3053284,0.00013422882,0.000060078175,0.0003104815,0.0000083999275,0.00007043188,0.005858513],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99888664,0.00001098533,0.00022988948,0.00028967726,0.000112526344,0.0004703015],"domain_scores_gemma":[0.99939114,0.000116235395,0.000041173764,0.0003423243,0.00004871184,0.000060417246],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011508267,0.00027674655,0.0002354142,0.000097898475,0.00011491435,0.000045419813,0.00024505824,0.00013450939,0.00014509128],"category_scores_gemma":[0.00005476236,0.00022092984,0.000054225467,0.00014271223,0.00004666468,0.00029143345,0.00004158652,0.00014123111,0.00007451796],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013508386,0.00012972177,0.00037752,0.00016914756,0.00046211036,0.000021345908,0.000739155,0.79353166,0.0140494695,0.0022725773,0.010785519,0.17732672],"study_design_scores_gemma":[0.002570581,0.0004376493,0.00023236235,0.00012011714,0.00010169537,0.00003559814,0.0005377339,0.6769856,0.2487783,0.00061081175,0.06859823,0.0009913006],"about_ca_topic_score_codex":0.00000930175,"about_ca_topic_score_gemma":0.000034292378,"teacher_disagreement_score":0.66011345,"about_ca_system_score_codex":0.00012581908,"about_ca_system_score_gemma":0.000017392153,"threshold_uncertainty_score":0.90092576},"labels":[],"label_agreement":null},{"id":"W2547084050","doi":"10.1109/ccece.2016.7726620","title":"Ultra-low voltage and low power ring oscillator for wireless sensor network using CMOS varactor","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Varicap; CMOS; Electrical engineering; Capacitor; Low-power electronics; Ultra low power; Voltage; Ring oscillator; Wireless sensor network; Voltage-controlled oscillator; Low voltage; Electronic engineering; Power (physics); Engineering; Computer science; Capacitance; Physics; Power consumption; Electrode; Computer network","score_opus":0.011282697771366552,"score_gpt":0.22773553015262496,"score_spread":0.2164528323812584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2547084050","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5946126,0.000108860564,0.40337107,0.000024801067,0.0004599603,0.00020981063,0.000019251273,0.0006470508,0.0005466154],"genre_scores_gemma":[0.98562294,0.000113590635,0.013519732,0.000036107012,0.00012948024,0.00001747224,8.572821e-7,0.000045694407,0.0005141438],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991041,0.000003520062,0.0001845711,0.00021427523,0.00008348956,0.00041009],"domain_scores_gemma":[0.99953,0.00014435477,0.000031936437,0.00021304969,0.000027869106,0.00005274361],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000692053,0.00018656123,0.00019416113,0.000042099906,0.000091772774,0.000027088656,0.00010411765,0.00011252375,0.000049195645],"category_scores_gemma":[0.000041450778,0.00012848293,0.000038567494,0.00008460603,0.00005936468,0.00020968061,0.00003564708,0.0000677051,0.000007685661],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046381938,0.00003469491,0.008686193,0.00026837824,0.00017957384,0.000011483939,0.00010440644,0.007328704,0.8975754,0.005047703,0.0016372678,0.07907983],"study_design_scores_gemma":[0.004427292,0.00028163448,0.002583041,0.0013283481,0.00010014947,0.000053254327,0.0007547244,0.12955312,0.78763956,0.005517235,0.06498845,0.0027731762],"about_ca_topic_score_codex":0.0000016378436,"about_ca_topic_score_gemma":0.0000022471386,"teacher_disagreement_score":0.39101034,"about_ca_system_score_codex":0.000058201855,"about_ca_system_score_gemma":0.000005549774,"threshold_uncertainty_score":0.5239382},"labels":[],"label_agreement":null},{"id":"W2547507558","doi":"10.1109/newcas.2016.7604735","title":"Data transient insensitive phase-locked loops","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Detector; Phase detector; Lock (firearm); Transient (computer programming); Phase (matter); Physics; Phase detector characteristic; Phase frequency detector; Loop (graph theory); Computer science; Control theory (sociology); Electronic engineering; Optics; Engineering; Voltage; Mathematics; Charge pump","score_opus":0.04972662647430311,"score_gpt":0.2924969344924086,"score_spread":0.2427703080181055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2547507558","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1506061,0.00020185145,0.8210852,0.0006769273,0.00044675218,0.0001703705,0.00033754105,0.0024875237,0.023987727],"genre_scores_gemma":[0.9936126,0.00021738486,0.005330152,0.000042763284,0.000027407941,0.0000049285845,0.00001737462,0.000014091653,0.0007333203],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99950916,0.0000032069393,0.00010313585,0.00015018496,0.00007078166,0.00016356443],"domain_scores_gemma":[0.99945223,0.00003351977,0.0000073060833,0.00047189463,0.000012009042,0.00002300879],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003775994,0.00008740986,0.00008410324,0.00003611028,0.000020620853,0.0000051952284,0.000239116,0.000039404098,0.00014841344],"category_scores_gemma":[0.000023315704,0.00005275232,0.0000115138155,0.00006838279,0.000052136056,0.00018493751,0.00006891108,0.000042538824,0.000101408594],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015137274,0.000065659464,0.000032882894,0.000013601426,0.0000776554,0.00002034603,0.00006141219,0.00007386827,0.09938332,0.0030838123,0.029777998,0.8673943],"study_design_scores_gemma":[0.0031547653,0.00015528724,0.00018533824,0.00008134126,0.000029534864,0.0000151009335,0.00045809994,0.01039079,0.2913454,0.0025542201,0.69105524,0.00057489733],"about_ca_topic_score_codex":0.0000010300553,"about_ca_topic_score_gemma":0.000008274191,"teacher_disagreement_score":0.86681944,"about_ca_system_score_codex":0.00002198634,"about_ca_system_score_gemma":0.0000033255085,"threshold_uncertainty_score":0.21511772},"labels":[],"label_agreement":null},{"id":"W2551272880","doi":"10.1109/socdc.2010.5682938","title":"Pico-second time interval amplification","year":2010,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"CMOS; Interval (graph theory); Control theory (sociology); Voltage; Phase detector; Dead time; Detector; Computer science; Picosecond; Amplifier; Electronic engineering; Physics; Mathematics; Electrical engineering; Engineering; Optics; Telecommunications; Control (management)","score_opus":0.007280468887566802,"score_gpt":0.22020474351841463,"score_spread":0.21292427463084782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2551272880","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8041332,0.000026300193,0.045805715,0.000084250976,0.00066526217,0.000084944375,0.000004866336,0.00216028,0.14703523],"genre_scores_gemma":[0.98509187,0.0000046708815,0.009764633,0.00002423466,0.000032687316,0.000009276354,0.0000047088665,0.000008960963,0.0050589587],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99975306,7.8247143e-7,0.00007028851,0.00006120042,0.00003075142,0.00008392544],"domain_scores_gemma":[0.9998018,0.00000947442,0.000006419145,0.00016159665,0.000007947417,0.0000127357835],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000023892764,0.00004988087,0.000044446653,0.000028399316,0.000015611713,0.000010967336,0.00010845707,0.000046066976,0.002519565],"category_scores_gemma":[0.000011891226,0.000043112985,0.000012338474,0.000039397433,0.000023328743,0.00008216391,0.000020469444,0.000115922754,0.0006592321],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000020577686,0.000023017734,0.0009065712,0.000021626996,0.000024911342,9.949202e-7,0.000054905013,0.00012023596,0.78407073,0.02370107,0.021944769,0.16912913],"study_design_scores_gemma":[0.00022032118,0.00003404087,0.0037429342,0.0000059541894,0.000005586896,0.000009144093,0.00007943059,0.019864706,0.3691123,0.012066261,0.594538,0.00032130163],"about_ca_topic_score_codex":3.5526972e-7,"about_ca_topic_score_gemma":0.0000066377347,"teacher_disagreement_score":0.5725932,"about_ca_system_score_codex":0.0000063232437,"about_ca_system_score_gemma":0.0000010776126,"threshold_uncertainty_score":0.9983923},"labels":[],"label_agreement":null},{"id":"W2560521353","doi":"10.1109/tcsii.2016.2636327","title":"All-Digital Time-Mode Direct-Form All-Pole Biquadratic Filter Realization","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Realization (probability); Distortion (music); Filter (signal processing); Butterworth filter; Noise (video); Computer science; Electronic engineering; SIGNAL (programming language); Digital filter; Mode (computer interface); Low-pass filter; Electronic circuit; Mathematics; Engineering; Telecommunications; Electrical engineering; Prototype filter; Bandwidth (computing); Artificial intelligence; Statistics","score_opus":0.017740762943783902,"score_gpt":0.23860621952375946,"score_spread":0.22086545657997556,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2560521353","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011817458,0.00017617311,0.9745407,0.00010340535,0.001554634,0.00061801757,0.0006291176,0.0025900882,0.007970408],"genre_scores_gemma":[0.9911165,0.00017507377,0.00006884807,0.00005094844,0.00009944391,0.0003181555,0.00002392791,0.000098234945,0.008048858],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981303,0.00002956687,0.0005364431,0.00042423766,0.00036161198,0.00051779434],"domain_scores_gemma":[0.99894,0.00010831617,0.0000906053,0.0006765947,0.00007074492,0.00011375569],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00008705031,0.00037849313,0.00038311962,0.00022877511,0.00019760693,0.000121301826,0.00035756495,0.0002400492,0.00009000478],"category_scores_gemma":[0.000012978994,0.00030317856,0.000116682764,0.0002163272,0.00008887793,0.00092925754,0.000004825559,0.00017714984,0.0002872016],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006577647,0.0006888006,0.000042789005,0.00076137594,0.0015183263,0.000048491474,0.0032025413,0.2746638,0.45992708,0.0011816034,0.039398246,0.21850118],"study_design_scores_gemma":[0.0034312385,0.0005985481,0.000038844097,0.0023424139,0.0002916632,0.00014620204,0.00048471894,0.042430993,0.43362975,0.00086846267,0.51282614,0.002911039],"about_ca_topic_score_codex":0.000043090153,"about_ca_topic_score_gemma":0.000009547779,"teacher_disagreement_score":0.97929907,"about_ca_system_score_codex":0.00024209879,"about_ca_system_score_gemma":0.00002063913,"threshold_uncertainty_score":0.999942},"labels":[],"label_agreement":null},{"id":"W2584415150","doi":"10.1109/icecs.2016.7841284","title":"Single-ended impedance-modulation equalization for low-power differential voltage-mode drivers","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"CMOS; Output impedance; Electrical impedance; Electronic engineering; Modulation (music); Input impedance; Transistor; Equalization (audio); Voltage; Electrical engineering; Computer science; Engineering; Channel (broadcasting); Physics; Acoustics","score_opus":0.015203153109309578,"score_gpt":0.2576784318370591,"score_spread":0.2424752787277495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2584415150","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24967292,0.000009016791,0.74774027,0.000031557516,0.00048330153,0.00016796573,0.00001586704,0.00080818293,0.0010709236],"genre_scores_gemma":[0.99578696,0.000031279644,0.00319968,0.000011656815,0.00004953042,0.00003938572,0.00001865421,0.000024951782,0.00083792355],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993385,0.00000346214,0.00017362503,0.00016249444,0.00010325987,0.00021865766],"domain_scores_gemma":[0.9996623,0.000063600986,0.000032166667,0.00017799358,0.00004015952,0.000023824256],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000023045453,0.00013080769,0.000112207665,0.000073135496,0.00005116289,0.000016982192,0.00010777405,0.00009302767,0.00011463768],"category_scores_gemma":[0.000066133354,0.000092710965,0.000044828103,0.00006997002,0.0000365869,0.00027096033,0.00002883715,0.000030572228,0.000016626716],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002296453,0.00003969589,0.00037565516,0.000039524864,0.00004490214,3.8540648e-7,0.00009044132,0.0024865859,0.81634593,0.036607068,0.0015993776,0.14234748],"study_design_scores_gemma":[0.0030772015,0.00024624134,0.0014946051,0.00013331654,0.000037949478,0.0000012264694,0.00024653279,0.16600217,0.77738297,0.032488506,0.018038405,0.00085088634],"about_ca_topic_score_codex":6.979088e-7,"about_ca_topic_score_gemma":0.0000049587406,"teacher_disagreement_score":0.746114,"about_ca_system_score_codex":0.000099406476,"about_ca_system_score_gemma":0.000003493008,"threshold_uncertainty_score":0.37806433},"labels":[],"label_agreement":null},{"id":"W2585026918","doi":"10.1109/tmtt.2016.2647698","title":"A 28-GHz Quadrature Fractional-N Frequency Synthesizer for 5G Transceivers With Less Than 100-fs Jitter Based on Cascaded PLL Architecture","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Microwave Theory and Techniques","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":95,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; Samsung; Alberta Innovates - Technology Futures","keywords":"Phase-locked loop; PLL multibit; Phase noise; Jitter; Electronic engineering; CMOS; dBc; Quadrature (astronomy); Frequency synthesizer; Transceiver; Physics; Engineering","score_opus":0.01283329424077095,"score_gpt":0.24416816706314756,"score_spread":0.2313348728223766,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2585026918","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08032708,0.0000631341,0.9147171,0.00047358108,0.00015909135,0.000665361,0.00015914119,0.001037086,0.0023984634],"genre_scores_gemma":[0.98638695,0.00012726281,0.012516971,0.00019803824,0.000042650707,0.00033483445,0.0000054421503,0.00006852578,0.0003193263],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989741,0.000046489033,0.00017512908,0.00036575436,0.00013467498,0.0003038591],"domain_scores_gemma":[0.99897516,0.00028848313,0.00007188969,0.00056571414,0.00004298563,0.00005575225],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019850623,0.00036775874,0.0002776843,0.00022337334,0.00060380815,0.00008495404,0.00030472293,0.00031009605,0.000030021116],"category_scores_gemma":[0.000010682323,0.00029148406,0.00012995774,0.000066213324,0.00033770734,0.0002120352,7.085529e-7,0.0006329661,0.0000021258556],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0028479735,0.00038541952,0.000037857724,0.0004696887,0.00049466116,0.00004671033,0.00057383697,0.009741347,0.793053,0.007902552,0.0003452296,0.18410178],"study_design_scores_gemma":[0.0005165028,0.00040322018,0.00003365531,0.00032404502,0.000092137576,0.000023048657,0.00013742376,0.00007524731,0.97495395,0.021260047,0.0017572158,0.00042350567],"about_ca_topic_score_codex":0.000008946335,"about_ca_topic_score_gemma":0.0000554894,"teacher_disagreement_score":0.90605986,"about_ca_system_score_codex":0.00006395301,"about_ca_system_score_gemma":0.000018516357,"threshold_uncertainty_score":0.99995375},"labels":[],"label_agreement":null},{"id":"W2587314600","doi":"10.1109/asscc.2016.7844142","title":"Fractional-N DPLL based low power clocking architecture for 1–14 Gb/s multi-standard transmitter","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Jitter; Phase-locked loop; DPLL algorithm; SerDes; Transmitter; Computer science; Electronic engineering; Ring (chemistry); Power (physics); Ring oscillator; Physics; Electrical engineering; CMOS; Engineering; Telecommunications","score_opus":0.011875016650285189,"score_gpt":0.24619627394106755,"score_spread":0.23432125729078235,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2587314600","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0049105515,0.00006153824,0.99135596,0.0010485245,0.00037214396,0.00022745793,0.00007580788,0.0009653408,0.0009826928],"genre_scores_gemma":[0.88848627,0.000016724658,0.11010146,0.00031170907,0.000048204358,0.000084948304,0.0000047156163,0.000041049163,0.0009049373],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99924195,0.000004386192,0.00015938298,0.00018848522,0.00012535101,0.00028043328],"domain_scores_gemma":[0.99953866,0.0001640303,0.00001825895,0.00020641745,0.000039284216,0.000033352364],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000057147758,0.00016722185,0.00014199763,0.0000869584,0.000059598555,0.00001415924,0.00014025565,0.00011226436,0.00043162637],"category_scores_gemma":[0.000044107346,0.000105489475,0.00008629319,0.000064691405,0.00004576512,0.00010729303,0.000012047809,0.000111172085,0.000017599941],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004116647,0.00018036403,0.0027377915,0.00036517615,0.00035301567,0.000017118977,0.00023175769,0.089384586,0.08936612,0.002955416,0.02795907,0.7860379],"study_design_scores_gemma":[0.0040487135,0.00016624323,0.0003783168,0.00019724805,0.000024024084,0.0000037652221,0.000068525726,0.019277964,0.23593435,0.005287262,0.7338975,0.00071611255],"about_ca_topic_score_codex":5.432327e-7,"about_ca_topic_score_gemma":0.0000063526136,"teacher_disagreement_score":0.8835757,"about_ca_system_score_codex":0.000060817565,"about_ca_system_score_gemma":0.000008610459,"threshold_uncertainty_score":0.4726006},"labels":[],"label_agreement":null},{"id":"W2591934597","doi":"10.1109/mwscas.2016.7870024","title":"Experimental operation of time-mode building blocks using a time-mode switched-delay unit","year":2016,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Linearity; Transfer function; Limit (mathematics); Computer science; Electronic engineering; Mode (computer interface); Filter (signal processing); Data conversion; Engineering; Electrical engineering; Computer hardware; Mathematics","score_opus":0.01807784159281699,"score_gpt":0.29581365001007504,"score_spread":0.27773580841725803,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2591934597","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.76281136,0.00013037027,0.23351067,0.000024934569,0.00008924048,0.00012426187,0.000010102702,0.0005613068,0.0027377293],"genre_scores_gemma":[0.96332914,0.000019505182,0.03563152,0.000013696781,0.000034698092,0.000011550199,0.0000029497944,0.00003099871,0.0009259739],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99919474,0.000007725474,0.0002533402,0.00017254504,0.00013719162,0.00023448402],"domain_scores_gemma":[0.99962074,0.00003311878,0.000036458663,0.0002491693,0.000028270713,0.000032237884],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000053784177,0.0001698936,0.0001874602,0.000105793755,0.0000546036,0.000013424895,0.00018125845,0.00010107578,0.00056258624],"category_scores_gemma":[0.000016508315,0.00012337469,0.000039789524,0.00010542368,0.000057216475,0.0002947814,0.00009463677,0.000065425746,0.00005901834],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000068777067,0.000025236446,0.00010175092,0.000006494616,0.000032840297,0.0000013198096,0.000064368534,0.026888836,0.9694065,0.00035591255,0.00021120805,0.0028986498],"study_design_scores_gemma":[0.00031309295,0.000037967267,0.0000035523242,0.000052524858,0.00000876898,0.000005280056,0.00008273223,0.17989203,0.81879073,0.00023790395,0.0004054273,0.00016998805],"about_ca_topic_score_codex":0.000018582334,"about_ca_topic_score_gemma":0.0000014126764,"teacher_disagreement_score":0.20051773,"about_ca_system_score_codex":0.00010036782,"about_ca_system_score_gemma":0.000011169806,"threshold_uncertainty_score":0.6159925},"labels":[],"label_agreement":null},{"id":"W2593216110","doi":"","title":"A fully-electronic time-stretch system","year":2006,"lang":"en","type":"article","venue":"International Symposium on Antenna Technology and Applied Electromagnetics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut National de la Recherche Scientifique","funders":"","keywords":"Magnification; SIGNAL (programming language); Computer science; Analog multiplier; Analog signal; Multiplier (economics); Electronic engineering; Microstrip; Dispersion (optics); Signal processing; Acoustics; Optics; Physics; Digital signal processing; Computer hardware; Engineering; Computer vision","score_opus":0.0019104362889004745,"score_gpt":0.17625313268649043,"score_spread":0.17434269639758995,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2593216110","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9258289,0.00077570655,0.004270745,0.0018133359,0.000276591,0.0003143048,0.000022328115,0.0040741274,0.06262397],"genre_scores_gemma":[0.9979109,0.00031842434,0.00086969987,0.00004683406,0.00007868514,0.00008671152,0.000027108716,0.000035379733,0.0006262457],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998802,0.000004002581,0.000257852,0.00030188405,0.00016332937,0.0004709362],"domain_scores_gemma":[0.99963987,0.00002620082,0.000049167207,0.00022442649,0.000037076803,0.000023239505],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000051182466,0.0002496314,0.00020210477,0.00032724818,0.000089593384,0.000032802945,0.00036805304,0.00028009547,0.000029879191],"category_scores_gemma":[0.0000046189534,0.0002470109,0.00003286094,0.00034237586,0.00017314714,0.000040247265,0.000069417525,0.0004155633,0.00010495376],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032066393,0.000054223467,0.00018895941,0.000019013092,0.00006285953,0.000010268804,0.000005562447,0.00034273945,0.45831564,0.5331269,0.0004903024,0.0073514762],"study_design_scores_gemma":[0.003532179,0.0023225774,0.00089697103,0.00021188756,0.00014454235,0.00068164704,0.00037031315,0.13857764,0.64982456,0.1143748,0.086858846,0.0022040606],"about_ca_topic_score_codex":0.0000016570137,"about_ca_topic_score_gemma":0.0000027351653,"teacher_disagreement_score":0.41875207,"about_ca_system_score_codex":0.00018376295,"about_ca_system_score_gemma":0.0000089370005,"threshold_uncertainty_score":0.9999982},"labels":[],"label_agreement":null},{"id":"W2593679862","doi":"10.1007/s10470-017-0949-8","title":"Time-interleaved pulse-shrinking time-to-digital converter with reduced conversion time","year":2017,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Differential nonlinearity; Time-to-digital converter; Jitter; Integral nonlinearity; Materials science; CMOS; Pulse (music); Electronic engineering; Pulse-width modulation; Residual; Pulse shaping; Computer science; Voltage; Converters; Optoelectronics; Power (physics); Physics; Electrical engineering; Engineering; Clock signal","score_opus":0.009696094781243824,"score_gpt":0.21246396732927078,"score_spread":0.20276787254802695,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2593679862","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8546009,0.0006316024,0.069724426,0.00031769046,0.00016302426,0.00068704336,0.00007494066,0.0021415576,0.071658835],"genre_scores_gemma":[0.9966872,0.000011938813,0.0002104066,0.00008077504,0.0000510938,0.000011175018,0.00004050388,0.00005230068,0.0028546585],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998722,0.000009310293,0.00025919173,0.00039064136,0.00019549324,0.00042336417],"domain_scores_gemma":[0.9993138,0.000029082508,0.00011192911,0.0002797959,0.00014501426,0.00012040012],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00009579123,0.00033239514,0.0003584719,0.00016406717,0.00047863185,0.0006456015,0.00040465032,0.00015087852,0.00046201114],"category_scores_gemma":[0.000036692592,0.00025748956,0.00004062595,0.00014558893,0.00026160825,0.0009147522,0.00008287972,0.00032216395,0.00045467264],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054300228,0.00003587642,0.0003550719,0.0001125535,0.0001643299,0.00007503276,0.00037037206,0.00040241913,0.11865498,0.000015839609,0.0013723312,0.8783869],"study_design_scores_gemma":[0.003016121,0.0012378537,0.0010207279,0.0039023252,0.000245986,0.0002506158,0.0013327257,0.84192425,0.12922357,0.0011288829,0.013953199,0.002763735],"about_ca_topic_score_codex":0.0000073220417,"about_ca_topic_score_gemma":9.796985e-7,"teacher_disagreement_score":0.87562317,"about_ca_system_score_codex":0.00007122901,"about_ca_system_score_gemma":0.00004042019,"threshold_uncertainty_score":0.9999877},"labels":[],"label_agreement":null},{"id":"W2594227949","doi":"10.1109/sirf.2017.7874373","title":"A 10-GS/s track-and-hold circuit for a 7-bit Square Kilometre Array ADC in 65-nm","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Spurious-free dynamic range; Dynamic range; Electrical engineering; Total harmonic distortion; dBc; CMOS; Physics; Nyquist–Shannon sampling theorem; Voltage; Electronic engineering; Engineering; Optics","score_opus":0.036227579393641164,"score_gpt":0.2688696770940901,"score_spread":0.23264209770044894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2594227949","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6044629,0.002185998,0.13413037,0.0012515124,0.0010728205,0.0020814606,0.00015137393,0.003961142,0.2507024],"genre_scores_gemma":[0.9900046,0.00010240866,0.0040248777,0.00002304718,0.000042956788,0.00013643377,0.00000432038,0.000029864756,0.0056315116],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992273,0.0000024638239,0.00017999184,0.00021147968,0.00008298683,0.00029577184],"domain_scores_gemma":[0.99939525,0.000050483268,0.000036682806,0.00046276377,0.00001860893,0.000036203295],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000088536384,0.00015919954,0.00020500233,0.0001366122,0.00011588219,0.00007125085,0.00031613855,0.00011926864,0.00035962733],"category_scores_gemma":[0.0001667282,0.00014205834,0.0000446942,0.00007118002,0.00006708314,0.0002702932,0.000051428513,0.00012748114,0.000047054826],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006444598,0.00017328389,0.015592192,0.0008402715,0.00015747566,0.000055801065,0.00056789146,0.0010785607,0.012632621,0.022983355,0.009725668,0.93612844],"study_design_scores_gemma":[0.009346087,0.0011171111,0.062249467,0.00080829405,0.00011705566,0.00007370157,0.0036276144,0.017021682,0.090294294,0.07237237,0.73963624,0.0033360918],"about_ca_topic_score_codex":0.00001030766,"about_ca_topic_score_gemma":0.00007889662,"teacher_disagreement_score":0.93279237,"about_ca_system_score_codex":0.000040982573,"about_ca_system_score_gemma":0.000004835077,"threshold_uncertainty_score":0.5792971},"labels":[],"label_agreement":null},{"id":"W2612556938","doi":"","title":"Adaptive receivers for high-speed wireline links","year":2013,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Wireline; Automatic gain control; Preamplifier; Electronic engineering; Engineering; Electrical engineering; Computer science; Wireless; Amplifier; Telecommunications","score_opus":0.014232356333039658,"score_gpt":0.245174439801289,"score_spread":0.23094208346824935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2612556938","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30768743,0.006768904,0.27025497,0.00044610127,0.03142906,0.009723795,0.0007708243,0.023473734,0.34944516],"genre_scores_gemma":[0.43140078,0.004631251,0.16711955,0.00012768773,0.000695522,0.0008580846,0.006928703,0.00041556067,0.38782287],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992615,0.0000020663465,0.00021457976,0.0002033921,0.000095758944,0.00022268844],"domain_scores_gemma":[0.99957764,0.000046757978,0.00005220456,0.00019939513,0.00009819509,0.000025781113],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000024867377,0.0002521355,0.00025471658,0.000113973874,0.000044692475,0.000016339362,0.000203921,0.00066302624,0.0002611828],"category_scores_gemma":[0.00003267063,0.00022667857,0.000060264254,0.00008316649,0.000016785982,0.00010406847,0.000010830648,0.0003759583,0.00010857801],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021722342,0.00007612336,0.000010748209,0.0009062134,0.00094653596,0.000005196103,0.0005242307,0.020795064,0.008644621,0.0352557,0.29047763,0.6421407],"study_design_scores_gemma":[0.0050635166,0.0015293562,0.0006156797,0.0012353961,0.00068087515,0.0000030173367,0.023590896,0.1769682,0.38748604,0.09417822,0.30283004,0.0058187796],"about_ca_topic_score_codex":0.000021827289,"about_ca_topic_score_gemma":0.000041798943,"teacher_disagreement_score":0.63632196,"about_ca_system_score_codex":0.000069600974,"about_ca_system_score_gemma":0.000010312166,"threshold_uncertainty_score":0.9243684},"labels":[],"label_agreement":null},{"id":"W2661498989","doi":"10.1109/ccece.2017.7946760","title":"Design of a time mode SerDes using differential pulse position modulation (DPPM)","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"SerDes; CMOS; Computer science; Electronic engineering; Modulation (music); Bandwidth (computing); Clock recovery; Chip; Pulse-amplitude modulation; Pulse-position modulation; Pulse-frequency modulation; Electronic circuit; Frequency modulation; Pulse (music); Computer hardware; Clock signal; Electrical engineering; Amplitude modulation; Engineering; Telecommunications; Acoustics","score_opus":0.03206971307987649,"score_gpt":0.2761073781456658,"score_spread":0.24403766506578933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2661498989","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40202636,0.000007227291,0.5972449,0.000006177903,0.000054843946,0.00006009825,0.0000022941542,0.00014543206,0.00045262062],"genre_scores_gemma":[0.96799994,0.000016334801,0.031834286,0.000001282331,0.00001799594,0.000003188936,0.000004163747,0.000010403019,0.000112417285],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99965847,0.000004461554,0.00010305338,0.00007111879,0.000067160414,0.00009575965],"domain_scores_gemma":[0.9996951,0.0000077805835,0.000039370465,0.00022949089,0.000018182722,0.000010050546],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000021077138,0.00007271794,0.00009053626,0.0000421839,0.00008970581,0.00002475646,0.0001223585,0.000053890435,0.00007110913],"category_scores_gemma":[0.000011080621,0.00006582872,0.000017264541,0.000016538284,0.000032831897,0.0002520404,0.000039308146,0.000038263956,0.0000061982296],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000072873845,0.000010900978,0.00013579012,0.00001400477,0.000017786297,4.3048593e-7,0.000018048164,0.39018026,0.6017061,0.00023292842,0.000014371849,0.007662123],"study_design_scores_gemma":[0.00011722441,0.000014079366,0.0008990275,0.000017173972,0.000008935597,9.381721e-7,0.0000059059325,0.8553998,0.14050098,0.0029652189,0.0000019325419,0.000068812944],"about_ca_topic_score_codex":0.000015936836,"about_ca_topic_score_gemma":8.846557e-7,"teacher_disagreement_score":0.5659736,"about_ca_system_score_codex":0.00002708161,"about_ca_system_score_gemma":0.0000024183446,"threshold_uncertainty_score":0.26844174},"labels":[],"label_agreement":null},{"id":"W2709676056","doi":"10.1109/ecctd.2007.4529613","title":"T1/E1/J1 receiver in CMOS","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"CMOS; Chip; SIGNAL (programming language); Power (physics); Electrical engineering; Electronic engineering; Computer science; Radio receiver design; Process (computing); Engineering; Physics; Channel (broadcasting)","score_opus":0.006016333270813219,"score_gpt":0.22151674274726707,"score_spread":0.21550040947645385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2709676056","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4928939,0.00036999278,0.117500976,0.00009489051,0.00051637256,0.0001351662,0.0000013013909,0.0018700755,0.3866173],"genre_scores_gemma":[0.98864895,0.00010490229,0.009606229,0.00004535107,0.000017804517,0.0000032432108,8.298925e-7,0.00000886769,0.0015638437],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99961925,9.539945e-7,0.00009689119,0.00006511385,0.000047024412,0.00017079402],"domain_scores_gemma":[0.9998503,0.000017784108,0.0000046590526,0.00010963303,0.0000047761528,0.000012846655],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006624843,0.00005720736,0.000056819354,0.00006992612,0.000009225104,0.0000036809208,0.00008517443,0.000051472467,0.00015550542],"category_scores_gemma":[0.000014269949,0.000050326176,0.000009943839,0.00013395697,0.000016698294,0.00007154975,0.000021798503,0.000091683236,0.000085388645],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001669882,0.00006800995,0.03456402,0.000054336062,0.00003445906,0.00009306237,0.00029302476,0.010148404,0.012645963,0.025082279,0.015243255,0.90175647],"study_design_scores_gemma":[0.0013780226,0.00009224649,0.053058762,0.000080150785,0.000007870284,0.00001135666,0.002104021,0.009191873,0.28521007,0.021099893,0.6268124,0.0009533163],"about_ca_topic_score_codex":0.000005548551,"about_ca_topic_score_gemma":0.000058748912,"teacher_disagreement_score":0.90080315,"about_ca_system_score_codex":0.00003848914,"about_ca_system_score_gemma":0.0000010937362,"threshold_uncertainty_score":0.20522419},"labels":[],"label_agreement":null},{"id":"W2728034738","doi":"10.1109/jssc.2017.2715160","title":"Fractional-N DPLL-Based Low-Power Clocking Architecture for 1–14 Gb/s Multi-Standard Transmitter","year":2017,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Phase-locked loop; Jitter; SerDes; PLL multibit; DPLL algorithm; Transmitter; Bandwidth (computing); Electronic engineering; Computer science; Dither; Physics; Electrical engineering; Telecommunications; Engineering","score_opus":0.026079255127193023,"score_gpt":0.301203419560944,"score_spread":0.275124164433751,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2728034738","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11854037,0.00026196998,0.87786,0.00037818396,0.0022591548,0.00022289915,0.00017210587,0.00013460677,0.00017072269],"genre_scores_gemma":[0.993932,0.0001442726,0.005295367,0.00016473359,0.00026684062,0.000016241243,0.0000024394808,0.00007017571,0.000107908134],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984062,0.000014261797,0.00057532766,0.00018671203,0.00036417885,0.00045332315],"domain_scores_gemma":[0.99867886,0.00014265794,0.00039737936,0.00038842126,0.00028039573,0.00011226741],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00028784465,0.00028527458,0.00043981167,0.00022647041,0.0003379835,0.00011471519,0.0005999622,0.00015389199,0.000032723055],"category_scores_gemma":[0.0001447117,0.000249571,0.00026154963,0.000057363395,0.00013982196,0.00043214535,0.000014974393,0.00062101375,0.000005614999],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023904635,0.00016271249,0.001366465,0.0004330526,0.00058354705,0.00021308813,0.00082186074,0.7882916,0.054551315,0.000031734082,0.0047758436,0.14852977],"study_design_scores_gemma":[0.019029891,0.0013136662,0.0063121845,0.0024630202,0.00035740744,0.000327664,0.00039524992,0.04232962,0.6984561,0.016782472,0.20974061,0.0024921165],"about_ca_topic_score_codex":8.1804353e-7,"about_ca_topic_score_gemma":0.0000066203384,"teacher_disagreement_score":0.87539166,"about_ca_system_score_codex":0.0001390183,"about_ca_system_score_gemma":0.000062209074,"threshold_uncertainty_score":0.99999565},"labels":[],"label_agreement":null},{"id":"W2734818042","doi":"10.1109/rfic.2017.7969007","title":"Multi-standard 5 Gbps to 28.2 Gbps adaptive, single voltage SerDes transceiver with analog FIR and 2-tap unrolled DFE in 28nm CMOS","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Institute of Public Health Inspectors","funders":"","keywords":"Transceiver; SerDes; Transmitter; CMOS; Finite impulse response; Computer science; Electronic engineering; Intersymbol interference; Electrical engineering; Engineering; Telecommunications; Decoding methods; Channel (broadcasting)","score_opus":0.026682898589230987,"score_gpt":0.24948696374109253,"score_spread":0.22280406515186155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2734818042","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7963431,0.000370081,0.18506816,0.00022252949,0.00017397312,0.0008650993,0.00007235114,0.0009276875,0.015957044],"genre_scores_gemma":[0.9645309,0.00010580361,0.034076165,0.00003481443,0.000015180931,0.00006536573,0.000002326353,0.00003368664,0.0011357919],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.998976,0.0000071434147,0.00019827174,0.00030498812,0.00014869885,0.0003649118],"domain_scores_gemma":[0.9993802,0.000033690107,0.000037338505,0.00043622626,0.000036123052,0.00007646184],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000082410064,0.00025384143,0.00032713028,0.00014030344,0.00016963882,0.00008095335,0.00030586278,0.00011151435,0.000060253147],"category_scores_gemma":[0.000047486978,0.00019940689,0.000030402727,0.00011230676,0.00015079565,0.0003329611,0.00006817482,0.0001911687,0.000010609874],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0031093606,0.0011352351,0.2258014,0.00074446585,0.0012344045,0.0011151735,0.0060601886,0.090523526,0.22280128,0.0056021987,0.00574974,0.436123],"study_design_scores_gemma":[0.04038347,0.006297396,0.43329754,0.0018215184,0.0003519754,0.0000782799,0.01661427,0.12574764,0.26620787,0.0034500204,0.09873724,0.0070127654],"about_ca_topic_score_codex":0.00005941803,"about_ca_topic_score_gemma":0.0017544449,"teacher_disagreement_score":0.42911026,"about_ca_system_score_codex":0.00007717246,"about_ca_system_score_gemma":0.000009954092,"threshold_uncertainty_score":0.8131577},"labels":[],"label_agreement":null},{"id":"W2737902658","doi":"10.1109/tvlsi.2017.2724600","title":"Time-Domain Arithmetic Logic Unit With Built-In Interconnect","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Arithmetic logic unit; CMOS; Computation; Encoder; Electronic engineering; Time domain; Logic gate; Computer hardware; Algorithm; Engineering","score_opus":0.017321915736508257,"score_gpt":0.25169936120525027,"score_spread":0.234377445468742,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2737902658","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14599864,0.00011495162,0.8479527,0.000107866705,0.001382111,0.00049536244,0.00009410114,0.00067744625,0.0031767804],"genre_scores_gemma":[0.9965106,0.000082695995,0.0014143982,0.000021561025,0.000048482383,0.00024073507,0.000011097695,0.00005051172,0.0016198831],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985176,0.000060801056,0.00042373396,0.00034619315,0.00025116192,0.0004005617],"domain_scores_gemma":[0.99884325,0.000077123805,0.00010569055,0.0008364125,0.00007346363,0.00006405804],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00026769837,0.00032991078,0.00037837267,0.0003446492,0.00035690513,0.00019044708,0.00047706487,0.00021749713,0.00009387486],"category_scores_gemma":[0.000015184872,0.0002683006,0.000087043554,0.00020405311,0.00015173605,0.0005804189,0.0000037373707,0.0005294224,0.0002220433],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005457707,0.0014676038,0.0008894615,0.0006558135,0.00071239774,0.0002414876,0.0029809126,0.8866617,0.027741723,0.004018798,0.0013438768,0.07274042],"study_design_scores_gemma":[0.0061803805,0.0015115449,0.000778325,0.0034835367,0.00018035875,0.00023692267,0.015346029,0.84741586,0.10331593,0.0022891294,0.016692022,0.002569952],"about_ca_topic_score_codex":0.000069383226,"about_ca_topic_score_gemma":0.0011914251,"teacher_disagreement_score":0.85051197,"about_ca_system_score_codex":0.00020579585,"about_ca_system_score_gemma":0.000020056315,"threshold_uncertainty_score":0.99997693},"labels":[],"label_agreement":null},{"id":"W2756606683","doi":"10.1109/mwscas.2017.8052978","title":"An adaptive edge decision feedback equalizer with 4PAM signalling","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; CMOS; Backplane; Computer science; Cadence; Electronic engineering; Signal edge; Equalizer; Adaptive equalizer; Attenuation; Enhanced Data Rates for GSM Evolution; Channel (broadcasting); Control theory (sociology); Engineering; Computer hardware; Telecommunications; Physics","score_opus":0.030649143612855624,"score_gpt":0.28503881301677975,"score_spread":0.2543896694039241,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2756606683","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18350291,0.000090760695,0.78969973,0.000017064303,0.00016421663,0.00009890913,0.000002859738,0.00079199165,0.025631562],"genre_scores_gemma":[0.9138512,0.000055107073,0.085709125,0.00001426281,0.000038421673,0.000010126661,0.0000013625826,0.000022045066,0.00029833257],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994201,0.000002860437,0.00010427052,0.00015755079,0.0001189955,0.0001962458],"domain_scores_gemma":[0.99937475,0.000030298053,0.000031287604,0.0004945498,0.000030090414,0.000039045746],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005789928,0.00012765532,0.00011847164,0.000038271508,0.00019517908,0.00008274049,0.0003934514,0.00006543823,0.00009807654],"category_scores_gemma":[0.000019962821,0.000090436806,0.000017155126,0.00003022978,0.0000750964,0.00045047715,0.00005815828,0.00010859807,0.0000597265],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022394059,0.000104419225,0.003006817,0.000033883043,0.00015763518,0.000051140934,0.00027618304,0.10778613,0.014515763,0.032776035,0.001956992,0.8391111],"study_design_scores_gemma":[0.0049210195,0.0028567158,0.011973007,0.00076119823,0.000112649876,0.000029150471,0.004737424,0.4729789,0.366327,0.091616176,0.040481146,0.0032056365],"about_ca_topic_score_codex":0.000007726411,"about_ca_topic_score_gemma":0.000030826828,"teacher_disagreement_score":0.83590543,"about_ca_system_score_codex":0.000026053147,"about_ca_system_score_gemma":0.0000044024955,"threshold_uncertainty_score":0.36879057},"labels":[],"label_agreement":null},{"id":"W2758026207","doi":"10.1109/mwscas.2017.8053014","title":"Low-power all-digital ΔΣ TDC with bi-directional gated delay line time integrator","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Oversampling; Integrating ADC; CMOS; Electronic engineering; Capacitor; Jitter; Time delay and integration; Electrical engineering; SIGNAL (programming language); Noise (video); Computer science; Physics; Voltage; Engineering; Optics","score_opus":0.008628174772928396,"score_gpt":0.228568035125009,"score_spread":0.2199398603520806,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2758026207","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7324369,0.00014218445,0.07780002,0.0003840572,0.0008072806,0.00033510846,0.000077483586,0.0065998007,0.18141718],"genre_scores_gemma":[0.9867344,0.000027334576,0.004707995,0.000026980346,0.000038083293,0.000011563511,0.000024005532,0.00002951304,0.008400136],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99939746,0.0000016872904,0.00012243388,0.00015435762,0.00011749022,0.00020655716],"domain_scores_gemma":[0.9995517,0.000017533219,0.000032116783,0.00030545355,0.000052051728,0.00004113571],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000027540942,0.00016154564,0.0001292282,0.000052986194,0.00011336683,0.00012036493,0.0002484276,0.00008416783,0.0004127176],"category_scores_gemma":[0.000056976536,0.00011194854,0.000028422453,0.00005059922,0.00010191124,0.0004147655,0.00006730514,0.0001798372,0.0003316275],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000884596,0.00170559,0.027870998,0.00028592383,0.0053333403,0.0007416367,0.00067337404,0.07996,0.16264151,0.013250366,0.22348951,0.48316315],"study_design_scores_gemma":[0.0026705463,0.0009928754,0.0013402813,0.00023704449,0.000063659725,0.0001294233,0.00036516637,0.0746944,0.3838302,0.0017917597,0.5320083,0.0018763576],"about_ca_topic_score_codex":0.000003396527,"about_ca_topic_score_gemma":0.0000070042333,"teacher_disagreement_score":0.4812868,"about_ca_system_score_codex":0.000040627787,"about_ca_system_score_gemma":0.000008370007,"threshold_uncertainty_score":0.4565129},"labels":[],"label_agreement":null},{"id":"W2758171403","doi":"10.1109/iscas.2017.8050739","title":"A 0.13 μm CMOS fully integrated 0.1 ∼ 12 GHz frequency synthesizer for avionic SDR applications","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Université du Québec à Montréal","funders":"","keywords":"Frequency synthesizer; Phase noise; Voltage-controlled oscillator; dBc; Phase-locked loop; CMOS; Avionics; Frequency offset; Electronic engineering; Electrical engineering; Direct digital synthesizer; Capacitor; Bandwidth (computing); Software-defined radio; Engineering; Computer science; Telecommunications; Voltage; Orthogonal frequency-division multiplexing; Channel (broadcasting)","score_opus":0.020788741027140005,"score_gpt":0.26505308557128693,"score_spread":0.24426434454414692,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2758171403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022442104,0.00035717187,0.9168145,0.00039816098,0.00036487714,0.0012508824,0.000086427535,0.0027281162,0.055557758],"genre_scores_gemma":[0.9436259,0.00015037795,0.05130791,0.000034014978,0.00006410263,0.0014234312,0.000022327862,0.000038821872,0.0033330976],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993051,0.0000026748273,0.00018219647,0.00018634758,0.00006829531,0.0002553359],"domain_scores_gemma":[0.9990848,0.000051026735,0.000047712565,0.0007355568,0.000047101075,0.000033815293],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006141201,0.0001543805,0.00015499549,0.000052633968,0.0002930157,0.000074047806,0.0005398842,0.000112469286,0.00015430979],"category_scores_gemma":[0.00007683748,0.00012709106,0.000055151886,0.000044356748,0.000092622344,0.00021407341,0.000056243272,0.00012686437,0.000108878565],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002418162,0.00019497446,0.0039385986,0.0003543703,0.00035179238,0.0000061258033,0.00011817192,0.001716468,0.033500135,0.15563063,0.012465965,0.7916986],"study_design_scores_gemma":[0.0018839943,0.00024143634,0.004292963,0.0002429349,0.00018243567,0.000019275749,0.0010492546,0.041602056,0.09082821,0.18825983,0.6694971,0.0019005452],"about_ca_topic_score_codex":0.000022881535,"about_ca_topic_score_gemma":0.000090049245,"teacher_disagreement_score":0.9211838,"about_ca_system_score_codex":0.000062908366,"about_ca_system_score_gemma":0.000013900637,"threshold_uncertainty_score":0.51826227},"labels":[],"label_agreement":null},{"id":"W2758584561","doi":"10.1109/mwscas.2017.8053096","title":"1-1 MASH ΔΣ time-to-digital converter with differential cascode time integrator","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Cascode; Integrator; Jitter; Electronic engineering; Time-to-digital converter; Inverter; CMOS; Computer science; Cadence; Adder; Rise time; Voltage; Electrical engineering; Engineering; Amplifier","score_opus":0.005087197098753268,"score_gpt":0.1956459049836857,"score_spread":0.19055870788493243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2758584561","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6281215,0.000026929685,0.15373981,0.0003721657,0.00044040888,0.0004900075,0.00008742857,0.0038160263,0.21290575],"genre_scores_gemma":[0.96070117,0.0000035501778,0.0014204893,0.000022218317,0.000043815297,0.000015408332,0.0000100706475,0.000031559368,0.0377517],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994057,0.0000016114036,0.00010085862,0.00015766949,0.00010300643,0.00023119338],"domain_scores_gemma":[0.99948,0.0000105197605,0.000020676789,0.00041157188,0.000021388269,0.00005585784],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000012114437,0.00016870235,0.00016184925,0.00004433701,0.000101961494,0.00018828528,0.00034732986,0.000064182066,0.0015923264],"category_scores_gemma":[0.000020787307,0.000116086034,0.000027447262,0.000025518442,0.00008031745,0.00030135602,0.00013130376,0.00012824524,0.0034149871],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034472463,0.00034532684,0.015923716,0.000200609,0.0014606123,0.00026598913,0.00052816846,0.001608177,0.089189984,0.0020567512,0.24035358,0.64772236],"study_design_scores_gemma":[0.005505047,0.0017377823,0.0070973877,0.00043345825,0.00017786048,0.000108306354,0.0005415743,0.3026855,0.25819775,0.0025498185,0.41663507,0.004330448],"about_ca_topic_score_codex":0.0000020726877,"about_ca_topic_score_gemma":0.000002638173,"teacher_disagreement_score":0.6433919,"about_ca_system_score_codex":0.000029463858,"about_ca_system_score_gemma":0.0000047512526,"threshold_uncertainty_score":0.9993203},"labels":[],"label_agreement":null},{"id":"W2759627086","doi":"10.1109/mwscas.2017.8053222","title":"All-digital ΔΣ TDC with differential bi-directional gated-delay-line time integrator","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; CMOS; Quantization (signal processing); Time-to-digital converter; Electronic engineering; Integrating ADC; Figure of merit; Time delay and integration; Computer science; Line (geometry); Electrical engineering; Bandwidth (computing); Engineering; Voltage; Jitter; Capacitor; Telecommunications; Mathematics; Algorithm","score_opus":0.012191224083689592,"score_gpt":0.23386560913641596,"score_spread":0.22167438505272638,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2759627086","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.81038135,0.00007000778,0.108032815,0.00031904283,0.00086268235,0.0002448867,0.000081419596,0.004951264,0.075056545],"genre_scores_gemma":[0.9908449,0.000032608965,0.002460919,0.0000128291,0.00009637075,0.000012245812,0.00003572161,0.000028279394,0.006476107],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993605,0.00000192884,0.00012583876,0.0001625934,0.00013391048,0.00021522999],"domain_scores_gemma":[0.9995771,0.000014948324,0.00003389116,0.00029559425,0.00003591044,0.00004252195],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000016566426,0.00017520289,0.00014477638,0.000053351854,0.00014125048,0.00015639327,0.00027291512,0.00008128953,0.0004134378],"category_scores_gemma":[0.000031830165,0.000120369026,0.00003457933,0.000034419376,0.000110296955,0.0003641617,0.00008577773,0.00018897712,0.00021128883],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00080457726,0.0012215375,0.036321074,0.00026778047,0.0045835823,0.0003614221,0.00034042483,0.023558851,0.12339578,0.019146267,0.106037,0.6839617],"study_design_scores_gemma":[0.005435847,0.0012572806,0.0053595984,0.00027079467,0.00018999932,0.00019984557,0.00044984434,0.25298733,0.31035203,0.0055223005,0.4148547,0.0031204126],"about_ca_topic_score_codex":0.0000070824553,"about_ca_topic_score_gemma":0.000008742272,"teacher_disagreement_score":0.68084127,"about_ca_system_score_codex":0.000036492474,"about_ca_system_score_gemma":0.000006411954,"threshold_uncertainty_score":0.49085066},"labels":[],"label_agreement":null},{"id":"W2760715461","doi":"10.1109/mwscas.2017.8053246","title":"Adaptive data-transition decision feedback equalizer for serial links","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; State (computer science); Algorithm","score_opus":0.08352146569776053,"score_gpt":0.33364894642713866,"score_spread":0.2501274807293781,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2760715461","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010266231,0.000053628046,0.98320156,0.00011487092,0.00089976663,0.00021690861,0.00013472211,0.00048334582,0.004628972],"genre_scores_gemma":[0.8065792,0.000118363154,0.1925684,0.000036198722,0.0002167969,0.00003111775,0.00007983646,0.00002434971,0.00034575255],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99947363,0.0000019728784,0.00012475335,0.00016817013,0.00007597711,0.00015548998],"domain_scores_gemma":[0.9990966,0.000048827278,0.000026222755,0.00078261486,0.000026189775,0.000019584588],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008886267,0.00009616195,0.00010769104,0.000025109992,0.00017482547,0.000061268205,0.0005170164,0.00015466672,0.000059909573],"category_scores_gemma":[0.00008312212,0.00008110005,0.000022988428,0.000015190105,0.000044123586,0.0005001636,0.00012934554,0.00010393311,0.000034064706],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030703712,0.00004625423,0.000034179135,0.00006282671,0.0001265666,0.0000043475757,0.00014521157,0.016204344,0.004001501,0.014532472,0.043128595,0.9214067],"study_design_scores_gemma":[0.004043493,0.00034644766,0.00058488024,0.0001613497,0.00008178802,0.0000047775807,0.00077811023,0.63046044,0.038325787,0.10764462,0.21663944,0.00092883914],"about_ca_topic_score_codex":0.00000573228,"about_ca_topic_score_gemma":0.000026889302,"teacher_disagreement_score":0.9204778,"about_ca_system_score_codex":0.00001844387,"about_ca_system_score_gemma":0.0000039654483,"threshold_uncertainty_score":0.33071643},"labels":[],"label_agreement":null},{"id":"W2770387385","doi":"10.23919/ursigass.2017.8105269","title":"Tunable C-section phaser for dynamic analog signal processing","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phaser; Passband; Analog signal processing; Signal processing; Electronic engineering; SIGNAL (programming language); Computer science; Electrical engineering; Digital signal processing; Engineering; Band-pass filter","score_opus":0.01814352983017844,"score_gpt":0.2899608451427859,"score_spread":0.2718173153126075,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2770387385","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038101953,0.00014618233,0.9455822,0.000045805406,0.00026017133,0.00014502362,0.000004394948,0.00080132845,0.014912934],"genre_scores_gemma":[0.984585,0.000024772571,0.013254789,0.000009214364,0.000044443437,0.000042929983,0.000004291775,0.000013445275,0.0020210987],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996388,6.631119e-7,0.000074722884,0.00009256217,0.000040844607,0.00015243048],"domain_scores_gemma":[0.9997803,0.0000065105255,0.000024116709,0.00015573406,0.000020729683,0.000012595766],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003689724,0.000070621725,0.000068806534,0.000035113073,0.00025888512,0.00006684814,0.00014750614,0.000049987233,0.00003843498],"category_scores_gemma":[0.000012823868,0.0000612761,0.000020745214,0.000021266447,0.0000320543,0.0003075835,0.000022106613,0.00005466656,0.000004823237],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001735644,0.000035639197,0.0010307198,0.00021008964,0.000044332974,0.000002378729,0.000032585718,0.013212924,0.02427913,0.0012454985,0.0028275368,0.9570618],"study_design_scores_gemma":[0.0007060065,0.00008765892,0.0008766862,0.00004192702,0.000019845105,0.0000035434798,0.00016354021,0.8987925,0.041710906,0.015562407,0.04172102,0.00031395617],"about_ca_topic_score_codex":0.0000032853184,"about_ca_topic_score_gemma":0.000018585944,"teacher_disagreement_score":0.95674783,"about_ca_system_score_codex":0.000034978704,"about_ca_system_score_gemma":0.0000041006915,"threshold_uncertainty_score":0.24987668},"labels":[],"label_agreement":null},{"id":"W2774249069","doi":"10.1109/tcsi.2017.2771141","title":"Design of High-Order Type-II Delay-Locked Loops With a Fast-Settling-Zero-Overshoot Step Response and Large Jitter-Rejection Capabilities","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Overshoot (microwave communication); Phase margin; Jitter; Delay-locked loop; Transfer function; Control theory (sociology); Settling time; Filter (signal processing); Step response; Computer science; Realization (probability); Electronic engineering; Phase-locked loop; Stability (learning theory); CMOS; Engineering; Control engineering; Amplifier; Mathematics; Operational amplifier","score_opus":0.014724527530663212,"score_gpt":0.2178232354718029,"score_spread":0.20309870794113968,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2774249069","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4846774,0.0003363537,0.5137182,0.000041655876,0.00050257193,0.00037357621,0.00004779345,0.00018399833,0.00011844528],"genre_scores_gemma":[0.9983481,0.0002709855,0.00047714534,0.000009146098,0.000016383046,0.000056944096,0.0000015512968,0.00003933599,0.0007804143],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989273,0.00007004816,0.00025355374,0.00028612386,0.00019698094,0.0002659791],"domain_scores_gemma":[0.9991497,0.000099684104,0.00009688363,0.00049915706,0.00008438055,0.000070239206],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002879197,0.00023931878,0.00032812005,0.0001466581,0.0005716463,0.00007187015,0.00013250884,0.00016647924,0.000009278176],"category_scores_gemma":[0.000022869199,0.00020023399,0.000030238005,0.00010161023,0.00022921113,0.00018131826,0.0000034194381,0.00018456456,0.0000011582113],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019897183,0.0004934068,0.0006694446,0.0020520706,0.0021538618,0.00008615701,0.0067355344,0.55175275,0.23601969,0.0019242591,0.00036857842,0.19575451],"study_design_scores_gemma":[0.049823962,0.027846385,0.014102997,0.009865395,0.0034903262,0.002569345,0.0809284,0.4290898,0.30175364,0.0018023051,0.06647085,0.012256583],"about_ca_topic_score_codex":0.00008015011,"about_ca_topic_score_gemma":0.000043692486,"teacher_disagreement_score":0.5136707,"about_ca_system_score_codex":0.00006229384,"about_ca_system_score_gemma":0.000028654014,"threshold_uncertainty_score":0.8165305},"labels":[],"label_agreement":null},{"id":"W2781943524","doi":"10.1109/jssc.2017.2777099","title":"Channel-Adaptive ADC and TDC for 28 Gb/s PAM-4 Digital Receiver","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Successive approximation ADC; Flash ADC; Comparator; Lookup table; CMOS; Jitter; Channel (broadcasting); Computer hardware; Electronic engineering; Electrical engineering; Telecommunications; Engineering; Voltage","score_opus":0.024444885440660827,"score_gpt":0.26091259837471636,"score_spread":0.23646771293405555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2781943524","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.670619,0.001327612,0.32108667,0.00016514819,0.003583926,0.00042873406,0.00034815742,0.0003116555,0.0021290602],"genre_scores_gemma":[0.9980282,0.00075174565,0.00041416433,0.00004300748,0.00044819672,0.0000064971764,0.0000013144502,0.000038527647,0.0002683571],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99897087,0.000006192014,0.0003805615,0.00013479039,0.00016805474,0.00033956204],"domain_scores_gemma":[0.9992952,0.000070858536,0.0001620117,0.00012654196,0.00024858647,0.000096827374],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013178888,0.00018924515,0.000292936,0.00015997131,0.000086669395,0.000050163595,0.00020848126,0.00008638975,0.000009219913],"category_scores_gemma":[0.00006854671,0.0001654773,0.00007422201,0.00011741751,0.00017522438,0.0006434274,0.000025090443,0.00020899686,0.0000130810895],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038665393,0.00027803078,0.0007492732,0.00043224232,0.0017097141,0.00027077168,0.00705309,0.021392208,0.038296826,0.00045808108,0.047273397,0.8816997],"study_design_scores_gemma":[0.01233186,0.009690053,0.00405298,0.0020056886,0.00044335704,0.0017217174,0.0057606907,0.033901304,0.54505783,0.17622004,0.2051358,0.0036786564],"about_ca_topic_score_codex":3.8993852e-7,"about_ca_topic_score_gemma":0.00000154289,"teacher_disagreement_score":0.87802106,"about_ca_system_score_codex":0.00007213484,"about_ca_system_score_gemma":0.000020256315,"threshold_uncertainty_score":0.6747968},"labels":[],"label_agreement":null},{"id":"W2782092621","doi":"10.1109/icam.2017.8242150","title":"Low-power adaptive edge decision feedback equalizer for serial links with 4PAM signaling","year":2017,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Jitter; CMOS; Computer science; Electronic engineering; Baud; Pulse-amplitude modulation; Adaptive equalizer; Ring oscillator; Channel (broadcasting); Control theory (sociology); Engineering; Telecommunications; Equalization (audio); Pulse (music); Transmission (telecommunications)","score_opus":0.025767286239844405,"score_gpt":0.27593399950320874,"score_spread":0.2501667132633643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2782092621","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14343256,0.00006228213,0.8432492,0.000040513773,0.00081850344,0.00034689883,0.000016310174,0.00062595744,0.011407784],"genre_scores_gemma":[0.8886101,0.000020640744,0.11019651,0.00002430709,0.00011498168,0.000054994194,0.0000031454215,0.00003836712,0.00093691953],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99922085,0.0000026094197,0.00016877225,0.00020388697,0.0001235474,0.00028036247],"domain_scores_gemma":[0.9992928,0.00009170896,0.000054008524,0.000459243,0.000064248256,0.000038025093],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000088511944,0.00017742923,0.00018640692,0.00004324099,0.00023945475,0.00009308133,0.00035959977,0.00019824541,0.00014276314],"category_scores_gemma":[0.000085028456,0.00012932399,0.000045228928,0.000031709493,0.00008244548,0.0003066957,0.00009999363,0.00017685595,0.000035920286],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003588229,0.00035980952,0.0013394562,0.00033704043,0.0010024088,0.000060906477,0.001194711,0.15084746,0.07118266,0.07243697,0.036447484,0.66120285],"study_design_scores_gemma":[0.009688048,0.0020452486,0.0008261892,0.00091328775,0.000117428215,0.000011817407,0.0021627962,0.047358084,0.80570805,0.042903073,0.08592927,0.0023366876],"about_ca_topic_score_codex":0.0000027901276,"about_ca_topic_score_gemma":0.000014131592,"teacher_disagreement_score":0.74517757,"about_ca_system_score_codex":0.000037915004,"about_ca_system_score_gemma":0.000009470534,"threshold_uncertainty_score":0.52736795},"labels":[],"label_agreement":null},{"id":"W2782640296","doi":"10.1109/mwscas.2018.8624032","title":"A High Resolution MCML-based Time-to-Digital Converter Implementation","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Dynamic range; Time-to-digital converter; CMOS; Computer science; Wide dynamic range; Resolution (logic); Electronic engineering; Converters; Computer hardware; Voltage; Electrical engineering; Engineering; Telecommunications","score_opus":0.008179842590394129,"score_gpt":0.24502865452994996,"score_spread":0.23684881193955581,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2782640296","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15817544,0.000014407342,0.8155546,0.0005081387,0.00042610284,0.000380048,0.00005539851,0.0029491708,0.021936698],"genre_scores_gemma":[0.98881704,7.885517e-7,0.009897676,0.00018561126,0.000059661863,0.000021337952,0.000034432192,0.000013638633,0.00096983014],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.999545,0.000001997705,0.000110570494,0.00010124072,0.00007759054,0.00016362955],"domain_scores_gemma":[0.99979264,0.000009638388,0.000009877815,0.00013572688,0.000027832835,0.00002429522],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000024853012,0.00007929946,0.00006221074,0.00006928485,0.00003636954,0.000027383092,0.0000807661,0.000034193174,0.0019437318],"category_scores_gemma":[0.0000075773114,0.00007190037,0.000014734327,0.000111817375,0.00003316278,0.00016268331,0.000024944322,0.00003258442,0.0022833182],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059166276,0.000057074187,0.001262211,0.000038816754,0.00009417705,0.000004239777,0.00015594093,0.003537255,0.02242262,0.00406204,0.29507655,0.67322993],"study_design_scores_gemma":[0.0023317086,0.0010269315,0.0032083346,0.000043553315,0.00002808731,0.0000037855903,0.00048283822,0.22391993,0.33474442,0.004324679,0.4289082,0.0009775334],"about_ca_topic_score_codex":0.0000053112926,"about_ca_topic_score_gemma":0.0000057496,"teacher_disagreement_score":0.83064157,"about_ca_system_score_codex":0.000052763644,"about_ca_system_score_gemma":0.0000045549323,"threshold_uncertainty_score":0.9989686},"labels":[],"label_agreement":null},{"id":"W2783520897","doi":"10.22215/etd/2005-10701","title":"Design of CMOS decision feedback equalizer for high speed backplane transceiver","year":2005,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Backplane; Equalizer; Transceiver; CMOS; Computer science; Electrical engineering; Engineering; Electronic engineering; Telecommunications; Computer hardware","score_opus":0.02449377703871837,"score_gpt":0.27945211402169307,"score_spread":0.2549583369829747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2783520897","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03197689,0.0011893227,0.95085,0.000013807389,0.0015275873,0.0014192648,0.00013739754,0.0009272587,0.011958473],"genre_scores_gemma":[0.4986547,0.0031036797,0.46302277,0.000026543941,0.00020820163,0.00013853687,0.001971062,0.00025370286,0.032620832],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989076,0.000005634914,0.00043061218,0.00022166091,0.00019333253,0.00024112983],"domain_scores_gemma":[0.9993744,0.00019595525,0.000076973025,0.0002543849,0.0000731398,0.000025178715],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00007767057,0.00029354214,0.0004100466,0.00015786622,0.000029244145,0.000011099567,0.00027527235,0.000412758,0.00063810416],"category_scores_gemma":[0.000029761091,0.00025860147,0.00008361723,0.00011095957,0.00002051755,0.000098559896,0.000005335814,0.00014924121,0.00004017384],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013179388,0.00017990528,0.0000116202145,0.0017958456,0.0006360553,0.0000055417922,0.00065903424,0.22165896,0.08529522,0.009885617,0.033971064,0.6445832],"study_design_scores_gemma":[0.004629499,0.00062248594,0.0004073108,0.0010494913,0.00042603258,0.0000035689907,0.002275203,0.021219907,0.91747296,0.024787301,0.025100192,0.0020060276],"about_ca_topic_score_codex":0.00000416044,"about_ca_topic_score_gemma":0.00002560898,"teacher_disagreement_score":0.83217776,"about_ca_system_score_codex":0.000052742365,"about_ca_system_score_gemma":0.000013704286,"threshold_uncertainty_score":0.99998665},"labels":[],"label_agreement":null},{"id":"W2788217959","doi":"10.1109/vlsic.2003.1221199","title":"A multiply-by-3 coupled-ring oscillator for low-power frequency synthesis","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Variable-frequency oscillator; Ring oscillator; Vackář oscillator; Swing; Frequency drift; Delay line oscillator; Voltage-controlled oscillator; Electrical engineering; Physics; Voltage; Pierce oscillator; Ring (chemistry); Digitally controlled oscillator; Harmonic oscillator; CMOS; Local oscillator; Power (physics); Optoelectronics; Engineering; Acoustics; Radio frequency; Quantum mechanics; Chemistry","score_opus":0.007259781571574105,"score_gpt":0.21563891242060693,"score_spread":0.2083791308490328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2788217959","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38729724,0.00070116256,0.6002582,0.00016390785,0.0005760664,0.0004901271,0.00005684672,0.0031421615,0.0073142867],"genre_scores_gemma":[0.9446325,0.000085079904,0.054831736,0.00003806115,0.00002210036,0.00018174478,0.0000023418509,0.000037816426,0.00016866621],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999235,0.0000012695403,0.00018014105,0.00017885136,0.00009278278,0.00031199784],"domain_scores_gemma":[0.99961156,0.00007179719,0.000018479484,0.00023402939,0.000024390745,0.00003974084],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000047713336,0.0001633679,0.00015961772,0.000056576202,0.0000697013,0.000020301013,0.00018404673,0.00009863932,0.000093936134],"category_scores_gemma":[0.00013101196,0.00014406553,0.00005567499,0.000097473545,0.000041927568,0.00014498185,0.00003093451,0.00008026613,0.000045022985],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005265188,0.0004195844,0.0024444286,0.00087037036,0.0006881136,0.00002965516,0.00075276085,0.11724596,0.7285383,0.083323635,0.010855365,0.05477921],"study_design_scores_gemma":[0.0024449492,0.0001703481,0.00019978554,0.0002809623,0.00005520252,0.0000093881845,0.0010020446,0.026768498,0.9112234,0.023936551,0.032352835,0.0015560382],"about_ca_topic_score_codex":0.00001019195,"about_ca_topic_score_gemma":0.0000112855605,"teacher_disagreement_score":0.5573352,"about_ca_system_score_codex":0.000116942836,"about_ca_system_score_gemma":0.00000799837,"threshold_uncertainty_score":0.5874822},"labels":[],"label_agreement":null},{"id":"W2789286477","doi":"10.1109/tie.2018.2808907","title":"Frequency-Domain Power Delivery Network Self-Characterization in FPGAs for Improved System Reliability","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Industrial Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Ontario Centres of Excellence; Intel Corporation","keywords":"Reliability (semiconductor); Field-programmable gate array; Frequency domain; Computer science; Characterization (materials science); Reliability engineering; Power (physics); Circuit reliability; Embedded system; Electronic engineering; Engineering; Materials science; Nanotechnology; Physics","score_opus":0.010938500250039191,"score_gpt":0.2129853610759082,"score_spread":0.202046860825869,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2789286477","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32353488,0.00004054157,0.6720309,0.0000635419,0.002196848,0.00085581985,0.00009855691,0.0010131375,0.00016573402],"genre_scores_gemma":[0.99418396,0.00008183546,0.0050978223,0.000021555576,0.00026586954,0.00025824827,0.00001917841,0.00004696744,0.00002454285],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986082,0.000035388894,0.00041225692,0.00028615198,0.00009917247,0.0005588303],"domain_scores_gemma":[0.99941707,0.00008145691,0.000062314764,0.0003241214,0.0000737574,0.00004128626],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027231107,0.00022218842,0.0002448609,0.00012298224,0.0001727606,0.000026553676,0.00018771549,0.00041519676,0.000017399296],"category_scores_gemma":[0.000010456671,0.00023381741,0.00007647941,0.000458261,0.00004591626,0.00020641286,0.0000014161648,0.00055458077,0.000009464877],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0024192785,0.0013186802,0.00024170948,0.00039584868,0.0010993723,0.000010131047,0.0010868674,0.508018,0.2682766,0.015193986,0.0017057157,0.20023379],"study_design_scores_gemma":[0.015900925,0.0073085646,0.00012325509,0.0007463122,0.00039487635,0.000029629902,0.0009097896,0.4532216,0.43178332,0.017985707,0.06815034,0.0034457038],"about_ca_topic_score_codex":0.000006647835,"about_ca_topic_score_gemma":0.000086611566,"teacher_disagreement_score":0.6706491,"about_ca_system_score_codex":0.00094791286,"about_ca_system_score_gemma":0.000099059376,"threshold_uncertainty_score":0.9534797},"labels":[],"label_agreement":null},{"id":"W2789921445","doi":"10.1007/s10470-018-1126-4","title":"A 0.5-bit step multi-resolution adjustable-input range reconfigurable noise-shaping TDC using multi-step quantizer gated-ring oscillators","year":2018,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Ring oscillator; CMOS; Integral nonlinearity; Resolution (logic); 500 kHz; Electronic engineering; Time-to-digital converter; Bandwidth (computing); Dynamic range; Voltage; Sampling (signal processing); Electrical engineering; Computer science; Engineering; Detector; Converters; Jitter; Telecommunications","score_opus":0.0617182901552157,"score_gpt":0.2823242057093985,"score_spread":0.22060591555418277,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2789921445","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23293008,0.0054468275,0.75866544,0.000013680122,0.00029971465,0.00030741902,0.000023796902,0.0010599467,0.0012530806],"genre_scores_gemma":[0.9855474,0.00027891656,0.0136444075,0.00007932321,0.00013629564,0.000016790927,0.000019929537,0.00009559563,0.00018132737],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974776,0.000048362974,0.00066288305,0.0006437922,0.00027573717,0.00089161954],"domain_scores_gemma":[0.99896175,0.000048822818,0.00019601539,0.00024891226,0.00039137213,0.00015315373],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00036257188,0.0005333208,0.00053832657,0.0004396628,0.00074928993,0.00032327158,0.00029831842,0.00036962976,0.00008863977],"category_scores_gemma":[0.00008825681,0.00048070168,0.00008355847,0.000889042,0.00033050854,0.0009694581,0.000054725453,0.00062848727,0.000020304069],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006514303,0.00017453716,0.009266878,0.0010700988,0.00039946535,0.00007569159,0.0016552771,0.024712177,0.24945118,0.0003330425,0.00024637638,0.71255016],"study_design_scores_gemma":[0.0011256546,0.00009618407,0.00035516013,0.0012029291,0.00009416953,0.000044887547,0.0020664863,0.97708666,0.015392591,0.000065926724,0.0017641325,0.0007052206],"about_ca_topic_score_codex":0.0003579685,"about_ca_topic_score_gemma":0.00020493184,"teacher_disagreement_score":0.95237446,"about_ca_system_score_codex":0.0002419739,"about_ca_system_score_gemma":0.000086177286,"threshold_uncertainty_score":0.99976444},"labels":[],"label_agreement":null},{"id":"W2791338777","doi":"10.1109/tvlsi.2017.2788882","title":"Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; National Science Foundation","keywords":"Ring oscillator; Spur; Phase-locked loop; dBc; CMOS; Voltage-controlled oscillator; Electrical engineering; Electronic engineering; Control theory (sociology); Engineering; Voltage; Phase noise; Computer science","score_opus":0.010639745173302207,"score_gpt":0.24000237530315538,"score_spread":0.22936263012985317,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2791338777","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07803901,0.00012945762,0.91277283,0.000048714443,0.0054406063,0.0009629499,0.00034444948,0.0012115998,0.0010503744],"genre_scores_gemma":[0.99516755,0.000060443497,0.0018377528,0.000028249642,0.00017553072,0.0005252676,0.000049792667,0.000076915545,0.0020785164],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981512,0.000035935063,0.0006092623,0.00040328462,0.0003042249,0.00049610226],"domain_scores_gemma":[0.9990222,0.0000838234,0.00010878102,0.0004583769,0.00024385797,0.000082978164],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002340778,0.00036051418,0.00035827642,0.00032302566,0.0004117459,0.0001087838,0.00022895276,0.00032797028,0.00012279677],"category_scores_gemma":[0.000013042588,0.0003401436,0.00016222768,0.00042107425,0.00009520596,0.0006041519,0.0000021448711,0.0003217573,0.0001413051],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00066009595,0.0007402773,0.00039583197,0.0006909484,0.001102686,0.000008105482,0.00472331,0.7140101,0.16879113,0.0039748927,0.017696194,0.08720641],"study_design_scores_gemma":[0.001824571,0.0005259063,0.00015437197,0.0006346445,0.00011523596,0.000019741687,0.002191297,0.5248452,0.4344503,0.00038352114,0.033992592,0.0008626484],"about_ca_topic_score_codex":0.000047177342,"about_ca_topic_score_gemma":0.00030907936,"teacher_disagreement_score":0.9171285,"about_ca_system_score_codex":0.00038896306,"about_ca_system_score_gemma":0.000026941902,"threshold_uncertainty_score":0.99990505},"labels":[],"label_agreement":null},{"id":"W2791868503","doi":"10.1109/isscc.2018.8310281","title":"A 0.01mm<sup>2</sup> 4.6-to-5.6GHz sub-sampling type-I frequency synthesizer with −254dB FOM","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; Phase noise; Voltage-controlled oscillator; CMOS; Jitter; Noise (video); Capacitor; Electronic engineering; Ring oscillator; Electrical engineering; Frequency synthesizer; Phase detector; Engineering; Computer science; Voltage; Artificial intelligence","score_opus":0.018780460964222482,"score_gpt":0.24364718189391465,"score_spread":0.22486672092969218,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2791868503","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7499104,0.00027774528,0.2064953,0.00022004497,0.00033468404,0.0003969189,0.000010325237,0.0034324378,0.038922105],"genre_scores_gemma":[0.91902834,0.00005991017,0.079994746,0.00015131437,0.0001616396,0.000039996445,0.0000031809293,0.00006517921,0.00049569056],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99883205,0.0000065557206,0.0002094177,0.00030015202,0.00017888896,0.00047293107],"domain_scores_gemma":[0.9992532,0.000066370456,0.00002130769,0.0004876806,0.00008867614,0.00008275016],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008147873,0.00025300885,0.00021746241,0.00013839907,0.00010851321,0.000041066272,0.0003286246,0.00011497498,0.00037540353],"category_scores_gemma":[0.000092510316,0.00019410744,0.000030505744,0.00042914355,0.00011703704,0.0001904563,0.000082764556,0.0001743998,0.00069273094],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00058114843,0.0006011618,0.029658707,0.00091526227,0.0028466666,0.00023582537,0.006277019,0.17916524,0.19899257,0.09266545,0.05621384,0.4318471],"study_design_scores_gemma":[0.0026640464,0.0032980826,0.002776319,0.0011077616,0.00028902583,0.0001603728,0.0052784006,0.07604264,0.592157,0.032288514,0.27859506,0.0053427713],"about_ca_topic_score_codex":0.000015576643,"about_ca_topic_score_gemma":0.000024159512,"teacher_disagreement_score":0.42650434,"about_ca_system_score_codex":0.00008650631,"about_ca_system_score_gemma":0.00001821639,"threshold_uncertainty_score":0.8903886},"labels":[],"label_agreement":null},{"id":"W2792054835","doi":"10.1109/isscc.2018.8310206","title":"A 4-Lane 1.25-to-28.05Gb/s multi-standard 6pJ/b 40dB transceiver in 14nm FinFET with independent TX/RX rate support","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Muscular Dystrophy Canada","funders":"","keywords":"Transceiver; Computer science; Embedded system; Telecommunications; Wireless","score_opus":0.015368594351052258,"score_gpt":0.2529341386700627,"score_spread":0.23756554431901045,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2792054835","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6184713,0.00010068258,0.34462568,0.0006249958,0.00075883657,0.0011383231,0.00014109505,0.0026528833,0.031486135],"genre_scores_gemma":[0.977994,0.00009472669,0.019218791,0.00021034326,0.00004968704,0.00006355208,0.0000130021135,0.000050800492,0.0023050548],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99860865,0.000012500215,0.00029667263,0.00033393022,0.00022908468,0.00051916164],"domain_scores_gemma":[0.9994276,0.000021050575,0.000026529598,0.00037677021,0.00005822351,0.000089800866],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016596791,0.00028442568,0.00029851493,0.00022332497,0.00004700789,0.0000312724,0.00030452452,0.0001450072,0.000899373],"category_scores_gemma":[0.000022996426,0.0002248553,0.000035933826,0.0003327996,0.00011514454,0.0002047267,0.00005254996,0.0002678801,0.00027063495],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003942327,0.002309287,0.16548274,0.001565547,0.002383308,0.0033467072,0.030071147,0.0936755,0.15950549,0.02505554,0.093542814,0.4191196],"study_design_scores_gemma":[0.0188453,0.005377043,0.083007306,0.000592099,0.00014191945,0.00012314506,0.0043437476,0.014783071,0.30613667,0.0020757506,0.56014675,0.0044271867],"about_ca_topic_score_codex":0.00003335262,"about_ca_topic_score_gemma":0.001448118,"teacher_disagreement_score":0.46660396,"about_ca_system_score_codex":0.00012904988,"about_ca_system_score_gemma":0.00003632102,"threshold_uncertainty_score":0.98475033},"labels":[],"label_agreement":null},{"id":"W2792673958","doi":"10.1109/jssc.2017.2776307","title":"On-Chip Jitter Measurement Using Jitter Injection in a 28 Gb/s PI-Based CDR","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; University of Tokyo; CMC Microsystems","keywords":"Jitter; Chip; Autocorrelation; Physics; Detector; CMOS; Electronic engineering; Computer science; Optics; Optoelectronics; Telecommunications; Mathematics; Engineering","score_opus":0.050779871511718214,"score_gpt":0.28312303127577493,"score_spread":0.23234315976405673,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2792673958","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89182127,0.0000923325,0.10555834,0.00008360297,0.0018914755,0.00013347557,0.0000070798797,0.00010352501,0.00030890855],"genre_scores_gemma":[0.99840057,0.00003666166,0.0008735056,0.00029480213,0.00032719778,0.0000043189407,3.796741e-7,0.0000451788,0.000017387472],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99820566,0.000038005062,0.00065767026,0.00016410141,0.00052354066,0.00041104088],"domain_scores_gemma":[0.99919623,0.000037321213,0.00022467403,0.000217517,0.00025095468,0.00007327981],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052557746,0.00023731738,0.00031824634,0.0005365258,0.00007360358,0.00003613064,0.00024449476,0.00010736154,0.000035641006],"category_scores_gemma":[0.000083724386,0.00021471482,0.00009179474,0.00030408436,0.00009072175,0.00029377447,0.000014227284,0.00047851424,0.000029549547],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018454624,0.00039044497,0.006834391,0.0002455698,0.0003592761,0.00032041656,0.0017574835,0.549157,0.36368838,0.000037906666,0.0057177525,0.071306795],"study_design_scores_gemma":[0.0080787875,0.0029452639,0.0127849905,0.003476531,0.00017444049,0.0004540985,0.0005693487,0.07721977,0.86950576,0.01678386,0.0060913,0.0019158487],"about_ca_topic_score_codex":0.000003801636,"about_ca_topic_score_gemma":0.000015318114,"teacher_disagreement_score":0.5058174,"about_ca_system_score_codex":0.0005670746,"about_ca_system_score_gemma":0.000059563845,"threshold_uncertainty_score":0.87558156},"labels":[],"label_agreement":null},{"id":"W2794648100","doi":"10.1109/lmwc.2018.2813888","title":"Phase Noise of Unsaturated Two-Stage Voltage-Controlled Ring Oscillator Without Tail Current","year":2018,"lang":"en","type":"article","venue":"IEEE Microwave and Wireless Components Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Ring oscillator; Phase noise; Voltage; Current source; CMOS; Topology (electrical circuits); Noise (video); Physics; Swing; Scaling; Electrical engineering; Control theory (sociology); Engineering; Optoelectronics; Mathematics; Computer science; Acoustics","score_opus":0.01936272308489659,"score_gpt":0.26723640298693746,"score_spread":0.24787367990204087,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794648100","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96600634,0.00040431335,0.031609878,0.000053982232,0.001087876,0.00037170938,0.00004305229,0.00032892197,0.000093950264],"genre_scores_gemma":[0.99882346,0.00018069395,0.0006091313,0.00011086504,0.00015052549,0.000025128124,0.000015579884,0.000044949276,0.0000396656],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99861985,0.000023454086,0.0004476736,0.0003122791,0.00018058084,0.0004161658],"domain_scores_gemma":[0.9993673,0.00004268685,0.00013733479,0.00031393688,0.000059558362,0.000079177364],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000103703016,0.0003301106,0.00054763875,0.000196241,0.00011515982,0.000038249644,0.00024425396,0.0000716841,0.0000109093235],"category_scores_gemma":[0.000009068362,0.00029405908,0.000084685234,0.00018149872,0.00034062384,0.00017033184,0.00006829772,0.00024561756,0.00001578129],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023283188,0.00010417626,0.0007830587,0.000097444936,0.00013178296,0.00000851876,0.0001420385,0.00028112065,0.98218536,0.00003877621,0.00045222315,0.015542664],"study_design_scores_gemma":[0.012685035,0.00010409823,0.0001985939,0.00019882711,0.000057675097,0.0000057515795,0.000053165862,0.031022841,0.9514035,0.00002427465,0.0038045594,0.0004417027],"about_ca_topic_score_codex":0.000016004498,"about_ca_topic_score_gemma":0.000006873981,"teacher_disagreement_score":0.032817144,"about_ca_system_score_codex":0.00005429696,"about_ca_system_score_gemma":0.000007025211,"threshold_uncertainty_score":0.9999512},"labels":[],"label_agreement":null},{"id":"W2794677105","doi":"10.1049/iet-cds.2017.0327","title":"Design techniques of all‐digital arithmetic units for time‐mode signal processing","year":2018,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Adder; Arithmetic; Integrator; Computer science; Signal processing; Digital signal processing; Electronic engineering; Computer hardware; Mathematics; Engineering; Telecommunications","score_opus":0.035337065908026516,"score_gpt":0.2713729353711849,"score_spread":0.23603586946315838,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2794677105","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009688983,0.0020124842,0.97987795,0.000012264213,0.00028383874,0.0012025232,0.0000942076,0.0019362932,0.004891478],"genre_scores_gemma":[0.9954951,0.000015318195,0.0038182323,0.000014039461,0.00018290326,0.00018477153,0.000019583296,0.00005918506,0.00021089341],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99871397,0.000017146773,0.0004453331,0.00024298724,0.00021273817,0.00036783915],"domain_scores_gemma":[0.9991458,0.000113268216,0.00014728187,0.00024364582,0.0003051497,0.00004481917],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019947188,0.00023781032,0.00035139892,0.00016286288,0.00007586463,0.000113780756,0.00038730627,0.00016277924,0.0000067385013],"category_scores_gemma":[0.000032802214,0.00021862972,0.000038066963,0.00036087472,0.00013047605,0.00045719085,0.000036223577,0.00009903994,0.000024098512],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029231618,0.00012338783,0.00043041856,0.0040929453,0.0004446927,0.000009542076,0.001486633,0.007761748,0.10954578,0.00091636303,0.004359766,0.8707995],"study_design_scores_gemma":[0.00091090554,0.0013968644,0.000039802897,0.0027834964,0.00020710191,0.000101522266,0.0015155583,0.46167335,0.39338803,0.0027495115,0.13357793,0.0016559367],"about_ca_topic_score_codex":0.000005154664,"about_ca_topic_score_gemma":0.0000017244402,"teacher_disagreement_score":0.9858061,"about_ca_system_score_codex":0.00006548495,"about_ca_system_score_gemma":0.00004086587,"threshold_uncertainty_score":0.89154613},"labels":[],"label_agreement":null},{"id":"W2795113585","doi":"","title":"Quarter-Circle Shaped Plane Cavity Resonator for Skew-Free and Low Jitter Clock Distribution Network","year":2008,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Jitter; Skew; Quarter (Canadian coin); Telecommunications; Plane (geometry); Electrical engineering; Physics; Computer science; Mathematics; Engineering; Geography; Geometry","score_opus":0.0092160102779758,"score_gpt":0.20440775443481976,"score_spread":0.19519174415684395,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2795113585","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.638571,0.0006461529,0.35783902,0.00031664228,0.000382386,0.00036824562,0.00023201143,0.0012113146,0.0004332021],"genre_scores_gemma":[0.9937546,0.00015446574,0.0055700205,0.00005791087,0.00012687514,0.000051590614,0.0000962517,0.000015426407,0.00017285676],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99936193,0.000004030692,0.00013669519,0.00015518973,0.0000724912,0.0002696744],"domain_scores_gemma":[0.9996427,0.000052617,0.000017082797,0.00023560929,0.000016500095,0.000035455298],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000044500182,0.00011368152,0.00013257057,0.000015113801,0.00012207207,0.000010553948,0.00012597482,0.00009834174,0.000020083351],"category_scores_gemma":[0.000026335998,0.000109596396,0.000025508689,0.00006724621,0.000055614077,0.00009816751,0.000049988314,0.00009517598,0.000007663765],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018385149,0.00017431873,0.032997582,0.00045998028,0.00023299469,0.000053307867,0.00030264512,0.0045773485,0.0040128618,0.01490172,0.8636367,0.078466736],"study_design_scores_gemma":[0.007875835,0.00095097104,0.16811089,0.00020701165,0.000100215366,0.00016107119,0.000436006,0.22897157,0.022594202,0.06478311,0.5032242,0.0025849233],"about_ca_topic_score_codex":0.0000056064264,"about_ca_topic_score_gemma":0.000016885078,"teacher_disagreement_score":0.36041245,"about_ca_system_score_codex":0.000034484114,"about_ca_system_score_gemma":0.0000034510103,"threshold_uncertainty_score":0.4469211},"labels":[],"label_agreement":null},{"id":"W2800411699","doi":"10.1007/s10470-018-1203-8","title":"Phase noise model of ring oscillator under reduced supply with application to a time to digital converter","year":2018,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Phase noise; Ring oscillator; Voltage-controlled oscillator; CMOS; Electronic engineering; Voltage; Delay line oscillator; Noise (video); Electrical engineering; Phase-locked loop; Physics; Control theory (sociology); Engineering; Computer science","score_opus":0.011327237925728052,"score_gpt":0.23732203890374948,"score_spread":0.22599480097802144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2800411699","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4183154,0.0000432761,0.5799689,0.000030625135,0.0000067593946,0.00014165993,0.00002443878,0.00015944176,0.0013094561],"genre_scores_gemma":[0.9986863,0.0000027439578,0.0009966658,0.000101933845,0.000023693023,0.000026097468,0.000013577395,0.000025845355,0.00012315824],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992108,0.0000028170027,0.00020483386,0.00024068245,0.0001223541,0.00021855829],"domain_scores_gemma":[0.9995734,0.000010508593,0.000039749026,0.000117926575,0.00017091332,0.000087464876],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004331278,0.0001696246,0.00019690076,0.00015141725,0.00007962903,0.00007369275,0.00012455296,0.00006570682,0.000020246927],"category_scores_gemma":[0.000009056084,0.00013168907,0.000015552938,0.00038006785,0.0000944934,0.00028004358,0.000024452982,0.00009960823,0.000022648223],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000038303508,0.000052527128,0.000061001545,0.00004931636,0.000039662355,9.41408e-7,0.0004049357,0.011317405,0.5119235,0.0001454165,0.00012151189,0.4758455],"study_design_scores_gemma":[0.00067001727,0.0005641894,0.000028315568,0.00028930826,0.000030954823,0.0000079789015,0.00042543636,0.86815447,0.12807,0.0010406993,0.0003644895,0.00035416707],"about_ca_topic_score_codex":0.000004433827,"about_ca_topic_score_gemma":0.0000025369561,"teacher_disagreement_score":0.85683703,"about_ca_system_score_codex":0.000041156312,"about_ca_system_score_gemma":0.000035192188,"threshold_uncertainty_score":0.5370124},"labels":[],"label_agreement":null},{"id":"W2800495166","doi":"10.1109/tvlsi.2018.2828301","title":"Cascade and <i>LC</i> Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Electronic engineering; Cascade; CMOS; Filter (signal processing); Reduction (mathematics); Computer science; Clock rate; Engineering; Control theory (sociology); Electrical engineering; Mathematics","score_opus":0.013960413531695606,"score_gpt":0.2552663410359217,"score_spread":0.2413059275042261,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2800495166","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032421894,0.00021086448,0.9644603,0.00003059914,0.00068331213,0.00039620197,0.00028092368,0.0008944215,0.00062144286],"genre_scores_gemma":[0.9950589,0.000032408734,0.00412447,0.00005727541,0.00014860269,0.00010269445,0.000027394082,0.000061543404,0.00038669672],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985412,0.00005658128,0.00043943422,0.00034260584,0.00025133512,0.00036884844],"domain_scores_gemma":[0.99933964,0.000059819402,0.00008312218,0.00028039754,0.00015572071,0.00008129769],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013990312,0.000302679,0.00027935364,0.00028492216,0.00052548316,0.00015276542,0.0001457738,0.00024557768,0.00010483989],"category_scores_gemma":[0.0000052212126,0.00028383126,0.00006907574,0.00038984,0.00015252182,0.0004909431,0.000002163143,0.00029908077,0.000049180882],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008476083,0.000356852,0.000056256158,0.00042459194,0.00017487607,0.000011192205,0.0015471951,0.842132,0.09838948,0.000115888965,0.0017163107,0.054990657],"study_design_scores_gemma":[0.00039285308,0.00011223605,0.000005687096,0.00038156935,0.000061260645,0.000027566208,0.00055992045,0.9086802,0.087448984,0.000030355119,0.0019899318,0.00030941048],"about_ca_topic_score_codex":0.000049125512,"about_ca_topic_score_gemma":0.00017263093,"teacher_disagreement_score":0.962637,"about_ca_system_score_codex":0.00022134694,"about_ca_system_score_gemma":0.00005050307,"threshold_uncertainty_score":0.9999614},"labels":[],"label_agreement":null},{"id":"W2801043856","doi":"10.1109/iscas.2018.8351007","title":"Frequency Synthesis Based on A Novel Differential Locking Mechanism","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Phase-locked loop; Voltage-controlled oscillator; Computer science; Electronic engineering; SIGNAL (programming language); Lock (firearm); Frequency divider; Clock rate; Automatic frequency control; Phase frequency detector; Electrical engineering; Engineering; CMOS; Jitter; Telecommunications; Capacitor","score_opus":0.01533618507745073,"score_gpt":0.2206654463489592,"score_spread":0.20532926127150847,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2801043856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.046182457,0.000005328359,0.928062,0.000048064092,0.00046779652,0.00007052417,0.000007032169,0.0013639415,0.023792822],"genre_scores_gemma":[0.97282046,0.0000032844325,0.0268892,0.00006114507,0.00008490707,0.000027824246,0.0000010028037,0.000022048349,0.00009013463],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99943614,0.0000025922375,0.00010656278,0.00013843957,0.00011169784,0.00020457826],"domain_scores_gemma":[0.99966115,0.000046806723,0.000012643195,0.00024082248,0.000016405218,0.000022187556],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000025579351,0.00012682161,0.000101579564,0.00008829404,0.00006199802,0.000016192153,0.00016660546,0.00007329744,0.00071162754],"category_scores_gemma":[0.000047267193,0.00010423848,0.00003071014,0.00008951175,0.000040379742,0.000051404182,0.000026648959,0.00008232413,0.00009173972],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018548548,0.00022432255,0.00032456795,0.00008653325,0.000116620824,0.0000094242305,0.000084764484,0.0021004207,0.67377925,0.24674957,0.0009981308,0.07550789],"study_design_scores_gemma":[0.00021233097,0.000078528494,0.00011972029,0.0000578087,0.000013490781,9.189114e-7,0.000047117752,0.18497163,0.8058376,0.007920124,0.00048627533,0.00025451358],"about_ca_topic_score_codex":0.0000037171342,"about_ca_topic_score_gemma":0.0000061514393,"teacher_disagreement_score":0.926638,"about_ca_system_score_codex":0.000041111853,"about_ca_system_score_gemma":0.0000036225347,"threshold_uncertainty_score":0.77918226},"labels":[],"label_agreement":null},{"id":"W2883155983","doi":"10.1109/tvlsi.2018.2850806","title":"A 100-MS/s–5-GS/s, 13–5-bit Nyquist-Rate Reconfigurable Time-Domain ADC","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Flash ADC; Nyquist rate; CMOS; Nyquist–Shannon sampling theorem; Linearity; Effective number of bits; Successive approximation ADC; Reconfigurability; Nyquist frequency; Sampling (signal processing); Computer science; Electronic engineering; 4-bit; Comparator; Detector; Electrical engineering; Bandwidth (computing); Voltage; Engineering; Telecommunications","score_opus":0.011001770766829915,"score_gpt":0.22852805799767406,"score_spread":0.21752628723084413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2883155983","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049953774,0.00026262266,0.9200849,0.00010239927,0.0056128004,0.00075056055,0.00035238164,0.0021405625,0.020739991],"genre_scores_gemma":[0.9844415,0.00018844835,0.0011034614,0.00007219993,0.00031945948,0.00036297928,0.00004120275,0.00009703887,0.013373713],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976554,0.000117733434,0.00073175476,0.000520088,0.00033832216,0.00063671265],"domain_scores_gemma":[0.99869597,0.000108751796,0.00012589844,0.0007335084,0.00021010842,0.00012577607],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00046413764,0.00046519877,0.0004800288,0.00039089198,0.00046099347,0.000175151,0.00038101678,0.00037458047,0.00092168234],"category_scores_gemma":[0.000016002085,0.0004346557,0.00018329633,0.00057354977,0.00015990163,0.0006278622,0.0000023857754,0.0005443907,0.0020659121],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010566369,0.0025090033,0.00019954327,0.0013058454,0.002236009,0.00011056277,0.008515742,0.21680567,0.47741032,0.003873215,0.16361214,0.12236531],"study_design_scores_gemma":[0.0024192638,0.0010138329,0.00007131351,0.0011439065,0.0001522617,0.00010334039,0.0038901384,0.2672816,0.458129,0.0009481605,0.26300964,0.0018375518],"about_ca_topic_score_codex":0.000112857844,"about_ca_topic_score_gemma":0.00060575735,"teacher_disagreement_score":0.9344877,"about_ca_system_score_codex":0.0003576974,"about_ca_system_score_gemma":0.000037669848,"threshold_uncertainty_score":0.9999916},"labels":[],"label_agreement":null},{"id":"W2885350572","doi":"10.1109/tcsi.2018.2858197","title":"A Compact, Voltage-Mode Type-I PLL With Gain-Boosted Saturated PFD and Synchronous Peak Tracking Loop Filter","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; University of British Columbia; CMC Microsystems; Intel Corporation","keywords":"Phase-locked loop; Voltage-controlled oscillator; CMOS; Control theory (sociology); dBc; Charge pump; Electronic engineering; Phase noise; Phase detector; Phase frequency detector; Topology (electrical circuits); PLL multibit; Engineering; Voltage; Physics; Computer science; Electrical engineering","score_opus":0.01623974363499811,"score_gpt":0.2313638608685638,"score_spread":0.2151241172335657,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2885350572","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.764236,0.0018406981,0.22527386,0.00007088537,0.0013360715,0.00091445795,0.000092871946,0.0013950124,0.004840175],"genre_scores_gemma":[0.9988847,0.00021223798,0.000049716797,0.000031960204,0.00005549073,0.00001886713,0.000004689312,0.000052038282,0.0006902997],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99889445,0.000026651858,0.00024225903,0.00032273357,0.00017782292,0.00033609374],"domain_scores_gemma":[0.9994027,0.000051814757,0.000048075926,0.0003031862,0.00007745635,0.00011674382],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000080252794,0.00028788185,0.00031879687,0.00014864393,0.00027054915,0.00010264489,0.00010490019,0.00015837607,0.000024248988],"category_scores_gemma":[0.000005185322,0.00023141385,0.000033090484,0.00024104642,0.00024729315,0.00016588692,0.0000012110601,0.00024293967,0.000009674707],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018883511,0.0002069171,0.0002660259,0.0011396513,0.0014926891,0.00012814492,0.0035033007,0.10683574,0.61271614,0.00047877568,0.0009270861,0.2721167],"study_design_scores_gemma":[0.014933324,0.008332095,0.0054592416,0.0071664522,0.0015850746,0.0037730488,0.024468467,0.47975105,0.36994785,0.00024907565,0.0762276,0.0081067495],"about_ca_topic_score_codex":0.000039033275,"about_ca_topic_score_gemma":0.00006799327,"teacher_disagreement_score":0.3729153,"about_ca_system_score_codex":0.00007770125,"about_ca_system_score_gemma":0.000019972946,"threshold_uncertainty_score":0.9436783},"labels":[],"label_agreement":null},{"id":"W2886804079","doi":"10.1109/rfic.2018.8429000","title":"A Methodology for Accurate DFE Characterization","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Infinite impulse response; Computer science; Electronic engineering; Waveform; CMOS; Impulse (physics); Electronic circuit; Engineering; Digital filter; Electrical engineering; Telecommunications; Bandwidth (computing)","score_opus":0.0999558776948803,"score_gpt":0.3402704323378946,"score_spread":0.24031455464301432,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2886804079","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03929113,0.000008405692,0.9568985,0.00007549641,0.00042180732,0.000097312055,0.000005905979,0.0007057581,0.0024956951],"genre_scores_gemma":[0.7041626,0.000058257458,0.29373226,0.0001706827,0.00020000308,0.000089665016,0.000029068999,0.000020217443,0.0015372223],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997372,0.0000038182347,0.00007163931,0.000063308355,0.000017388546,0.00010663035],"domain_scores_gemma":[0.9998356,0.000036288726,0.000009934978,0.000086840635,0.000023322948,0.000007979045],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000055134326,0.00004813037,0.00006123124,0.00003137359,0.000027099484,0.0000056051394,0.000066417226,0.00004364702,0.0000846205],"category_scores_gemma":[0.00005448477,0.000040336407,0.00001143107,0.000054603235,0.000030020417,0.000077953024,0.000015389056,0.00002203391,0.000030719348],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001818331,0.000009348257,0.00012655018,0.00003843641,0.00004356905,3.2468566e-7,0.00012787567,0.00008421302,0.602088,0.040006414,0.0020897924,0.3553673],"study_design_scores_gemma":[0.00028834303,0.00014308207,0.0007733298,0.000006113234,0.000009234134,0.0000023302878,0.00008815423,0.034420975,0.6319778,0.013814027,0.31828305,0.00019355136],"about_ca_topic_score_codex":2.5673782e-7,"about_ca_topic_score_gemma":0.0000015184371,"teacher_disagreement_score":0.6648715,"about_ca_system_score_codex":0.000008591699,"about_ca_system_score_gemma":0.000001450307,"threshold_uncertainty_score":0.1644871},"labels":[],"label_agreement":null},{"id":"W2886840572","doi":"10.1007/s10470-018-1304-4","title":"Effect of PVT variations on differential-time signaling data link architecture","year":2018,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; University of Calgary","keywords":"Voltage; Transmission (telecommunications); CMOS; Process corners; Link (geometry); Electronic engineering; Computer science; Serial communication; Calibration; Electrical engineering; Engineering; Telecommunications; Mathematics; Computer network; Statistics","score_opus":0.013978604049244536,"score_gpt":0.2538041147506293,"score_spread":0.23982551070138478,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2886840572","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31916007,0.0009235596,0.6749259,0.000058841273,0.00015873562,0.000277822,0.00014966137,0.00071237434,0.0036330016],"genre_scores_gemma":[0.99917823,0.000029623143,0.00042629385,0.00002341036,0.00014200981,0.000006686335,0.00012610584,0.000027784066,0.000039841252],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99897784,0.000040303075,0.0002739577,0.00030251857,0.00015735308,0.000248029],"domain_scores_gemma":[0.99936676,0.00015037901,0.00007801296,0.00027772682,0.000081759856,0.000045364348],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019100751,0.00023353394,0.00029729874,0.00018277047,0.00017768462,0.00006629417,0.00034585796,0.00011615763,0.00010714166],"category_scores_gemma":[0.00007672972,0.00016929809,0.000028812306,0.0003466343,0.00017783111,0.00017264044,0.000064253356,0.00032314582,0.000009338831],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018405519,0.000017941591,0.0000984525,0.00017089111,0.00008956337,0.0000032166736,0.00014755418,0.0011860407,0.12068136,0.0001864886,0.00010390327,0.8772962],"study_design_scores_gemma":[0.0011336675,0.0018688833,0.00020878538,0.0016086074,0.00033137362,0.000023287375,0.00013195787,0.6004333,0.38598228,0.0055341744,0.0018999845,0.0008436942],"about_ca_topic_score_codex":0.000008432813,"about_ca_topic_score_gemma":0.0000030521435,"teacher_disagreement_score":0.8764525,"about_ca_system_score_codex":0.00001962311,"about_ca_system_score_gemma":0.000020779366,"threshold_uncertainty_score":0.6903776},"labels":[],"label_agreement":null},{"id":"W2899996489","doi":"10.1109/jssc.2018.2874013","title":"A Type-I Sub-Sampling PLL With a &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$100\\times100\\,\\,\\mu\\text{m}^{2}$ &lt;/tex-math&gt; &lt;/inline-formula&gt; Footprint and −255-dB FOM","year":2018,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; Indian Institute of Technology Madras; CMC Microsystems; Intel Corporation","keywords":"Voltage-controlled oscillator; Phase-locked loop; Figure of merit; Phase noise; CMOS; Jitter; dBc; Physics; Electrical engineering; Loop (graph theory); Electronic engineering; Voltage; Mathematics; Engineering; Optoelectronics","score_opus":0.023567247137077665,"score_gpt":0.2703665669631488,"score_spread":0.24679931982607115,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2899996489","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9173028,0.002859087,0.07471073,0.00023734565,0.0020778673,0.0008255951,0.00016614543,0.00076512026,0.0010553268],"genre_scores_gemma":[0.98532975,0.003882302,0.0087151965,0.00019578273,0.0010138168,0.000044039407,0.00003397044,0.00033314642,0.00045200853],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9934158,0.00007611093,0.0023844102,0.00093170773,0.0013992777,0.0017927119],"domain_scores_gemma":[0.9951972,0.0003588683,0.0012513644,0.001050612,0.0015171655,0.000624836],"candidate_categories":["metaepi_narrow"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0010833367,0.0013121055,0.001656223,0.0010425037,0.0005868364,0.0003504814,0.0011973463,0.0005700465,0.000040459825],"category_scores_gemma":[0.0003129368,0.0011168229,0.0003591572,0.0012311018,0.00058740797,0.0013850399,0.00026271914,0.0013320636,0.00019718228],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000991598,0.0010849359,0.001754918,0.0016037772,0.0035280462,0.0012760562,0.007121603,0.13670275,0.6008462,0.010441115,0.0029620335,0.23168701],"study_design_scores_gemma":[0.02542836,0.010881023,0.013033107,0.0081896605,0.0023906676,0.007791841,0.0015655922,0.26624596,0.3755963,0.028606618,0.24949373,0.010777133],"about_ca_topic_score_codex":0.0000072112134,"about_ca_topic_score_gemma":0.00011814796,"teacher_disagreement_score":0.2465317,"about_ca_system_score_codex":0.00060777745,"about_ca_system_score_gemma":0.00036512903,"threshold_uncertainty_score":0.99996305},"labels":[],"label_agreement":null},{"id":"W2907011618","doi":"10.1109/icam.2018.8596522","title":"Architectures and Design Techniques of Digital Time Interpolators","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science","score_opus":0.008345062534334806,"score_gpt":0.22330640909139182,"score_spread":0.214961346557057,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2907011618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22448951,0.00014946674,0.7332788,0.000026953068,0.000053312582,0.00015525825,0.000006682007,0.0019322254,0.039907783],"genre_scores_gemma":[0.9564435,0.00000864397,0.043314364,0.0000056404315,0.000013253079,0.0000032168257,2.9358606e-7,0.0000075568373,0.00020351836],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9997739,0.0000013927191,0.00007064273,0.000052689982,0.0000302179,0.00007115926],"domain_scores_gemma":[0.99987483,0.000016341126,0.000008108541,0.00008175675,0.000008817146,0.000010121944],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018407603,0.00005702358,0.00006592807,0.00005439658,0.000010144402,0.000008401253,0.00006627271,0.000030025793,0.00003132308],"category_scores_gemma":[0.000016453336,0.00004307163,0.000008538795,0.000043655335,0.00013495938,0.000044214426,0.00004243611,0.000033640117,0.0000071544932],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024298944,0.000023730508,0.0015298455,0.000051876057,0.000085190244,0.0000016610212,0.00030245518,0.00008986267,0.08236914,0.0022255569,0.0056232414,0.9076731],"study_design_scores_gemma":[0.000047738056,0.00021199489,0.00008989292,0.00002294712,0.000003532637,0.000005268705,0.00003923123,0.0042758062,0.9746597,0.016370915,0.004154896,0.00011810975],"about_ca_topic_score_codex":4.2681333e-7,"about_ca_topic_score_gemma":1.7339939e-7,"teacher_disagreement_score":0.90755504,"about_ca_system_score_codex":0.000004704668,"about_ca_system_score_gemma":0.0000010742368,"threshold_uncertainty_score":0.17564102},"labels":[],"label_agreement":null},{"id":"W2907077102","doi":"10.1109/newcas.2018.8585621","title":"Power-Silicon Efficient All-Digital △Σ TDC with Differential Gated Delay Line Time Integrator","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Electronic engineering; CMOS; Time delay and integration; Flicker noise; Figure of merit; Time-to-digital converter; Jitter; Line (geometry); Computer science; Engineering; Electrical engineering; Noise figure; Voltage; Amplifier; Clock signal","score_opus":0.005790742031171907,"score_gpt":0.2122217127715662,"score_spread":0.2064309707403943,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2907077102","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92213976,0.0000274017,0.063577086,0.000030364132,0.0001917079,0.00013394684,0.000014576798,0.001987514,0.011897611],"genre_scores_gemma":[0.99749565,0.0000050809895,0.00081940147,0.000021678263,0.000046725978,0.0000073046704,0.000025123209,0.00003087146,0.0015481433],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99923253,0.0000032274083,0.00016039482,0.00018531928,0.00013323568,0.00028528346],"domain_scores_gemma":[0.99964076,0.000017983606,0.000019368803,0.00021295888,0.000057948255,0.000050999097],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018706905,0.00019820785,0.00015410031,0.000070797214,0.00004298872,0.00005197395,0.00017673339,0.00008575521,0.0007106154],"category_scores_gemma":[0.000021036018,0.00013054808,0.000028531727,0.00015004336,0.00013456782,0.000092224946,0.00006631783,0.0001521271,0.00046560512],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012343661,0.002288568,0.0056738243,0.0002128647,0.0031398248,0.00023269697,0.0024602667,0.054470878,0.67481184,0.012256053,0.04456499,0.19865383],"study_design_scores_gemma":[0.0021070323,0.0024584583,0.0002838764,0.00010464568,0.00005674748,0.000043786098,0.00053003756,0.2968408,0.61796755,0.00019723401,0.07817358,0.0012362389],"about_ca_topic_score_codex":0.000001381052,"about_ca_topic_score_gemma":0.000003405367,"teacher_disagreement_score":0.24236992,"about_ca_system_score_codex":0.00004468276,"about_ca_system_score_gemma":0.0000057518714,"threshold_uncertainty_score":0.7780741},"labels":[],"label_agreement":null},{"id":"W2908000819","doi":"10.1109/icam.2018.8596506","title":"All-Digital Delta-Sigma TDC with Differential Multipath Pre-Skewed Gated Delay Line Time Integrator","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Integrator; Time-to-digital converter; Electronic engineering; CMOS; Time delay and integration; Delta-sigma modulation; Computer science; Electrical engineering; Jitter; Engineering; Voltage; Clock signal","score_opus":0.009090772198460354,"score_gpt":0.22614108215790554,"score_spread":0.2170503099594452,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2908000819","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7050236,0.000029606672,0.28810313,0.000027141998,0.00018909767,0.00022665203,0.000042999472,0.0028847794,0.0034729978],"genre_scores_gemma":[0.9895818,0.000017746324,0.008011123,0.00003010756,0.00011246461,0.000023469227,0.00009399525,0.00005204127,0.0020772426],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989817,0.0000060715797,0.00022885542,0.000250504,0.00016120425,0.00037165216],"domain_scores_gemma":[0.9994892,0.000030362178,0.000032754375,0.00028636144,0.00009005967,0.00007128629],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000025702626,0.0002782686,0.00022017931,0.000084386375,0.000061860286,0.00007029449,0.0002555955,0.00013241162,0.0004638009],"category_scores_gemma":[0.000046609926,0.00018698088,0.000039265247,0.00017293554,0.0001547308,0.0002737209,0.00009362354,0.00021512488,0.00019319073],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0025537245,0.0019659805,0.012334655,0.00035626456,0.0047207256,0.00028325908,0.0031897689,0.024694506,0.26329476,0.0035376577,0.051096585,0.6319721],"study_design_scores_gemma":[0.0029311082,0.0016967324,0.0004958994,0.00012258923,0.000101805075,0.000036787125,0.0003050032,0.63424575,0.29758722,0.00042517783,0.06072571,0.0013262038],"about_ca_topic_score_codex":0.000009506353,"about_ca_topic_score_gemma":0.000026154543,"teacher_disagreement_score":0.6306459,"about_ca_system_score_codex":0.000049926242,"about_ca_system_score_gemma":0.000009062549,"threshold_uncertainty_score":0.76248586},"labels":[],"label_agreement":null},{"id":"W2908301376","doi":"10.1109/asscc.2018.8579307","title":"A Bimodal (NRZ/PAM-4) ISI Tolerant Timing Recovery with Adaptive DDJ Equalization","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Jitter; Baud; Intersymbol interference; Computer science; Latency (audio); CMOS; Power consumption; Data recovery; Bandwidth (computing); Electronic engineering; Low latency (capital markets); Real-time computing; Power (physics); Computer hardware; Decoding methods; Algorithm; Computer network; Telecommunications; Engineering; Physics","score_opus":0.02221428719429696,"score_gpt":0.2340699578492728,"score_spread":0.21185567065497582,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2908301376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07719822,0.000078695266,0.8833994,0.00004343065,0.00026835763,0.0001371739,0.0000046038817,0.001199326,0.03767077],"genre_scores_gemma":[0.9579999,0.00004065498,0.04091757,0.000071196126,0.000092091934,0.000019256016,0.000005056462,0.0000270209,0.000827293],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993923,0.0000051476823,0.00013061473,0.00015186056,0.00011083764,0.00020924969],"domain_scores_gemma":[0.9997074,0.000022239397,0.000022948285,0.00017852955,0.000046520014,0.000022384696],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004350691,0.00012882009,0.0001143841,0.000079123216,0.000068388144,0.000021653828,0.00010741452,0.00006475877,0.000159742],"category_scores_gemma":[0.000014527753,0.00009840153,0.00001702418,0.00019102352,0.00006830311,0.0002413486,0.000038585735,0.000075707234,0.000074568714],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006267821,0.00020574481,0.002078554,0.00020478612,0.0007400248,0.000060146718,0.0026687058,0.1851585,0.025904661,0.09320582,0.016327012,0.67281926],"study_design_scores_gemma":[0.0020139266,0.0027120365,0.00073203567,0.0004276582,0.000084941654,0.000040642495,0.004139619,0.66855824,0.25153843,0.016250366,0.051701404,0.0018007259],"about_ca_topic_score_codex":0.000010820112,"about_ca_topic_score_gemma":0.000034747987,"teacher_disagreement_score":0.8808016,"about_ca_system_score_codex":0.000055332548,"about_ca_system_score_gemma":0.000008404308,"threshold_uncertainty_score":0.4012698},"labels":[],"label_agreement":null},{"id":"W2910072245","doi":"10.22215/etd/2010-09626","title":"All-digital clock and data recovery architectures","year":2010,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"University of Ottawa","keywords":"Humanities; Art; Auteur theory; Political science; Art history","score_opus":0.016801014039194772,"score_gpt":0.2774023785253294,"score_spread":0.26060136448613463,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2910072245","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7678059,0.005498626,0.0033511503,0.000075002994,0.004239623,0.00049673073,0.0009786006,0.0040570023,0.2134974],"genre_scores_gemma":[0.8645908,0.00626734,0.037844118,0.00015768362,0.0006398355,0.00007963447,0.030779611,0.00034865426,0.059292324],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993922,0.0000010333246,0.00013169873,0.00024273289,0.00008395228,0.00014837777],"domain_scores_gemma":[0.9993651,0.00003133153,0.000023741799,0.00054722675,0.000009337185,0.000023293429],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000021154043,0.00018670294,0.00014719594,0.000082152976,0.00002337345,0.00007371564,0.00039824648,0.0002779333,0.000050532446],"category_scores_gemma":[0.00006406488,0.0001579481,0.000016010483,0.000035980087,0.000021768674,0.00012631329,0.000096344906,0.0004365573,0.000015803702],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002099591,0.000013118966,0.00008982708,0.00026187277,0.00018674969,0.0000069821717,0.000081804144,0.00031228625,0.0010908137,0.0005495475,0.015981963,0.98140407],"study_design_scores_gemma":[0.00037680852,0.00008086162,0.0015194685,0.00015813077,0.00010051882,0.00002566593,0.0011064355,0.004141674,0.009629942,0.023378247,0.9580868,0.0013954813],"about_ca_topic_score_codex":0.0000046216264,"about_ca_topic_score_gemma":0.00018443003,"teacher_disagreement_score":0.98000854,"about_ca_system_score_codex":0.0000068686986,"about_ca_system_score_gemma":0.000006134024,"threshold_uncertainty_score":0.6440937},"labels":[],"label_agreement":null},{"id":"W2910237933","doi":"10.22215/etd/2014-10478","title":"Linearity Improvement in Vernier Delay Chain Based Time Difference Amplifiers","year":2014,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Linearity; Amplifier; Electronic engineering; Current sense amplifier; Vernier scale; Computer science; Picosecond; Ranging; Differential amplifier; Voltage; Electrical engineering; Engineering; Operational amplifier; CMOS; Physics; Telecommunications; Optics","score_opus":0.006887831368794379,"score_gpt":0.22747105540431276,"score_spread":0.2205832240355184,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2910237933","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.81288886,0.00041304715,0.13110921,0.000041476487,0.0023313144,0.0012336328,0.000071382055,0.0028878138,0.049023252],"genre_scores_gemma":[0.96771663,0.00011804831,0.0039587365,0.00010042291,0.00006394339,0.00022772177,0.001036296,0.000089128254,0.026689073],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989731,0.000007574627,0.00028866075,0.00026461048,0.00017190757,0.00029419153],"domain_scores_gemma":[0.9995238,0.000041158848,0.000049630802,0.00032561953,0.000025558653,0.000034185156],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000087919994,0.0002883077,0.00029434383,0.00018384884,0.000028571487,0.000022115135,0.0002697608,0.00034221692,0.00024093503],"category_scores_gemma":[0.00004426847,0.0002649696,0.00005091353,0.00013118408,0.000019539202,0.000036357636,0.00002115844,0.00040938615,0.000090478585],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019739606,0.0003652339,0.002411356,0.0024355226,0.0002894613,0.000038054914,0.0004611822,0.04764577,0.05853721,0.003552619,0.006116145,0.8779501],"study_design_scores_gemma":[0.00289902,0.00053709024,0.009626691,0.0009252628,0.00010783588,8.250926e-7,0.00082308886,0.80901384,0.1327643,0.0064936015,0.033345938,0.0034625025],"about_ca_topic_score_codex":0.000037724734,"about_ca_topic_score_gemma":0.00023195767,"teacher_disagreement_score":0.8744875,"about_ca_system_score_codex":0.00014114083,"about_ca_system_score_gemma":0.000019125597,"threshold_uncertainty_score":0.9999803},"labels":[],"label_agreement":null},{"id":"W2911996929","doi":"10.1007/s10470-019-01409-x","title":"Injection signaling in relaxation oscillators","year":2019,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"","keywords":"Relaxation oscillator; Injection locking; Harmonic oscillator; Relaxation (psychology); Harmonic; Lock (firearm); CMOS; Phase noise; Control theory (sociology); Noise (video); Phase (matter); Physics; Voltage; Electronic engineering; Voltage-controlled oscillator; Computer science; Acoustics; Optoelectronics; Engineering; Quantum mechanics","score_opus":0.008944340392390712,"score_gpt":0.2139606515737094,"score_spread":0.2050163111813187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2911996929","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9719347,0.0012065971,0.022432689,0.000009888585,0.00010484444,0.00011742359,0.0000017283024,0.0003514421,0.0038406928],"genre_scores_gemma":[0.9996104,0.00008353394,0.00015077717,0.000027689743,0.00001932302,0.000007857691,0.000009601732,0.000018520359,0.00007228548],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999244,0.000011507746,0.00023008384,0.00019884511,0.000105671985,0.00020993415],"domain_scores_gemma":[0.9997926,0.00002292481,0.00004687027,0.00006615665,0.000045371493,0.000026091624],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012888927,0.00014401808,0.00016153112,0.00023847283,0.000061966784,0.000059852086,0.00007219592,0.00012568127,0.000041395306],"category_scores_gemma":[0.000015065221,0.00012640709,0.000018109988,0.0004994264,0.000033798256,0.00036847315,0.000011561175,0.00028656356,0.000010809118],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000067604956,0.00001974155,0.049668986,0.00018271054,0.000024283303,0.0000072326256,0.0005578653,0.0623769,0.07710895,0.0008261244,0.000036069305,0.8091844],"study_design_scores_gemma":[0.001905439,0.00054761756,0.015738122,0.002071813,0.00005896102,0.000080225116,0.010404915,0.87801373,0.061168585,0.024618369,0.0036524106,0.0017397861],"about_ca_topic_score_codex":0.00002256419,"about_ca_topic_score_gemma":0.0000179303,"teacher_disagreement_score":0.8156369,"about_ca_system_score_codex":0.00007979982,"about_ca_system_score_gemma":0.00001885398,"threshold_uncertainty_score":0.5154732},"labels":[],"label_agreement":null},{"id":"W2913917087","doi":"10.1109/mwscas.2018.8624018","title":"On a Class of Quadrature Phase Oscillators using Differential pairs","year":2018,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Quadrature (astronomy); Bipolar junction transistor; Differential (mechanical device); Class (philosophy); Voltage; Node (physics); Control theory (sociology); Topology (electrical circuits); Electronic circuit; Transistor; Computer science; Phase (matter); Electronic engineering; Mathematics; Physics; Engineering; Combinatorics; Quantum mechanics","score_opus":0.017562520491519323,"score_gpt":0.2804518487977855,"score_spread":0.2628893283062662,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2913917087","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9411078,0.000023419905,0.05280487,0.000008091365,0.00047150892,0.00005563975,0.0000072581406,0.000406398,0.0051150233],"genre_scores_gemma":[0.9973793,0.000007774959,0.0024423879,0.000011257912,0.00005629847,0.0000015014364,0.000001379541,0.0000128208985,0.00008727991],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995642,0.000003271269,0.00011538917,0.00009066804,0.00008943985,0.00013705285],"domain_scores_gemma":[0.999758,0.000014241691,0.000018890101,0.00017130411,0.000019225292,0.00001831075],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000015541555,0.0000960722,0.00011060833,0.0000686189,0.000031068474,0.000006064518,0.000094418516,0.000079651116,0.00020367974],"category_scores_gemma":[0.000016822847,0.000074238116,0.000029306535,0.00011609583,0.000086479944,0.00004732158,0.000027218799,0.00008349456,0.000009165333],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024562507,0.0007377548,0.00086507737,0.00026932862,0.00041102144,0.000017815257,0.0006893339,0.009465101,0.75377613,0.12525406,0.016572284,0.091696456],"study_design_scores_gemma":[0.0020537295,0.0010381581,0.00010025538,0.00013103404,0.000039933286,0.0000053121034,0.0005222547,0.19868559,0.779371,0.0076451655,0.0098619675,0.0005455495],"about_ca_topic_score_codex":0.000001998901,"about_ca_topic_score_gemma":0.000003277285,"teacher_disagreement_score":0.18922049,"about_ca_system_score_codex":0.000024949897,"about_ca_system_score_gemma":0.0000032719265,"threshold_uncertainty_score":0.30273426},"labels":[],"label_agreement":null},{"id":"W2914744205","doi":"10.1109/tvlsi.2019.2894104","title":"Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Synchronization (alternating current); Clock synchronization; Computer science; Electronic engineering; Propagation delay; Embedded system; Electrical engineering; Engineering; Topology (electrical circuits)","score_opus":0.0061850912738138746,"score_gpt":0.22031280464984265,"score_spread":0.2141277133760288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2914744205","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11783742,0.00025631575,0.87507766,0.000048639602,0.0029818,0.0018624066,0.0004373249,0.0009189501,0.0005795018],"genre_scores_gemma":[0.9965276,0.00008147841,0.0008647683,0.000040694627,0.00013449782,0.0006101616,0.000093412455,0.00006987,0.0015775289],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99833846,0.000050898703,0.00058194785,0.00036645262,0.00027369265,0.0003885376],"domain_scores_gemma":[0.9989551,0.000282157,0.00010791604,0.00036412865,0.0002302714,0.00006047063],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016884877,0.00036290285,0.00051558565,0.0003217078,0.00019119594,0.00013133799,0.00017488432,0.0002537782,0.000037582286],"category_scores_gemma":[0.00002524376,0.00030522296,0.00022557331,0.00026909917,0.000047199657,0.00028747076,0.000001779084,0.00030226182,0.000089231224],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043274247,0.00017468062,0.00006403672,0.00018564033,0.00029852288,0.0000030176732,0.00047149585,0.9732674,0.009391703,0.00046403855,0.0004887153,0.014758009],"study_design_scores_gemma":[0.004730686,0.0004754435,0.00003141756,0.00047674676,0.000108574546,0.000034773806,0.001932861,0.9187798,0.06916011,0.00019492692,0.0034491634,0.0006254892],"about_ca_topic_score_codex":0.000012303216,"about_ca_topic_score_gemma":0.00015971382,"teacher_disagreement_score":0.8786902,"about_ca_system_score_codex":0.00021915739,"about_ca_system_score_gemma":0.000032092255,"threshold_uncertainty_score":0.99994},"labels":[],"label_agreement":null},{"id":"W2914752867","doi":"10.22215/etd/2017-11800","title":"Reduction of Power Supply Induced Jitter with Applications to DDR Controllers","year":2017,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; Delay-locked loop; Electronic engineering; Phase-locked loop; Control theory (sociology); CMOS; Controller (irrigation); Transfer function; Charge pump; Closed-loop transfer function; Computer science; Engineering; Electrical engineering; Capacitor; Voltage","score_opus":0.011239355539745262,"score_gpt":0.27063476292477645,"score_spread":0.2593954073850312,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2914752867","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60952026,0.00030684887,0.02383736,0.00029618063,0.0018689046,0.0034189674,0.000078837715,0.0016881065,0.35898456],"genre_scores_gemma":[0.9832971,0.00004369401,0.0033529997,0.000008661602,0.000037202673,0.00052126177,0.00015038488,0.000040284565,0.012548379],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99939376,0.0000020385146,0.00017711177,0.00017160746,0.00011958706,0.00013587433],"domain_scores_gemma":[0.9993578,0.000007332499,0.00008551887,0.00044471867,0.000078374,0.000026244239],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000024516192,0.00017342663,0.00023466368,0.00015588259,0.000055994693,0.000017274626,0.00023146946,0.0001815767,0.0001083075],"category_scores_gemma":[0.000009223564,0.00014208087,0.000033442262,0.00007779405,0.000019715706,0.00008495149,0.000007874935,0.00016075405,0.000025930383],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071098993,0.00023700178,0.0005309053,0.0009805332,0.0016434063,0.0000057114366,0.0028655408,0.007950873,0.4453949,0.014788342,0.03780925,0.48708254],"study_design_scores_gemma":[0.0025460315,0.0007732728,0.011085846,0.00074699573,0.00033452356,0.000011538463,0.011276602,0.00015608547,0.79450464,0.0031385652,0.17328875,0.0021371248],"about_ca_topic_score_codex":0.0000130795,"about_ca_topic_score_gemma":0.000047707534,"teacher_disagreement_score":0.48494542,"about_ca_system_score_codex":0.000038271704,"about_ca_system_score_gemma":0.000015914004,"threshold_uncertainty_score":0.579389},"labels":[],"label_agreement":null},{"id":"W2921807597","doi":"10.1109/isscc.2019.8662379","title":"6.8 A 36Gb/s Adaptive Baud-Rate CDR with CTLE and 1-Tap DFE in 28nm CMOS","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Baud; CMOS; Computer science; SerDes; Comparator; Equalization (audio); Electronic engineering; Sampling (signal processing); Data recovery; Very-large-scale integration; Computer hardware; Embedded system; Engineering; Algorithm; Electrical engineering; Voltage; Filter (signal processing); Decoding methods; Telecommunications; Transmission (telecommunications)","score_opus":0.004401784436478456,"score_gpt":0.1713647376396995,"score_spread":0.16696295320322105,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2921807597","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9564555,0.00026310325,0.005945216,0.000051661063,0.00009341451,0.00027557995,0.0000034600669,0.00053557236,0.036376484],"genre_scores_gemma":[0.99260885,0.000101386024,0.0054896446,0.000037195718,0.0000073399783,0.000030708314,0.000001053686,0.000016574404,0.0017072432],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99954385,0.0000030661772,0.00008591014,0.00013712276,0.000054234733,0.00017580784],"domain_scores_gemma":[0.99978304,0.000026939042,0.00001125596,0.00015051615,0.000009433599,0.000018836205],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000039117884,0.00010776261,0.00012147282,0.000060788883,0.000012505852,0.000010964944,0.00007585469,0.000051670726,0.00010358666],"category_scores_gemma":[0.0000064506985,0.000079922596,0.000007792354,0.00012180236,0.000033155142,0.00014129901,0.00004354804,0.000117136304,0.000073159186],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005185054,0.00040575533,0.3934718,0.00069814955,0.00065057096,0.00030174153,0.0028618714,0.105167635,0.056487456,0.1531601,0.00765308,0.27862334],"study_design_scores_gemma":[0.015476542,0.0038776014,0.21465047,0.0010871873,0.00012466454,0.0001133157,0.023441002,0.37226745,0.19393495,0.031000111,0.13845095,0.005575773],"about_ca_topic_score_codex":0.000013584852,"about_ca_topic_score_gemma":0.000066009496,"teacher_disagreement_score":0.27304757,"about_ca_system_score_codex":0.000026261288,"about_ca_system_score_gemma":0.000004344275,"threshold_uncertainty_score":0.3259149},"labels":[],"label_agreement":null},{"id":"W2943306738","doi":"10.1049/joe.2019.0048","title":"Theorems of compensation and Tellegen in non‐sinusoidal circuits via geometric algebra","year":2019,"lang":"en","type":"article","venue":"The Journal of Engineering","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Independent Electricity System Operator","funders":"","keywords":"Harmonics; Superposition principle; Frequency domain; Mathematics; Compensation (psychology); Sine wave; Representation (politics); Domain (mathematical analysis); Electronic circuit; Algebra over a field; Topology (electrical circuits); Mathematical analysis; Pure mathematics; Voltage; Physics; Quantum mechanics","score_opus":0.0051892072930273545,"score_gpt":0.18844089713648263,"score_spread":0.18325168984345527,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2943306738","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9405581,0.0009683845,0.057975706,0.00001012638,0.00018730243,0.00007007004,6.853661e-7,0.000023956942,0.00020570634],"genre_scores_gemma":[0.99900746,0.00027990816,0.0006648183,0.0000024482438,0.000024780125,4.782912e-7,1.9572391e-7,0.000013137404,0.000006774531],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999477,0.000005607317,0.0002561875,0.00003424373,0.00011214042,0.0001147725],"domain_scores_gemma":[0.99967396,0.00011877995,0.00006733217,0.00010005943,0.00002376396,0.000016119235],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002864902,0.00008166144,0.00017085529,0.00031513025,0.0000079047495,0.0000047378658,0.00015548214,0.000039929117,0.000010268551],"category_scores_gemma":[0.000033952576,0.000059407797,0.000021882739,0.00028928005,0.000017122276,0.00012804846,0.00002839308,0.00019943157,0.0000020783984],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008445563,0.000013369993,0.004432082,0.00012521716,0.000058513433,0.0000037404616,0.00037270744,0.8209115,0.15329887,0.00044651877,0.00001555554,0.020313468],"study_design_scores_gemma":[0.0027350704,0.00057838106,0.17412642,0.00088831916,0.00008867757,0.00039440388,0.0011994567,0.58324,0.23243399,0.0028877826,0.00073661667,0.0006909265],"about_ca_topic_score_codex":0.0000016170587,"about_ca_topic_score_gemma":3.9998685e-7,"teacher_disagreement_score":0.23767154,"about_ca_system_score_codex":0.000031579933,"about_ca_system_score_gemma":0.0000031354784,"threshold_uncertainty_score":0.24225797},"labels":[],"label_agreement":null},{"id":"W2950738950","doi":"10.1049/iet-gtd.2019.0088","title":"High‐speed distance relaying using least error squares method and testing with FPGA","year":2019,"lang":"en","type":"article","venue":"IET Generation Transmission & Distribution","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Algorithm; Statistics; Mathematics; Embedded system","score_opus":0.03041862492128601,"score_gpt":0.26571618267317465,"score_spread":0.23529755775188865,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2950738950","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3836969,0.00024729848,0.6153754,0.00006157308,0.00011549048,0.00015208566,0.000039483133,0.00027999497,0.000031729294],"genre_scores_gemma":[0.92352235,0.00004456273,0.076063916,0.000010794451,0.00005210252,0.0000086556065,0.00023511014,0.00002312208,0.000039397288],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99904525,0.00002918602,0.00024414196,0.0002748619,0.00018643179,0.00022012362],"domain_scores_gemma":[0.9996108,0.00003608434,0.00005937146,0.0001671801,0.0000723484,0.00005420706],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013195118,0.00019186389,0.00017693255,0.000042562424,0.00019560881,0.000059147605,0.00007158831,0.00010716627,0.00002981496],"category_scores_gemma":[0.000022012864,0.00016225968,0.000022608196,0.00026357104,0.00003452918,0.00032525798,0.000011416056,0.00016177865,0.0000039326655],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003083761,0.000019248955,0.001203669,0.00010438567,0.0000212288,0.0000026773992,0.00008100153,0.4624712,0.46030784,0.0009724895,0.00012173356,0.0746637],"study_design_scores_gemma":[0.00068576046,0.00009889755,0.0008730978,0.00016870488,0.00003686934,0.000017736136,0.00019708545,0.782802,0.2114527,0.0003292522,0.0030031216,0.00033477516],"about_ca_topic_score_codex":0.000013366695,"about_ca_topic_score_gemma":0.0000023104003,"teacher_disagreement_score":0.53982544,"about_ca_system_score_codex":0.00010132815,"about_ca_system_score_gemma":0.000015518468,"threshold_uncertainty_score":0.66167575},"labels":[],"label_agreement":null},{"id":"W2951830722","doi":"10.1016/j.micpro.2019.06.008","title":"A TDC-less all-digital phase locked loop for medical implant applications","year":2019,"lang":"en","type":"article","venue":"Microprocessors and Microsystems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Economic Development Board - Singapore; University of New South Wales; University of Ottawa","keywords":"Phase-locked loop; Jitter; Phase noise; Ring oscillator; CMOS; Frequency offset; Computer science; dBc; Digitally controlled oscillator; Capacitive sensing; Linearity; Electronic engineering; Electrical engineering; Materials science; Engineering; Telecommunications; Variable-frequency oscillator","score_opus":0.008974508286201412,"score_gpt":0.26040214049370514,"score_spread":0.25142763220750375,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2951830722","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93963325,0.0037455095,0.053859435,0.00006991396,0.0003182196,0.0010590508,0.00045258866,0.000518204,0.0003438359],"genre_scores_gemma":[0.99784076,0.0002714083,0.00045507867,0.00005893607,0.00007672429,0.00032845934,0.00012809681,0.00004164651,0.00079889357],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989891,0.0000024480075,0.00029617833,0.00027310234,0.000111909874,0.00032723436],"domain_scores_gemma":[0.99957716,0.00003860567,0.000049681814,0.0002035696,0.000049051338,0.0000819486],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008721931,0.0001943069,0.00026550316,0.00006632356,0.000068673886,0.00009227999,0.00024079699,0.00016320904,0.000014314412],"category_scores_gemma":[0.000011230135,0.0001661184,0.00004355825,0.00010616239,0.000060396964,0.00013160997,0.000057062938,0.000120601035,0.00004171206],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001099265,0.00034785556,0.0011375797,0.0048077856,0.0003588853,0.000016234377,0.000627167,0.0001425352,0.65119404,0.0013932557,0.013967622,0.3258971],"study_design_scores_gemma":[0.003754215,0.00016539435,0.000005568495,0.0002239624,0.000034300607,0.0002843255,0.0015351287,0.0054416605,0.078439035,0.00033720088,0.90917814,0.00060107146],"about_ca_topic_score_codex":0.0000056333315,"about_ca_topic_score_gemma":0.0000066255698,"teacher_disagreement_score":0.8952105,"about_ca_system_score_codex":0.000032123193,"about_ca_system_score_gemma":0.000019105617,"threshold_uncertainty_score":0.6774112},"labels":[],"label_agreement":null},{"id":"W2952632692","doi":"10.1109/mssc.2019.2910616","title":"The MIPI C-PHY Standard: A Generalized Multiconductor Signaling Scheme","year":2019,"lang":"en","type":"article","venue":"IEEE Solid-State Circuits Magazine","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"PHY; Computer science; Electronic engineering; Signaling protocol; Data transmission; Telecommunications; Computer network; Engineering; Wireless; Physical layer","score_opus":0.013959249690608725,"score_gpt":0.25163157846498585,"score_spread":0.23767232877437713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2952632692","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98522335,0.0014776208,0.006457525,0.000102409474,0.002349968,0.0005714859,0.00011767964,0.0012763457,0.0024235833],"genre_scores_gemma":[0.995169,0.0006826812,0.0013045798,0.0000986558,0.00014199589,0.00006783689,0.000019701227,0.00010625261,0.002409333],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998051,0.000029720451,0.00046986475,0.0003553161,0.00035116193,0.000742957],"domain_scores_gemma":[0.99887544,0.00013406892,0.00008750924,0.0006888675,0.00012041016,0.0000936986],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002363484,0.00036391767,0.0003867165,0.000113571776,0.00018691184,0.00011447259,0.0005367616,0.00011368942,0.000113950235],"category_scores_gemma":[0.000064090615,0.0002819947,0.000112523616,0.00031013443,0.0001764234,0.0002658093,0.000068047564,0.00038612518,0.0005587132],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032204072,0.000031069565,0.0008499257,0.0001482759,0.0002609968,0.000027391792,0.0004900569,0.031763382,0.9284534,0.0006881326,0.0036491605,0.03360603],"study_design_scores_gemma":[0.0047059106,0.00027985257,0.0004974264,0.00023527401,0.000070051894,0.000031200103,0.0006970807,0.038988996,0.59100133,0.006267806,0.3554633,0.0017617982],"about_ca_topic_score_codex":0.0000034517623,"about_ca_topic_score_gemma":0.000013785677,"teacher_disagreement_score":0.35181412,"about_ca_system_score_codex":0.00014164523,"about_ca_system_score_gemma":0.00003238068,"threshold_uncertainty_score":0.9999632},"labels":[],"label_agreement":null},{"id":"W2955192580","doi":"10.22215/etd/2019-13657","title":"A 5GHz Passively Interpolated 5-Bit Time-to-Digital Converter with 8ps Resolution in IBM 130nm CMOS","year":2019,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Linearity; Time-to-digital converter; 12-bit; CMOS; Electronic engineering; Dynamic range; Wide dynamic range; Chip; Computer science; Engineering; Electrical engineering; Jitter; Clock signal","score_opus":0.003580858209040602,"score_gpt":0.19636750363984107,"score_spread":0.19278664543080046,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2955192580","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5845031,0.0006596462,0.028650997,0.00028296674,0.0020656278,0.0035734281,0.0002607095,0.0058414284,0.37416205],"genre_scores_gemma":[0.8811795,0.000045726374,0.0018999215,0.00007216393,0.00003546364,0.00016008687,0.0011241623,0.00014829669,0.11533466],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99877185,0.000005321177,0.00034151747,0.00034278657,0.0001927772,0.0003457669],"domain_scores_gemma":[0.9994831,0.000025959482,0.00006732537,0.00030099088,0.00008068411,0.000041907395],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000032889548,0.00036415298,0.00036714936,0.000364423,0.000021712489,0.000066769055,0.00026826936,0.0003628047,0.0003524068],"category_scores_gemma":[0.00003739787,0.00030345577,0.00004512858,0.0003068782,0.000021380196,0.00029883167,0.000037676782,0.00040667297,0.0015312507],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0036758,0.0006135941,0.0036703527,0.003242369,0.0024327957,0.00034987324,0.006244834,0.030835155,0.039895684,0.0027750696,0.17053567,0.7357288],"study_design_scores_gemma":[0.010815699,0.0040413635,0.011816209,0.013916802,0.00039607944,0.000083055646,0.01886702,0.59745276,0.069819234,0.0023849164,0.25894263,0.011464224],"about_ca_topic_score_codex":0.000017443494,"about_ca_topic_score_gemma":0.00007729421,"teacher_disagreement_score":0.72426456,"about_ca_system_score_codex":0.00019596447,"about_ca_system_score_gemma":0.000029808854,"threshold_uncertainty_score":0.99994177},"labels":[],"label_agreement":null},{"id":"W2959661790","doi":"10.1109/tcsii.2019.2928789","title":"Analysis and Design of an All-Digital ∆Σ TDC via Time-Mode Signal Processing","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Effective number of bits; Electronic engineering; Time-to-digital converter; Integrator; CMOS; Bandwidth (computing); Digital delay line; Computer science; Digital signal processing; Signal processing; Engineering; Digital signal; Clock signal; Jitter; Telecommunications","score_opus":0.01354969548675009,"score_gpt":0.23319135687127207,"score_spread":0.21964166138452199,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2959661790","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11506312,0.00023756202,0.88328195,0.0000029422893,0.00014870585,0.00040625114,0.00010369231,0.0005243422,0.00023140702],"genre_scores_gemma":[0.9988022,0.000025820385,0.0006045022,0.0000068789286,0.000021090316,0.000072857,0.000009693891,0.000046208235,0.0004107361],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985836,0.000033177155,0.0004241372,0.00036483046,0.00029134934,0.00030287978],"domain_scores_gemma":[0.99929595,0.000071725895,0.00009438086,0.00038902703,0.00006810991,0.00008082129],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00010654232,0.0002657973,0.0004734542,0.00036369087,0.000116806674,0.000089973444,0.00024346396,0.00016645741,0.000036780275],"category_scores_gemma":[0.000001597919,0.00026566774,0.00008736314,0.00044986443,0.00007544294,0.00077134965,0.0000029299804,0.00020399103,0.000017268741],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013145274,0.00009773748,0.00004852148,0.00018353271,0.00046307207,0.0000028724032,0.00048772694,0.81728685,0.11163169,0.0000047451904,0.000012040791,0.06976804],"study_design_scores_gemma":[0.0007610084,0.00038691724,0.000052876087,0.00025451288,0.00045218322,0.00003533152,0.00039042922,0.88990873,0.10640236,0.00006079647,0.00062907714,0.0006657664],"about_ca_topic_score_codex":0.00003353012,"about_ca_topic_score_gemma":0.0000022483114,"teacher_disagreement_score":0.8837391,"about_ca_system_score_codex":0.000059987717,"about_ca_system_score_gemma":0.000018689998,"threshold_uncertainty_score":0.99997956},"labels":[],"label_agreement":null},{"id":"W2961088119","doi":"10.1109/tcsi.2019.2924399","title":"A Supply-Noise-Insensitive Digitally-Controlled Oscillator","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation","keywords":"Noise (video); Phase noise; Linearity; Inverter; Resistor; Electrical engineering; Sensitivity (control systems); Physics; Computer science; Topology (electrical circuits); Voltage; Electronic engineering; Engineering","score_opus":0.007137911572876265,"score_gpt":0.19071212498152793,"score_spread":0.18357421340865165,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2961088119","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9036465,0.0013363716,0.06761335,0.000061894934,0.0028494978,0.0019350059,0.00014835263,0.0014580258,0.020950945],"genre_scores_gemma":[0.99704546,0.00028935797,0.000021871814,0.000031235944,0.000031005653,0.00008609931,0.0000026187622,0.000042580148,0.0024497814],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99886113,0.000025516018,0.0002877078,0.00029841595,0.00022207861,0.0003051671],"domain_scores_gemma":[0.9994135,0.000085476284,0.000040435058,0.00032304786,0.000033873654,0.000103660204],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000098279284,0.00025561333,0.00044413537,0.0001466296,0.00010885145,0.000078231395,0.00010315796,0.00015684005,0.000034835317],"category_scores_gemma":[0.000005742022,0.00021611473,0.00011918044,0.00014525544,0.00006698977,0.00015768968,0.0000010758988,0.00018621633,0.00006538369],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021170541,0.00024157928,0.0010131677,0.000699863,0.0026061095,0.000063251566,0.0009952631,0.53425175,0.2646641,0.0029448625,0.00067446067,0.19163388],"study_design_scores_gemma":[0.103292495,0.005903925,0.009889992,0.0058179917,0.002208208,0.0023826153,0.033222485,0.40376246,0.24999669,0.0015130781,0.16609924,0.015910815],"about_ca_topic_score_codex":0.000007512826,"about_ca_topic_score_gemma":0.0000036379367,"teacher_disagreement_score":0.17572308,"about_ca_system_score_codex":0.0000809584,"about_ca_system_score_gemma":0.000015262129,"threshold_uncertainty_score":0.8812903},"labels":[],"label_agreement":null},{"id":"W2963689965","doi":"10.1002/mop.28626","title":"Hybrid‐cascade coupled‐line phasers for high‐resolution radio‐analog signal processing","year":2014,"lang":"en","type":"article","venue":"Microwave and Optical Technology Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Cascade; Phaser; Analog signal processing; Microwave; Signal processing; Line (geometry); SIGNAL (programming language); Electronic engineering; Physics; Computer science; Digital signal processing; Optics; Engineering; Telecommunications; Mathematics","score_opus":0.008817932996793456,"score_gpt":0.22346987264401394,"score_spread":0.21465193964722049,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2963689965","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37566623,0.00047832224,0.62021154,0.0025965765,0.0000708496,0.00016113167,0.000006288224,0.00075802096,0.000051021278],"genre_scores_gemma":[0.9343336,0.00008843636,0.06487244,0.00048188362,0.000084622996,0.000066027,0.00002317496,0.00003397211,0.000015800268],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99884766,0.0000055963046,0.00025324858,0.00032118743,0.00008000735,0.0004923106],"domain_scores_gemma":[0.9996349,0.00006456639,0.00003900106,0.00018696224,0.000027902646,0.000046673973],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011907355,0.0002321047,0.00028591248,0.00024017435,0.00014587617,0.000028770717,0.00021058979,0.00022068732,0.000005695316],"category_scores_gemma":[0.000048598664,0.00021981013,0.000043596126,0.00016656177,0.0005037028,0.000110643574,0.000066942695,0.00032600758,0.00000746051],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002552645,0.000027930373,0.000060102266,0.000102573635,0.00006487314,0.000011101186,0.000010305385,0.0012891128,0.80123144,0.008945701,0.0011654464,0.1870659],"study_design_scores_gemma":[0.001850891,0.00033847502,0.000048340185,0.00008621474,0.000118524236,0.00010038373,0.00008453738,0.17488465,0.7874086,0.02268741,0.01174474,0.0006472241],"about_ca_topic_score_codex":8.2361476e-7,"about_ca_topic_score_gemma":0.0000012420581,"teacher_disagreement_score":0.5586674,"about_ca_system_score_codex":0.00005697219,"about_ca_system_score_gemma":0.0000049328746,"threshold_uncertainty_score":0.8963597},"labels":[],"label_agreement":null},{"id":"W2964807512","doi":"10.23919/vlsic.2019.8778051","title":"A 56Gb/s Long Reach Fully Adaptive Wireline PAM-4 Transceiver in 7nm FinFET","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"National Defence Medical Centre","funders":"","keywords":"Wireline; Transceiver; Computer science; Electrical engineering; Electronic engineering; Telecommunications; Engineering; Wireless","score_opus":0.006460296063042691,"score_gpt":0.195619195756747,"score_spread":0.1891588996937043,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2964807512","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8863177,0.0006407472,0.056313712,0.0002204183,0.0003894026,0.00046297812,0.000014168713,0.0014508087,0.054190073],"genre_scores_gemma":[0.9934186,0.00023475855,0.0041031744,0.000053729378,0.000017676712,0.000020320711,0.000006911575,0.000021885038,0.0021229489],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99927884,0.0000056094677,0.00018386357,0.00017292936,0.00010249718,0.00025627372],"domain_scores_gemma":[0.99969655,0.000024500856,0.000013171795,0.00022849938,0.000015324675,0.00002193147],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000057788948,0.00014576463,0.00017134937,0.00010149379,0.000012419874,0.0000076571905,0.00016226018,0.0001004212,0.00039060658],"category_scores_gemma":[0.00000862901,0.0001273593,0.00003556368,0.00017765381,0.000028168266,0.00016820537,0.000023799073,0.00020966287,0.0002265241],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002430587,0.0004599079,0.051457897,0.0004497035,0.00038430092,0.00023898216,0.002078621,0.34345534,0.04469221,0.037336484,0.015515362,0.5036881],"study_design_scores_gemma":[0.012564446,0.001730984,0.12515421,0.00092552544,0.00010546379,0.00006040245,0.00631294,0.5667336,0.10820618,0.01718909,0.15620884,0.004808301],"about_ca_topic_score_codex":0.000017926148,"about_ca_topic_score_gemma":0.00009335437,"teacher_disagreement_score":0.49887982,"about_ca_system_score_codex":0.000056782625,"about_ca_system_score_gemma":0.0000060397433,"threshold_uncertainty_score":0.51935613},"labels":[],"label_agreement":null},{"id":"W2965968461","doi":"10.1109/cicc.2019.8780247","title":"A 14-GHz Bang-Bang Digital PLL with sub-150fs Integrated Jitter for Wireline Applications in 7nm FinFET","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); National Defence Medical Centre","funders":"","keywords":"Wireline; Jitter; Phase-locked loop; Computer science; Electronic engineering; Electrical engineering; Telecommunications; Engineering","score_opus":0.004405458130546333,"score_gpt":0.19739064663014785,"score_spread":0.19298518849960153,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2965968461","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5569487,0.000115527844,0.43356764,0.00022570744,0.000089818066,0.0013187471,0.00009419829,0.0011907081,0.006448931],"genre_scores_gemma":[0.99101883,0.00002550184,0.0065940297,0.000058775273,0.000019765403,0.0004431384,0.00014429493,0.00003431191,0.0016613244],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993576,0.0000013713997,0.00016868654,0.00017723808,0.00006782326,0.00022731512],"domain_scores_gemma":[0.9996247,0.00004621714,0.00001971767,0.00025249287,0.00003573947,0.000021088326],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00002795539,0.00015029484,0.00015336835,0.000102054335,0.000019158717,0.000031995645,0.00015546926,0.000077045355,0.00004768384],"category_scores_gemma":[0.000012877657,0.00010913985,0.000026613046,0.00023750002,0.000030945725,0.00021799206,0.000032051004,0.00012870075,0.00006883416],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003882345,0.0011393687,0.20589499,0.001350418,0.0007312507,0.000021556125,0.0009355129,0.24163492,0.036547013,0.038300984,0.071074724,0.40198103],"study_design_scores_gemma":[0.0050516827,0.0006550898,0.004407004,0.00028692637,0.000044313507,0.000013241448,0.0023328285,0.16239555,0.07173889,0.005592105,0.7456737,0.0018086485],"about_ca_topic_score_codex":0.00000431986,"about_ca_topic_score_gemma":0.000048226495,"teacher_disagreement_score":0.674599,"about_ca_system_score_codex":0.0000512781,"about_ca_system_score_gemma":0.000008681819,"threshold_uncertainty_score":0.4450594},"labels":[],"label_agreement":null},{"id":"W2968091697","doi":"10.1109/jssc.2019.2927871","title":"Analysis and Correction of Noise Injection Due to Parallel-Output-Misalignment (POM) Effects in Ring-Type Time-to-Digital Converters (TDCs)","year":2019,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Vernier scale; Quantization (signal processing); Converters; Time-to-digital converter; Computer science; Noise shaping; CMOS; Noise (video); Phase noise; Ring oscillator; Control theory (sociology); Electronic engineering; Physics; Voltage; Optics; Electrical engineering; Jitter; Algorithm; Engineering; Telecommunications","score_opus":0.0063889844991257515,"score_gpt":0.22547120108318003,"score_spread":0.21908221658405427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2968091697","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95543617,0.00008154156,0.042808905,0.000015243728,0.0010902163,0.00023946921,0.000008171438,0.000054411055,0.00026588046],"genre_scores_gemma":[0.9994347,0.00006306446,0.00012821733,0.000030265312,0.000031089436,0.0000040194886,0.0000016713209,0.000021489635,0.00028547616],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988493,0.000019848265,0.0004920011,0.00016016228,0.00024010513,0.00023862872],"domain_scores_gemma":[0.99938667,0.00008799888,0.00016506892,0.00015341766,0.00010188835,0.00010494685],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018393417,0.00017541762,0.0004885808,0.0007944291,0.0000192082,0.000029529401,0.00014150357,0.00007330246,0.000014319623],"category_scores_gemma":[0.00006302916,0.00017028811,0.00007928255,0.00073771813,0.00002404823,0.00031744142,0.000028277329,0.00019349645,0.000052864012],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007865587,0.00006226299,0.013845082,0.000106107094,0.00045326093,0.00004439574,0.00065296434,0.8812772,0.039235655,0.0000010972033,0.00036511297,0.063878186],"study_design_scores_gemma":[0.008959349,0.009177901,0.24662033,0.0025791782,0.0012197881,0.00060056883,0.0020297517,0.31957233,0.4025662,0.0011027225,0.0028676991,0.0027041798],"about_ca_topic_score_codex":0.0000068488935,"about_ca_topic_score_gemma":0.0000066471375,"teacher_disagreement_score":0.5617049,"about_ca_system_score_codex":0.00019328645,"about_ca_system_score_gemma":0.0000159538,"threshold_uncertainty_score":0.6944148},"labels":[],"label_agreement":null},{"id":"W2969957202","doi":"10.1109/tcsii.2019.2936661","title":"Topographical Field Map Analysis Tool for Designing Linear LC DCOs","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Carleton University","keywords":"Linearity; Field (mathematics); Least significant bit; Computer science; Mathematics; Engineering; Statistics; Electronic engineering","score_opus":0.014298753815867357,"score_gpt":0.23893286665369384,"score_spread":0.22463411283782647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2969957202","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04193452,0.00024447078,0.9536162,0.00003724613,0.0018782556,0.00086287485,0.00010343989,0.0010159817,0.00030699695],"genre_scores_gemma":[0.99628675,0.00005999615,0.0016474165,0.00005153278,0.00009520627,0.0005275926,0.000008993742,0.00005472295,0.0012677736],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983428,0.00003043624,0.00047656364,0.000426464,0.0002728958,0.00045082803],"domain_scores_gemma":[0.99884224,0.00030974502,0.00006612836,0.0006409668,0.00007325803,0.000067669265],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016319095,0.00029788513,0.0004977478,0.00044703414,0.0002388214,0.00006023366,0.00034041874,0.00029006472,0.00008118781],"category_scores_gemma":[0.000009484527,0.00030129374,0.00033303592,0.00059804425,0.000036191817,0.00024778515,0.0000030493395,0.00035399222,0.000038400565],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032849923,0.00013983915,0.000285981,0.0005321835,0.0015836506,0.0000059233003,0.0003867371,0.9385292,0.03796277,0.0005355138,0.0009979577,0.019007392],"study_design_scores_gemma":[0.004374661,0.0016133089,0.00014472648,0.0010416759,0.002229177,0.000035681624,0.0018596392,0.36160883,0.47971025,0.00044688376,0.14361992,0.003315251],"about_ca_topic_score_codex":0.0000291203,"about_ca_topic_score_gemma":0.000007103062,"teacher_disagreement_score":0.95435226,"about_ca_system_score_codex":0.00006964013,"about_ca_system_score_gemma":0.000014429048,"threshold_uncertainty_score":0.9999439},"labels":[],"label_agreement":null},{"id":"W2972037472","doi":"10.1109/lssc.2019.2938677","title":"A 1.41-pJ/b 56-Gb/s PAM-4 Receiver Using Enhanced Transition Utilization CDR and Genetic Adaptation Algorithms in 7-nm CMOS","year":2019,"lang":"en","type":"article","venue":"IEEE Solid-State Circuits Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; Huawei Technologies (Canada)","funders":"","keywords":"Jitter; CMOS; Electronic engineering; Clock recovery; Computer science; Signal edge; Detector; Bit error rate; Physics; Decoding methods; Engineering; Clock signal; Algorithm; Telecommunications; Analog signal; Digital signal processing","score_opus":0.030143817163545774,"score_gpt":0.2546638537345859,"score_spread":0.2245200365710401,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2972037472","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.64932066,0.00011827143,0.34947577,0.000048440786,0.00043104007,0.00032066563,0.000011750904,0.00021803161,0.000055360833],"genre_scores_gemma":[0.99689573,0.00046174024,0.0021837216,0.0002874337,0.000048527156,0.000030301437,0.000023365694,0.000052362528,0.000016806094],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987094,0.00003397555,0.00033929278,0.0003449241,0.00018888676,0.0003835385],"domain_scores_gemma":[0.9996182,0.00003180973,0.000066692446,0.00020916353,0.000032600532,0.000041564956],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000073537696,0.00023936311,0.00023698079,0.00024665476,0.00005404839,0.000041428782,0.000113285874,0.00011169428,0.000015445255],"category_scores_gemma":[0.000009655821,0.00027404813,0.000041893392,0.000323485,0.00006363086,0.00041084905,0.000011105676,0.00019754424,0.000020353664],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000057366783,0.000012765763,0.00012101664,0.000086715816,0.000026381791,0.000013747565,0.0019558899,0.48293194,0.42542595,0.0000042381016,0.000026147822,0.08938947],"study_design_scores_gemma":[0.001847283,0.00008681327,0.005676719,0.00030080133,0.00004767318,0.000021430642,0.0008835472,0.8297269,0.1596753,0.0006221673,0.00029141502,0.0008199951],"about_ca_topic_score_codex":0.000025672538,"about_ca_topic_score_gemma":0.000022082553,"teacher_disagreement_score":0.34757507,"about_ca_system_score_codex":0.00017052986,"about_ca_system_score_gemma":0.000011962797,"threshold_uncertainty_score":0.99997115},"labels":[],"label_agreement":null},{"id":"W2979634977","doi":"10.1049/iet-cds.2019.0108","title":"Time‐based all‐digital time‐to‐digital converter with pre‐skewed bi‐directional gated delay line time integrator","year":2019,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Integrator; Time-to-digital converter; Skew; Digital delay line; Electronic engineering; CMOS; Propagation delay; Cadence; Computer science; Integrating ADC; Delay calculation; Engineering; Jitter; Electrical engineering; Voltage; Capacitor; Telecommunications; Digital signal; Digital signal processing","score_opus":0.007151950550788995,"score_gpt":0.20397920453938057,"score_spread":0.19682725398859158,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2979634977","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9120101,0.001220997,0.018815655,0.00020199435,0.0020300753,0.0038635752,0.0012694544,0.009481717,0.051106468],"genre_scores_gemma":[0.9855991,0.000003027075,0.00008557981,0.00008573761,0.00013601474,0.00009340883,0.000394346,0.0001204792,0.01348228],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99783176,0.000025313988,0.0005330101,0.00054100185,0.00048343523,0.00058548513],"domain_scores_gemma":[0.9988827,0.00012968676,0.00013277888,0.00048547122,0.00019890329,0.00017047691],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00012256946,0.00050682813,0.0005819387,0.00025510386,0.00006472399,0.00038985687,0.0004703177,0.00024132755,0.0005618789],"category_scores_gemma":[0.000035244455,0.00041316493,0.00009443788,0.0005217442,0.00007906524,0.0008441403,0.00006228393,0.0003105521,0.014292428],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074156525,0.0014848874,0.028144684,0.0039849733,0.0078102914,0.0003945548,0.001959925,0.5383155,0.1420533,0.00025445162,0.105845064,0.16901082],"study_design_scores_gemma":[0.0018898512,0.0010164606,0.00021957811,0.000980759,0.000096799195,0.00015002632,0.00022610754,0.48145086,0.0049527735,0.000016726823,0.50737286,0.001627201],"about_ca_topic_score_codex":0.000008192393,"about_ca_topic_score_gemma":0.000002318704,"teacher_disagreement_score":0.4015278,"about_ca_system_score_codex":0.00020876848,"about_ca_system_score_gemma":0.000058222355,"threshold_uncertainty_score":0.99983203},"labels":[],"label_agreement":null},{"id":"W2982381325","doi":"10.1109/mwscas.2019.8885152","title":"Time-Mode All-Digital Delta-Sigma Time-to-Digital Converter with Process Uncertainty Calibration","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"NMOS logic; PMOS logic; Integrator; Time-to-digital converter; CMOS; Electronic engineering; Calibration; Process (computing); Computer science; Engineering; Electrical engineering; Transistor; Physics; Voltage; Jitter","score_opus":0.005154423746859081,"score_gpt":0.21638559914783523,"score_spread":0.21123117540097613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982381325","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8004489,0.000026350142,0.1057469,0.0002990217,0.0001353016,0.0009819666,0.00017662946,0.003910848,0.088274084],"genre_scores_gemma":[0.9883873,0.0000012821499,0.00064967555,0.00012177673,0.000021969501,0.000032613923,0.0001481925,0.000041424573,0.010595787],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991008,0.0000019312229,0.00017009846,0.00024626925,0.00018820565,0.0002927024],"domain_scores_gemma":[0.9995922,0.000024780918,0.000022692137,0.00025263082,0.000045678244,0.00006206247],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000019079605,0.00020956217,0.00018108975,0.00007069223,0.000023311904,0.00014200275,0.00021071147,0.000085653744,0.00071801216],"category_scores_gemma":[0.000013135795,0.00015630339,0.000026447005,0.0001610619,0.000044280096,0.0010528134,0.000049640068,0.00010364222,0.0021626859],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024330991,0.00016935066,0.0028128251,0.00022442642,0.00046842755,0.000019321587,0.0007519594,0.8766133,0.0050813453,0.0006359867,0.03032131,0.082658425],"study_design_scores_gemma":[0.00068610057,0.00031585473,0.000025037478,0.000050776525,0.000011605302,0.000013367145,0.00035643048,0.9685123,0.0075320653,0.00058755494,0.021292992,0.0006159462],"about_ca_topic_score_codex":0.0000020170946,"about_ca_topic_score_gemma":0.0000018155769,"teacher_disagreement_score":0.18793838,"about_ca_system_score_codex":0.000053906973,"about_ca_system_score_gemma":0.000016641567,"threshold_uncertainty_score":0.99861425},"labels":[],"label_agreement":null},{"id":"W2982398536","doi":"10.1109/mwscas.2019.8885012","title":"A Pre-Skewed Bi-Directional Gated Delay Line Bang-Bang Frequency Detector with Applications in 10 Gbps Serial Link Frequency-Locking","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Frequency divider; Electronic engineering; Automatic frequency control; Detector; Lock (firearm); Frequency synthesizer; Phase frequency detector; Phase detector; CMOS; Phase-locked loop; Physics; Electrical engineering; Jitter; Voltage; Engineering; Telecommunications; Charge pump","score_opus":0.008126421467228638,"score_gpt":0.2253125815566004,"score_spread":0.21718616008937175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982398536","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.852817,0.00047856546,0.13175234,0.00010232351,0.00046997942,0.0012691682,0.00004773936,0.0031808177,0.009882088],"genre_scores_gemma":[0.9525726,0.00004786279,0.046056665,0.000019507606,0.00014703178,0.00028057332,0.000063607135,0.000055756995,0.00075638253],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99873394,0.000013547171,0.00034363134,0.00034394584,0.00018622431,0.00037870108],"domain_scores_gemma":[0.99934787,0.000076415,0.000057096113,0.00039230337,0.00007657111,0.000049759707],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008453299,0.00026315404,0.0002471769,0.00023485086,0.00007318757,0.00003245138,0.00026986792,0.00020081998,0.00077626127],"category_scores_gemma":[0.000033192653,0.00022014778,0.000041763196,0.00066857884,0.00005217108,0.0002545078,0.000047920494,0.00032797933,0.000102427184],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024076505,0.00037988942,0.1037783,0.0005375911,0.00062030373,0.000041608568,0.00063838484,0.29658696,0.53739333,0.0128210625,0.0005234215,0.046438392],"study_design_scores_gemma":[0.012324795,0.0021911878,0.03439836,0.0011586577,0.0002574774,0.00015021849,0.0013978445,0.18668957,0.6776213,0.029286612,0.048188612,0.006335364],"about_ca_topic_score_codex":0.000110287656,"about_ca_topic_score_gemma":0.00053212035,"teacher_disagreement_score":0.14022799,"about_ca_system_score_codex":0.00017969591,"about_ca_system_score_gemma":0.00004026509,"threshold_uncertainty_score":0.89773655},"labels":[],"label_agreement":null},{"id":"W2982420270","doi":"10.1109/mwscas.2019.8885308","title":"Digitally Interpolated Pre-Skewed Delay-Line Digital-to-Time Converter with Minimum Nonlinearity and Latency","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Differential nonlinearity; Linearity; Least significant bit; CMOS; Interpolation (computer graphics); Latency (audio); Computer science; Linear interpolation; Integral nonlinearity; Electronic engineering; Voltage; Electrical engineering; Engineering; Telecommunications; Converters","score_opus":0.0036291838323535912,"score_gpt":0.19123080323992603,"score_spread":0.18760161940757245,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982420270","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9599779,0.00004170529,0.025879271,0.00009100203,0.00009916036,0.00033989616,0.000039392664,0.0010744419,0.01245719],"genre_scores_gemma":[0.99155957,0.0000151281465,0.003548681,0.00006963027,0.000012058368,0.000009301572,0.000027810876,0.000033620854,0.00472418],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992041,0.0000021606547,0.00019456564,0.00023585607,0.0001036804,0.0002596247],"domain_scores_gemma":[0.9995619,0.000033617423,0.000020102389,0.00027430794,0.000040795945,0.000069264315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00002406785,0.00020568134,0.00021698752,0.00007940069,0.000018965184,0.00009023538,0.00016418222,0.000087889784,0.00013457329],"category_scores_gemma":[0.000016708715,0.00015048789,0.000021296024,0.00014591563,0.0000485146,0.00046593146,0.00013226905,0.00013297613,0.00030685723],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022627318,0.0012998051,0.21712947,0.0013535647,0.002964664,0.00026771094,0.002939058,0.027172439,0.12987117,0.002611843,0.010566027,0.6015615],"study_design_scores_gemma":[0.0040260507,0.0027356145,0.0055502015,0.00039332142,0.000067570065,0.00011421319,0.00040609605,0.93301564,0.019794839,0.0019370795,0.029723331,0.0022360575],"about_ca_topic_score_codex":0.0000035887717,"about_ca_topic_score_gemma":0.000004201548,"teacher_disagreement_score":0.9058432,"about_ca_system_score_codex":0.000023089126,"about_ca_system_score_gemma":0.000007380615,"threshold_uncertainty_score":0.6136718},"labels":[],"label_agreement":null},{"id":"W2982513423","doi":"10.1109/mwscas.2019.8885185","title":"All-Digital ∆Σ TDC with Current-Starved Bi-Directional Gated Delay Line Time Integrator","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; NMOS logic; CMOS; Electronic engineering; Time-to-digital converter; PMOS logic; Linearity; Comparator; Computer science; Quantization (signal processing); Propagation delay; Transistor; Electrical engineering; Engineering; Bandwidth (computing); Voltage; Jitter; Telecommunications; Algorithm","score_opus":0.00907504705372469,"score_gpt":0.22170262283803585,"score_spread":0.21262757578431116,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982513423","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91554576,0.0004701346,0.046885304,0.000092419155,0.000846251,0.00040746,0.000075874916,0.006318709,0.029358095],"genre_scores_gemma":[0.98981136,0.00007538836,0.0043745055,0.000023463606,0.00004784226,0.000014721579,0.00013237435,0.000039484214,0.005480842],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99933636,0.0000030325882,0.00014398721,0.00016752724,0.00013184536,0.00021724914],"domain_scores_gemma":[0.9997107,0.000027482534,0.000018855359,0.00015569337,0.000049196155,0.000038069775],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000025407675,0.00016934541,0.00014029874,0.000080928636,0.000021649736,0.000038560815,0.0001304456,0.00006169519,0.0006623306],"category_scores_gemma":[0.000015190946,0.00011940507,0.000029272524,0.00018556997,0.00003551424,0.00028341985,0.000037770744,0.00022006084,0.0009830308],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007124822,0.0010315481,0.04949517,0.0003920933,0.0027275719,0.00006430601,0.00038271255,0.15581846,0.07565487,0.007130874,0.075589925,0.631],"study_design_scores_gemma":[0.0018554771,0.0006100787,0.00027661512,0.00012213601,0.00003992239,0.000036474154,0.0002723567,0.1566224,0.055515114,0.00066490076,0.78291005,0.0010744648],"about_ca_topic_score_codex":0.0000022260556,"about_ca_topic_score_gemma":0.0000030864512,"teacher_disagreement_score":0.70732015,"about_ca_system_score_codex":0.000054308402,"about_ca_system_score_gemma":0.000010325629,"threshold_uncertainty_score":0.99979484},"labels":[],"label_agreement":null},{"id":"W2990194957","doi":"10.1007/s10470-019-01562-3","title":"All-digital 1-1 MASH delta-sigma time-to-digital converter via time-mode signal processing","year":2019,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Cascode; Time-to-digital converter; Electronic engineering; Delta-sigma modulation; CMOS; Inverter; Adder; Noise margin; Cadence; Electrical engineering; Voltage; Computer science; SIGNAL (programming language); Engineering; Transistor; Amplifier; Jitter","score_opus":0.00848600668512774,"score_gpt":0.21951250779239628,"score_spread":0.21102650110726853,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2990194957","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28207994,0.0026222724,0.66847306,0.0002251213,0.00016684149,0.0011525668,0.00033747798,0.0036136452,0.04132904],"genre_scores_gemma":[0.9971174,0.000012745358,0.0003020612,0.00030195067,0.000075628974,0.000025888481,0.000204383,0.000100123325,0.0018597973],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976372,0.000012933615,0.0005539667,0.0006465261,0.00037412476,0.0007752111],"domain_scores_gemma":[0.999184,0.000054365104,0.000117085234,0.00020597722,0.00023174484,0.00020683577],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00011241218,0.00056418113,0.00055203086,0.00031259967,0.00018693175,0.0008764545,0.00040134924,0.00028437527,0.0006110052],"category_scores_gemma":[0.000018812303,0.0004828732,0.000088007444,0.000588819,0.00015545881,0.0017693851,0.000096070005,0.00053255964,0.0007815829],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024506402,0.000057516434,0.0008482432,0.00020029566,0.00012350276,0.000028648281,0.00030235967,0.0030756888,0.029765023,0.000019132392,0.0011400474,0.964415],"study_design_scores_gemma":[0.0010244593,0.00040572957,0.000115699775,0.000902445,0.00009867754,0.00014207256,0.000612162,0.9671909,0.008466806,0.002498956,0.016931208,0.0016108705],"about_ca_topic_score_codex":0.000006926164,"about_ca_topic_score_gemma":0.0000012815668,"teacher_disagreement_score":0.9641152,"about_ca_system_score_codex":0.00011975793,"about_ca_system_score_gemma":0.00008780377,"threshold_uncertainty_score":0.9999964},"labels":[],"label_agreement":null},{"id":"W2995974171","doi":"10.1109/lssc.2019.2959779","title":"Secondary Side-Channel Wireline Communication Using Transmitter Clock Frequency Modulation","year":2019,"lang":"en","type":"article","venue":"IEEE Solid-State Circuits Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Wireline; Transmitter; Side channel attack; Channel (broadcasting); Transceiver; Computer science; Electronic engineering; Telecommunications; Physics; Electrical engineering; Engineering; Wireless; Algorithm; Cryptography","score_opus":0.01664441433749548,"score_gpt":0.2401628364171724,"score_spread":0.22351842207967693,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2995974171","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84396285,0.00030161018,0.15297905,0.00031324886,0.000776569,0.00032725837,0.000034102934,0.0006618538,0.00064348825],"genre_scores_gemma":[0.9970032,0.00017946605,0.0015570703,0.0010016458,0.00006335026,0.000020551355,0.000051909803,0.00007676712,0.00004606749],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986557,0.000027339143,0.00042084904,0.00027957113,0.00019494482,0.00042163927],"domain_scores_gemma":[0.999156,0.000047295718,0.00008366523,0.00062190427,0.000043070733,0.000048056918],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00011749276,0.0002719361,0.00026244408,0.00018134179,0.00010185476,0.000043392145,0.00034457655,0.00011798679,0.000049048438],"category_scores_gemma":[0.0000064750666,0.0002985624,0.00007939577,0.00021642026,0.00008001047,0.0005520025,0.00002435372,0.00041022134,0.00010013606],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002445493,0.000014692513,0.00031819864,0.000098754725,0.000064788495,0.0000065003683,0.0005406789,0.4634489,0.5211985,0.000053441992,0.00043125494,0.013821818],"study_design_scores_gemma":[0.0036357518,0.00013544784,0.0071423594,0.000606503,0.00012585762,0.000076757184,0.000608587,0.7566196,0.20675272,0.017288413,0.0042004026,0.0028076186],"about_ca_topic_score_codex":0.000026901278,"about_ca_topic_score_gemma":0.000008363343,"teacher_disagreement_score":0.3144458,"about_ca_system_score_codex":0.00016566971,"about_ca_system_score_gemma":0.000013125372,"threshold_uncertainty_score":0.99994665},"labels":[],"label_agreement":null},{"id":"W3001275625","doi":"10.1109/newcas44328.2019.8961271","title":"Data-Transition Decision Feedback Equalizer with Edge-Emphasis Taps and Raised References","year":2019,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Backplane; Jitter; Equalizer; Sharpening; Emphasis (telecommunications); Computer science; Enhanced Data Rates for GSM Evolution; Voltage; Electronic engineering; State (computer science); Engineering; Telecommunications; Algorithm; Electrical engineering; Computer hardware; Channel (broadcasting); Artificial intelligence","score_opus":0.026681059321837612,"score_gpt":0.26231864184881,"score_spread":0.23563758252697237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3001275625","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8000662,0.0004085914,0.1811247,0.00008333227,0.00018817716,0.00020669187,0.000046528978,0.0007349211,0.017140899],"genre_scores_gemma":[0.9706353,0.00046929932,0.028418984,0.00003801095,0.000013974043,0.000006086975,0.00004912912,0.00001432428,0.0003548789],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994023,0.0000046715772,0.00012005888,0.00020945993,0.00012132561,0.00014219648],"domain_scores_gemma":[0.99949276,0.000056099965,0.000014767884,0.00039538657,0.000017295792,0.000023663659],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006766474,0.0001137967,0.00012861242,0.00005380466,0.000030485755,0.000029534864,0.00018994955,0.00006099821,0.00029603927],"category_scores_gemma":[0.0000102463,0.00007765012,0.000007431874,0.00010846779,0.000040002084,0.00037038617,0.00006507618,0.000074114294,0.00006810499],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035098934,0.00010697778,0.0062823086,0.00035694768,0.0002867128,0.000016891063,0.00057950197,0.011075053,0.011338322,0.008064688,0.018497825,0.94304377],"study_design_scores_gemma":[0.013849545,0.0018190476,0.014837984,0.0012713878,0.0002312061,0.00010552474,0.010520992,0.19455338,0.06286061,0.028565114,0.66752255,0.003862673],"about_ca_topic_score_codex":0.000003964957,"about_ca_topic_score_gemma":0.000017327693,"teacher_disagreement_score":0.9391811,"about_ca_system_score_codex":0.000011228167,"about_ca_system_score_gemma":0.000004076266,"threshold_uncertainty_score":0.32414225},"labels":[],"label_agreement":null},{"id":"W3003010347","doi":"10.1007/s10470-005-1605-2","title":"Improvements in Biasing and Compensation of CMOS Opamps","year":2005,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Biasing; Transconductance; Compensation (psychology); Operational amplifier; Phase margin; Capacitance; Frequency compensation; Parasitic capacitance; Constant (computer programming); Operational transconductance amplifier; Electronic engineering; Control theory (sociology); CMOS; Computer science; Amplifier; Electrical engineering; Topology (electrical circuits); Voltage; Engineering; Physics; Transistor","score_opus":0.01435905315482849,"score_gpt":0.2321433380917753,"score_spread":0.2177842849369468,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3003010347","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9660728,0.002543168,0.029873926,0.000026293625,0.000020532043,0.000098647084,0.000004608906,0.00011559597,0.0012444286],"genre_scores_gemma":[0.9989191,0.00022722283,0.0007707475,0.000032235093,0.000014067295,0.000005153902,0.0000069339444,0.000011396029,0.000013115694],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99935585,0.000007792835,0.00025364896,0.00014154862,0.00007959941,0.00016155731],"domain_scores_gemma":[0.9998136,0.000019853907,0.000050544055,0.000049331935,0.000042451582,0.000024215116],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010041264,0.000119555705,0.00016816692,0.00016063562,0.000051251056,0.000034113655,0.000059386362,0.0000702515,0.0000095523155],"category_scores_gemma":[0.000013152623,0.00010466134,0.00001028916,0.00022904591,0.00007664997,0.0002884898,0.000016579792,0.00015637417,4.6902863e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000025381914,0.000016581693,0.0042635524,0.000093913855,0.000011275887,0.0000016528666,0.00027625405,0.0015587362,0.053022087,0.00022809832,0.000006780628,0.94051856],"study_design_scores_gemma":[0.0020833157,0.00027161543,0.016481746,0.0016078063,0.000061382045,0.00003182707,0.0048834616,0.80898213,0.15544817,0.0075832736,0.0016878648,0.00087741547],"about_ca_topic_score_codex":0.00002407108,"about_ca_topic_score_gemma":0.000037270594,"teacher_disagreement_score":0.9396411,"about_ca_system_score_codex":0.000037279016,"about_ca_system_score_gemma":0.000012192803,"threshold_uncertainty_score":0.42679656},"labels":[],"label_agreement":null},{"id":"W3006062226","doi":"10.1109/tim.2020.2972653","title":"Low-Power Built-in Jitter Injection Using Linearized Phase Interpolator","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada); University of Ottawa","funders":"","keywords":"Jitter; SerDes; Electronic engineering; Transceiver; Lookup table; Phase-locked loop; Computer science; Transmitter; Multiplexer; Differential nonlinearity; Digital-to-analog converter; Clock recovery; Wireline; Electrical engineering; Engineering; Clock signal; Multiplexing; Voltage; Telecommunications; CMOS","score_opus":0.05281791927252181,"score_gpt":0.28620323208713544,"score_spread":0.23338531281461364,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3006062226","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4567068,0.000019610867,0.5423356,0.00010307701,0.00040507258,0.00017760966,0.0000068936342,0.00017797292,0.000067350345],"genre_scores_gemma":[0.99764234,0.00005809882,0.001974569,0.00024616937,0.000016482372,0.00003816702,0.0000013541812,0.000017886145,0.0000049539844],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992251,0.000015230313,0.00024116882,0.00017008644,0.00020453299,0.00014387604],"domain_scores_gemma":[0.999798,0.0000058007954,0.000027662238,0.00008336477,0.000027862587,0.000057308],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000711537,0.00013965071,0.00012284206,0.00010307601,0.00006602094,0.000027969976,0.000050438106,0.000058338814,0.000076852564],"category_scores_gemma":[0.000004062795,0.00014340597,0.000032287662,0.00018126122,0.000028480943,0.00020566735,0.0000010887414,0.00018239765,0.000009446331],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038987087,0.00042632048,0.00018468588,0.0001517311,0.00015967629,0.000005521677,0.0024148892,0.10230825,0.6253633,0.00002940859,0.00010825963,0.2684581],"study_design_scores_gemma":[0.0057759234,0.0005852737,0.00010347833,0.00015527903,0.000046312984,0.000006713792,0.0017172383,0.17095356,0.81913775,0.000065534856,0.0010698311,0.00038310527],"about_ca_topic_score_codex":0.000007402075,"about_ca_topic_score_gemma":0.000019058112,"teacher_disagreement_score":0.5409355,"about_ca_system_score_codex":0.0001891361,"about_ca_system_score_gemma":0.000012080743,"threshold_uncertainty_score":0.58479255},"labels":[],"label_agreement":null},{"id":"W3006679257","doi":"10.1109/access.2020.2976749","title":"An Intermittent Frequency Synthesizer With Accurate Frequency Detection for Fast Duty-Cycled Receivers","year":2020,"lang":"en","type":"article","venue":"IEEE Access","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"Natural Science Foundation of Fujian Province; Ministry of Science and Technology of the People's Republic of China; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Frequency synthesizer; Duty cycle; Computer science; Frequency standard; Electronic engineering; Electrical engineering; Phase-locked loop; Jitter; Telecommunications; Voltage; Engineering","score_opus":0.03086492126172455,"score_gpt":0.2791249624061829,"score_spread":0.24826004114445835,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3006679257","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6060203,0.00006666733,0.3906703,0.00016819284,0.0005421901,0.0004489583,0.000032326847,0.0013168094,0.00073431653],"genre_scores_gemma":[0.99558055,0.00007391847,0.003890286,0.00011967552,0.00012207284,0.00015004352,0.0000061642263,0.000048459475,0.0000088202],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999103,0.00001124128,0.00020444559,0.0002920839,0.000112246475,0.00027698316],"domain_scores_gemma":[0.9995029,0.000040464416,0.00006195361,0.00026179478,0.000056206693,0.00007669768],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000039159837,0.00020812979,0.00019145415,0.00006846244,0.00009341954,0.00009377986,0.0005489836,0.000094995215,0.00003504202],"category_scores_gemma":[0.000045665132,0.0001761678,0.00004177677,0.00022769721,0.000054788932,0.0010149665,0.000023970728,0.00017448358,0.0000135751],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003329716,0.000117215124,0.0051166704,0.00061384926,0.00056504854,0.000073576775,0.0010453027,0.046794284,0.46113226,0.00040506356,0.0007474151,0.48305634],"study_design_scores_gemma":[0.0018658934,0.0010658178,0.0036009199,0.00018847859,0.0001522872,0.000015690917,0.0011112125,0.050064288,0.93336505,0.005650047,0.0016070618,0.0013132676],"about_ca_topic_score_codex":0.000015611797,"about_ca_topic_score_gemma":0.000049667342,"teacher_disagreement_score":0.48174307,"about_ca_system_score_codex":0.00007633218,"about_ca_system_score_gemma":0.000010300781,"threshold_uncertainty_score":0.7183915},"labels":[],"label_agreement":null},{"id":"W3007549235","doi":"10.1016/j.nima.2020.163688","title":"A digital phase-locked loop based LLRF system","year":2020,"lang":"en","type":"article","venue":"Nuclear Instruments and Methods in Physics Research Section A Accelerators Spectrometers Detectors and Associated Equipment","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"TRIUMF","funders":"","keywords":"Loop (graph theory); Phase-locked loop; Phase (matter); Physics; Computer science; Mathematics","score_opus":0.0590287522288212,"score_gpt":0.3604142424705942,"score_spread":0.301385490241773,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3007549235","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99009305,0.000084473315,0.0067877686,0.000078664954,0.00030426038,0.00049836,0.000037639114,0.00056462106,0.0015511577],"genre_scores_gemma":[0.9914194,0.00020001802,0.008108385,0.00005046613,0.00008420352,0.000049277976,0.000011028347,0.00006405857,0.0000131696725],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978418,0.0001850459,0.00038997058,0.00047700663,0.00045203735,0.00065415667],"domain_scores_gemma":[0.99935603,0.00011654384,0.000077165445,0.00016705881,0.0000589629,0.00022422987],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00054836954,0.00029810885,0.00041139591,0.00029479433,0.0002741797,0.00035432895,0.00019675311,0.00017378997,0.000028360746],"category_scores_gemma":[0.00012567047,0.00028852062,0.0000662287,0.0010760543,0.00015861857,0.0004107299,0.00019517059,0.0007825579,0.000003866841],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002068302,0.0003320136,0.002119713,0.0002823388,0.0003598253,0.000020132118,0.0007790406,0.00023164679,0.19711402,0.0004414175,0.00019383068,0.7979192],"study_design_scores_gemma":[0.015885042,0.0071324185,0.0014843206,0.0007247159,0.000105689345,0.000012348111,0.011706877,0.64921314,0.2906692,0.0024326649,0.018236313,0.0023972518],"about_ca_topic_score_codex":0.00001178532,"about_ca_topic_score_gemma":0.0000016968697,"teacher_disagreement_score":0.7955219,"about_ca_system_score_codex":0.0006439574,"about_ca_system_score_gemma":0.000021324926,"threshold_uncertainty_score":0.99995667},"labels":[],"label_agreement":null},{"id":"W3010881143","doi":"10.22215/etd/2011-08815","title":"Jitter transfer and jitter tolerance analysis of bang-bang clock and data recovery circuits","year":2011,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Humanities; Art; Auteur theory; Art history","score_opus":0.027184175269733574,"score_gpt":0.2576305963774431,"score_spread":0.23044642110770955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3010881143","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9651997,0.0067274272,0.015465394,0.000014883037,0.00046091547,0.0002533694,0.00038592416,0.0003183198,0.011174065],"genre_scores_gemma":[0.98610353,0.0060456535,0.0011990992,0.00006760889,0.000038280625,0.00002654961,0.0018171511,0.00006081468,0.004641303],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9989994,0.000006935568,0.00030660015,0.0003906906,0.00011525359,0.00018108064],"domain_scores_gemma":[0.9992553,0.00003506645,0.000035152814,0.0006166459,0.000030517256,0.000027324731],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000063530315,0.00025283842,0.00048769155,0.00033902956,0.000027841546,0.00002098522,0.0002994895,0.00026735535,0.00019246711],"category_scores_gemma":[0.000011037113,0.00022887057,0.00005381617,0.0002734392,0.000039673607,0.00026592865,0.00004009967,0.00019617348,0.000002418741],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001612134,0.00015637242,0.026862297,0.0045713116,0.013929667,0.000032660373,0.0037871974,0.0023956103,0.01431857,0.0022194025,0.009105684,0.92246],"study_design_scores_gemma":[0.0054318565,0.0008343014,0.5811969,0.0031180212,0.031473216,0.000030129411,0.010243895,0.0879257,0.15535705,0.00785961,0.10548158,0.011047743],"about_ca_topic_score_codex":0.000029453262,"about_ca_topic_score_gemma":0.00038929263,"teacher_disagreement_score":0.9114123,"about_ca_system_score_codex":0.000010009502,"about_ca_system_score_gemma":0.0000053633794,"threshold_uncertainty_score":0.9333071},"labels":[],"label_agreement":null},{"id":"W3011502941","doi":"10.22215/etd/2006-08323","title":"A 0.18 um CMOS half-rate clock and data recovery circuit with reference-less dual loop","year":2006,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Heritage","funders":"","keywords":"Dual (grammatical number); CMOS; Dual loop; Loop (graph theory); Computer science; Electrical engineering; Mathematics; Engineering; Art; Combinatorics; Literature","score_opus":0.05262093951523643,"score_gpt":0.27354727305529203,"score_spread":0.22092633354005559,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3011502941","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5493206,0.0051285834,0.010111195,0.000045477875,0.0014504195,0.0010595995,0.00081583,0.0037302736,0.42833805],"genre_scores_gemma":[0.74520004,0.007934168,0.011692391,0.00008260125,0.00033457568,0.00028539303,0.0390695,0.00045147745,0.19494988],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9986899,0.0000090711255,0.0002860941,0.0005263619,0.0001755985,0.0003129845],"domain_scores_gemma":[0.9989474,0.0000419495,0.000085841115,0.0008403315,0.000048880054,0.000035590285],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00007462633,0.0003837988,0.0003532648,0.00014348165,0.000070626,0.00008549479,0.0004250854,0.00037364007,0.00008608158],"category_scores_gemma":[0.000023024257,0.0003174435,0.000016792694,0.00016800633,0.00004273395,0.00033395036,0.00009325359,0.00043036722,0.000018791843],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004681629,0.00029042322,0.0022520663,0.004890363,0.0018843582,0.0003846275,0.00028569912,0.007257756,0.0045415806,0.02994041,0.14277408,0.80503047],"study_design_scores_gemma":[0.0090241,0.0024198412,0.023672115,0.0067597697,0.0024727853,0.0002802209,0.030884624,0.025872298,0.04606601,0.052524935,0.7833493,0.016674038],"about_ca_topic_score_codex":0.00013527236,"about_ca_topic_score_gemma":0.0019933234,"teacher_disagreement_score":0.7883564,"about_ca_system_score_codex":0.000046632973,"about_ca_system_score_gemma":0.00003472864,"threshold_uncertainty_score":0.99992776},"labels":[],"label_agreement":null},{"id":"W3011681886","doi":"10.22215/etd/2012-09754","title":"DLL-based fractional-N frequency synthesizers","year":2012,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Computer science; Physics; Mathematics","score_opus":0.01032504128007977,"score_gpt":0.24664336094910563,"score_spread":0.23631831966902586,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3011681886","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032693844,0.0053315964,0.03620823,0.00007054349,0.007751067,0.0005059175,0.000055945424,0.006867015,0.91051584],"genre_scores_gemma":[0.9650703,0.00029768475,0.01470099,0.00004634679,0.00020458519,0.00020402638,0.0008668638,0.00012592452,0.018483253],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999267,0.0000041570934,0.0001839793,0.00013970806,0.00016511657,0.00024008304],"domain_scores_gemma":[0.99958736,0.000063914165,0.000044947225,0.00023777095,0.000030411284,0.000035604604],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000038698636,0.00023239871,0.00017838365,0.00014325387,0.000048082795,0.000013488063,0.00017230408,0.00035549595,0.0018691397],"category_scores_gemma":[0.000046282927,0.00021628749,0.00006782115,0.000099021614,0.000016094715,0.00014026582,0.0000042382735,0.00032398594,0.00031311248],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014397691,0.00068718503,0.007512295,0.005609522,0.002221516,0.00006160429,0.0006378149,0.036174584,0.08845416,0.09861008,0.103110574,0.65677667],"study_design_scores_gemma":[0.0013867031,0.00016089376,0.023780853,0.0012557779,0.0007473143,0.000010378826,0.005680402,0.0089250775,0.47103047,0.04011808,0.44046,0.0064440565],"about_ca_topic_score_codex":0.000011152599,"about_ca_topic_score_gemma":0.00003524511,"teacher_disagreement_score":0.9323765,"about_ca_system_score_codex":0.000094993025,"about_ca_system_score_gemma":0.000019695131,"threshold_uncertainty_score":0.9990433},"labels":[],"label_agreement":null},{"id":"W3015749170","doi":"10.1109/isscc19947.2020.9063130","title":"6.3 A 10-to-112Gb/s DSP-DAC-Based Transmitter with 1.2V<sub>ppd</sub> Output Swing in 7nm FinFET","year":2020,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Muscular Dystrophy Canada; University of Alberta","funders":"","keywords":"Transmitter; Computer science; Electronic engineering; Scalability; Bandwidth (computing); Lookup table; Swing; Digital signal processing; Computer hardware; Electrical engineering; Embedded system; Channel (broadcasting); Engineering; Telecommunications","score_opus":0.014756142159308552,"score_gpt":0.1947607834865383,"score_spread":0.18000464132722976,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3015749170","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5944097,0.00015539593,0.38759488,0.005117231,0.000113937494,0.00058442354,0.00001677441,0.0031805844,0.008827077],"genre_scores_gemma":[0.98798496,0.000014645164,0.010068972,0.001544428,0.000038444723,0.00007991106,0.0000069657076,0.000060736616,0.00020091367],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988056,0.000008975551,0.0002610454,0.00031418365,0.00018444695,0.00042578747],"domain_scores_gemma":[0.99957347,0.000037980622,0.00001870043,0.00025124804,0.000019804476,0.00009878943],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000052776704,0.00026524434,0.0002655088,0.00014340699,0.000036035515,0.00003061938,0.00025793436,0.00010504874,0.00020930264],"category_scores_gemma":[0.00003143339,0.00022192544,0.000048632322,0.00046272337,0.000037948343,0.00015716517,0.00003991935,0.0002602059,0.00031372675],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003010768,0.00017908111,0.004314273,0.00063475064,0.00018508342,0.00031755076,0.0014923661,0.668124,0.08149394,0.0005611972,0.027757062,0.21463957],"study_design_scores_gemma":[0.0040456248,0.00096062495,0.002378518,0.0003345077,0.00005398829,0.000005991953,0.00060473965,0.16462314,0.6802993,0.00029389525,0.14465272,0.0017469715],"about_ca_topic_score_codex":0.0000045605875,"about_ca_topic_score_gemma":0.00003765777,"teacher_disagreement_score":0.5988053,"about_ca_system_score_codex":0.000058203892,"about_ca_system_score_gemma":0.000017344111,"threshold_uncertainty_score":0.90498567},"labels":[],"label_agreement":null},{"id":"W3030588834","doi":"10.1049/iet-cds.2020.0039","title":"All‐digital power‐efficient integrating frequency difference‐to‐digital converter for GHz frequency‐locking","year":2020,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Digitally controlled oscillator; Electronic engineering; Electrical engineering; Frequency band; Phase-locked loop; Engineering; Frequency synthesizer; Phase noise; Power (physics); Digital down converter; Time-to-digital converter; Computer science; Jitter; Physics; Variable-frequency oscillator; Digital signal processing; Digital signal; Clock signal","score_opus":0.026388426458443602,"score_gpt":0.2417972956687739,"score_spread":0.21540886921033028,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3030588834","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54870063,0.0023311905,0.42112416,0.0004083847,0.0034364013,0.002239734,0.0007057688,0.0035902448,0.017463466],"genre_scores_gemma":[0.9986156,0.0000067205397,0.00042753931,0.00028127275,0.0002275392,0.00023066188,0.00006507649,0.00009078921,0.00005480536],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975769,0.000012198569,0.0007346718,0.0005817824,0.0003718577,0.000722618],"domain_scores_gemma":[0.9989617,0.00015947722,0.00014015396,0.0003843143,0.00013411185,0.00022027918],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0000941646,0.00047648486,0.00054883555,0.00013003728,0.00011857627,0.00066172355,0.0007107451,0.00019218572,0.000012036805],"category_scores_gemma":[0.00021794325,0.0004263262,0.00014132078,0.00037050172,0.000059740567,0.0003997478,0.00009931467,0.0002938401,0.00012492147],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004860706,0.00049667375,0.1315488,0.008413259,0.0027191716,0.00028678586,0.03415292,0.07551175,0.07574404,0.058082417,0.005044131,0.60795146],"study_design_scores_gemma":[0.0055766166,0.0032944854,0.004150254,0.0058768364,0.00037861327,0.00027903388,0.05692601,0.7557722,0.0075716465,0.00681058,0.1433781,0.009985657],"about_ca_topic_score_codex":0.0000124119415,"about_ca_topic_score_gemma":0.0000076193955,"teacher_disagreement_score":0.6802604,"about_ca_system_score_codex":0.00017662547,"about_ca_system_score_gemma":0.00003146592,"threshold_uncertainty_score":0.99981886},"labels":[],"label_agreement":null},{"id":"W3036312028","doi":"10.22215/etd/2019-13675","title":"5.75-7.14 GHz All Digital Phase Locked Loop MATLAB model with Novel Filter-to-DCO Frequency Decoder.","year":2019,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"MATLAB; Phase-locked loop; Debugging; Electronic engineering; Filter (signal processing); Computer science; Electronic circuit; Engineering; Electrical engineering; Phase noise","score_opus":0.018296107604842075,"score_gpt":0.27189671007302946,"score_spread":0.2536006024681874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3036312028","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28631642,0.00035242864,0.6371043,0.00003910546,0.0009187984,0.0011371279,0.00080603344,0.0028602066,0.07046561],"genre_scores_gemma":[0.79385084,0.00018962161,0.09049173,0.00018856031,0.00008530905,0.00032668415,0.005558783,0.00043501917,0.108873464],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99809784,0.0000019742251,0.00044339552,0.000550719,0.0003438394,0.0005622272],"domain_scores_gemma":[0.99895024,0.00003144462,0.000097863594,0.0007017604,0.000113621274,0.00010507075],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000031439544,0.000651027,0.00051972433,0.00027277472,0.00004916007,0.00014589679,0.0005775431,0.00042920545,0.00014331784],"category_scores_gemma":[0.000032801432,0.0005457903,0.00009000459,0.00022727832,0.000029871038,0.0005097671,0.000054282325,0.00045844322,0.00024947012],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00073208375,0.0017244177,0.0003147566,0.002882921,0.0023864238,0.00011987499,0.0026155193,0.72406626,0.05236172,0.007472048,0.040944133,0.16437984],"study_design_scores_gemma":[0.0107323965,0.0017350615,0.00007613777,0.0017371179,0.00052794034,0.00005323801,0.0052532246,0.88182944,0.066885754,0.0072341617,0.016401734,0.007533815],"about_ca_topic_score_codex":0.000012045494,"about_ca_topic_score_gemma":0.000050111936,"teacher_disagreement_score":0.54661256,"about_ca_system_score_codex":0.0001387938,"about_ca_system_score_gemma":0.0000430612,"threshold_uncertainty_score":0.99969935},"labels":[],"label_agreement":null},{"id":"W3041983244","doi":"10.1109/tns.2020.3008142","title":"Single-Event Effects Characterization of <i>LC</i>-VCO PLLs in a 28-nm CMOS Technology","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Nuclear Science","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage-controlled oscillator; Phase-locked loop; CMOS; PLL multibit; Jitter; LC circuit; Varicap; Electronic engineering; Materials science; Inductor; Phase noise; Voltage; Engineering; Electrical engineering; Physics; Capacitor; Capacitance","score_opus":0.009856866489898978,"score_gpt":0.21084028690969236,"score_spread":0.2009834204197934,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3041983244","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86631334,0.000010399707,0.1320491,0.0004348631,0.00032799307,0.00019661714,0.000008148177,0.0005422029,0.00011735594],"genre_scores_gemma":[0.99724865,0.000063302236,0.0025485756,0.00009398151,0.000006085177,0.0000137439665,1.3607428e-7,0.000017341961,0.000008197095],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991635,0.0000065320774,0.00020567718,0.00022272629,0.00017806704,0.0002234657],"domain_scores_gemma":[0.9996854,0.000017425706,0.00003840751,0.00019263494,0.00002475743,0.00004135606],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006100625,0.0001117754,0.00014794903,0.0003094337,0.00007387344,0.0000151438135,0.00033853817,0.00007810675,0.000018648598],"category_scores_gemma":[0.000017993509,0.000114401475,0.000028277957,0.0015253786,0.00029477934,0.00026749386,0.00000452697,0.00020987302,0.000031428408],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008827464,0.00006977131,0.000013474726,0.000042978314,0.000004552516,0.0000032380462,0.0002163489,0.021500943,0.89373195,0.0000760986,0.0000034794482,0.084328346],"study_design_scores_gemma":[0.00030823704,0.00032937038,0.00022251152,0.00009272429,0.0000076248384,0.0000032727362,0.00013690458,0.11537875,0.8820958,0.00006289215,0.0011853704,0.00017654731],"about_ca_topic_score_codex":0.0000010514269,"about_ca_topic_score_gemma":0.0000013532298,"teacher_disagreement_score":0.13093531,"about_ca_system_score_codex":0.00007292296,"about_ca_system_score_gemma":0.000012990831,"threshold_uncertainty_score":0.4665157},"labels":[],"label_agreement":null},{"id":"W3046126219","doi":"10.1109/lssc.2020.3012916","title":"56/28-Gb/s PAM4/PAM2 Impedance-Modulated Transmitter Enabling 44-dB/58-dB Loss Compensation at 14 GHz in a 7-nm FinFET Transceiver","year":2020,"lang":"en","type":"article","venue":"IEEE Solid-State Circuits Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"Transmitter; Transceiver; Compensation (psychology); Multi-mode optical fiber; Electrical engineering; Electrical impedance; Channel (broadcasting); Electronic engineering; Modulation (music); Computer science; Output impedance; Telecommunications; Physics; Wireless; Acoustics; Engineering; Optical fiber","score_opus":0.020703846369938893,"score_gpt":0.23571304825095168,"score_spread":0.2150092018810128,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3046126219","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93711495,0.00024537888,0.056708742,0.0030648918,0.0007378156,0.00059656054,0.00011185948,0.0011905795,0.00022923232],"genre_scores_gemma":[0.99395084,0.0005105901,0.00021008716,0.004843747,0.00016509688,0.000074683274,0.000063082494,0.00013224487,0.000049596347],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99704695,0.00006018369,0.0007760589,0.00069735537,0.00041856943,0.0010008839],"domain_scores_gemma":[0.9991713,0.000082081475,0.00010955054,0.0004203956,0.000055143406,0.00016149702],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00015222756,0.0005758131,0.00061290304,0.00027604366,0.0001428536,0.000073048155,0.0005017877,0.00022904917,0.00010817446],"category_scores_gemma":[0.000031498756,0.0006273135,0.0002567661,0.0006638991,0.00018928613,0.000536049,0.000031415955,0.00069456274,0.00014178181],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003561933,0.00003712062,0.00095004926,0.00028192753,0.00018619843,0.00026176116,0.0048889117,0.37238652,0.60379267,0.000010820795,0.001985028,0.0151833845],"study_design_scores_gemma":[0.014383033,0.00039005434,0.014744462,0.0009785021,0.00036744174,0.00009349245,0.00090850476,0.19835012,0.7182102,0.0013949525,0.044468965,0.0057102717],"about_ca_topic_score_codex":0.000017755901,"about_ca_topic_score_gemma":0.000037996237,"teacher_disagreement_score":0.17403638,"about_ca_system_score_codex":0.0003403855,"about_ca_system_score_gemma":0.000019708028,"threshold_uncertainty_score":0.9996178},"labels":[],"label_agreement":null},{"id":"W3048325215","doi":"10.1109/newcas49341.2020.9159782","title":"A Pulse injection background calibration technique for charge pump PLLs","year":2020,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Phase-locked loop; Integrator; Charge pump; Calibration; Control theory (sociology); Voltage; Pulse (music); Electronic engineering; Computer science; Phase frequency detector; Physics; Engineering; Capacitor; Electrical engineering; Jitter; Control (management)","score_opus":0.03267976580582994,"score_gpt":0.25962251348139675,"score_spread":0.22694274767556682,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3048325215","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0034385007,0.0000330376,0.9911394,0.00035040386,0.000119680684,0.00044082152,0.0000109838375,0.0014228481,0.0030443387],"genre_scores_gemma":[0.9621949,0.000054035787,0.036332868,0.0002828396,0.0001255611,0.00047318335,0.000030733652,0.00003185725,0.00047401688],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996004,0.0000024812996,0.00011562414,0.00011108333,0.000046037083,0.0001243756],"domain_scores_gemma":[0.99985445,0.000013647641,0.00001318491,0.00008182946,0.000012737047,0.000024177512],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000029244278,0.00008459501,0.00008014179,0.000032547843,0.000035845133,0.000017554314,0.00007496639,0.000076608645,0.00013339613],"category_scores_gemma":[0.000020044581,0.00007800885,0.000025353409,0.00010033347,0.000012251172,0.00022629763,0.000019628591,0.00007239017,0.00002039172],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051392937,0.00004964954,0.0001848448,0.00041428357,0.00008703165,0.0000024410185,0.00032711282,0.004549126,0.899688,0.030780585,0.022597913,0.04126763],"study_design_scores_gemma":[0.00021783027,0.00016720966,0.000014348568,0.000008978446,0.000007461136,0.0000023977127,0.00016943022,0.088062875,0.87971497,0.0022864356,0.02915644,0.0001916455],"about_ca_topic_score_codex":0.0000019172783,"about_ca_topic_score_gemma":0.0000016982589,"teacher_disagreement_score":0.9587564,"about_ca_system_score_codex":0.000028295795,"about_ca_system_score_gemma":0.0000033115712,"threshold_uncertainty_score":0.31811085},"labels":[],"label_agreement":null},{"id":"W3082079604","doi":"10.15760/etd.7422","title":"Design of a 7-MHz Portable Direct Conversion Transceiver with Digitally Controlled Keying","year":2000,"lang":"en","type":"report","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Transceiver; Transmitter; Amplifier; Electrical engineering; Keying; Microcontroller; Digitally controlled oscillator; Engineering; Frequency-shift keying; Electronic engineering; Universal asynchronous receiver/transmitter; Power (physics); Computer science; Radio frequency; Local oscillator; CMOS; Variable-frequency oscillator; Physics","score_opus":0.02054798630002226,"score_gpt":0.22389701950191776,"score_spread":0.2033490332018955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3082079604","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009874656,0.0029424247,0.15442772,0.000006989936,0.00032764213,0.0012028527,0.000046720113,0.0015537689,0.83850443],"genre_scores_gemma":[0.9040558,0.021542756,0.01453633,0.000016078196,0.00007313741,0.0001941529,0.000104465376,0.00021479711,0.05926252],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99841684,0.000010204207,0.00048147282,0.00027317854,0.0005019732,0.000316357],"domain_scores_gemma":[0.9992642,0.00010765161,0.0001310367,0.00033895505,0.00012039562,0.000037785114],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016490457,0.00038476588,0.0010069504,0.00019650978,0.0000359864,0.0000213567,0.00022686632,0.00029420885,0.0005528895],"category_scores_gemma":[0.000025547335,0.00027445648,0.00012508252,0.00016275229,0.00008985403,0.00017752121,0.000013624527,0.00024961738,0.000010560903],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0024847188,0.00033842796,0.0008900054,0.0033124255,0.005941345,0.0003827186,0.0002514488,0.8677915,0.0036365788,0.000049415237,0.037436638,0.07748479],"study_design_scores_gemma":[0.0294927,0.0025776431,0.00015658856,0.0055073523,0.0029042228,0.00028213588,0.00080789166,0.03757391,0.07328513,0.0005326238,0.84092826,0.005951514],"about_ca_topic_score_codex":0.000033926288,"about_ca_topic_score_gemma":0.000004162155,"teacher_disagreement_score":0.9030683,"about_ca_system_score_codex":0.00012733968,"about_ca_system_score_gemma":0.00016172761,"threshold_uncertainty_score":0.99997073},"labels":[],"label_agreement":null},{"id":"W3083045950","doi":"10.1109/mwscas48704.2020.9184572","title":"A Survey of Optical and Electronic Delay Lines with a Case Study on Using Optical Delay Lines in 65 nm CMOS Optical Receivers","year":2020,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"CMOS; Silicon photonics; Photonics; Synchronization (alternating current); Electronic engineering; Optical performance monitoring; 3D optical data storage; Optical power; Optical transistor; Propagation delay; Optical switch; Computer science; Optoelectronics; Electrical engineering; Telecommunications; Materials science; Optics; Physics; Engineering; Voltage; Wavelength-division multiplexing; Transistor; Laser","score_opus":0.045346530948745016,"score_gpt":0.2919488824889917,"score_spread":0.24660235154024668,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3083045950","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9772009,0.0001311728,0.021789797,0.000085557665,0.000030694184,0.00034717345,0.000004498809,0.000227961,0.00018224341],"genre_scores_gemma":[0.98662186,0.000054579978,0.013217311,0.000029670691,0.000021105852,0.000014414047,0.0000025982301,0.000032491494,0.0000059873605],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986785,0.00003204894,0.00035240792,0.00033483087,0.0001901438,0.00041203364],"domain_scores_gemma":[0.99935275,0.00027382802,0.000026491003,0.00019300752,0.000052150837,0.00010174182],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019807645,0.00024940513,0.00039086136,0.00010659393,0.000037274633,0.000022021333,0.00013667633,0.0001255673,0.000008101486],"category_scores_gemma":[0.00028584996,0.00019159097,0.000022767046,0.00045914657,0.00014824996,0.000118661235,0.00009952346,0.0004146001,0.000002151335],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003334029,0.00319571,0.40027678,0.00051453867,0.0015764807,0.017383168,0.0037173193,0.47703966,0.014126493,0.007490038,0.00013120173,0.07121459],"study_design_scores_gemma":[0.006986699,0.009725792,0.02021946,0.00021142328,0.00027137532,0.0015577087,0.013643047,0.9257172,0.019819522,0.00012412142,0.000097389,0.0016262834],"about_ca_topic_score_codex":0.00012766165,"about_ca_topic_score_gemma":0.00089320535,"teacher_disagreement_score":0.4486775,"about_ca_system_score_codex":0.000068559886,"about_ca_system_score_gemma":0.000037916063,"threshold_uncertainty_score":0.7812853},"labels":[],"label_agreement":null},{"id":"W3106433277","doi":"10.1049/iet-cds.2020.0026","title":"Fine resolution delay tuning method to improve the linearity of an unbalanced time‐to‐digital converter on a Xilinx FPGA","year":2020,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Linearity; Least significant bit; Routing (electronic design automation); Differential nonlinearity; Computer hardware; Embedded system; Electronic engineering; Engineering","score_opus":0.01969641637413162,"score_gpt":0.258017094736356,"score_spread":0.23832067836222437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3106433277","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30643937,0.000837069,0.67827153,0.0011021493,0.001514479,0.0026482984,0.0005503917,0.002231446,0.006405271],"genre_scores_gemma":[0.99833184,0.0000019060399,0.0009831154,0.00024512314,0.00018035618,0.00007007302,0.000020220026,0.00003595616,0.00013143472],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986376,0.000050814808,0.00041759538,0.00033045938,0.0002590493,0.00030444926],"domain_scores_gemma":[0.9991479,0.00013544582,0.00009217542,0.00041779503,0.000088667985,0.000118047334],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026113467,0.0002199733,0.00035762353,0.00007203011,0.000063920714,0.000085047264,0.00045856592,0.00011469216,0.0000134870215],"category_scores_gemma":[0.000118393305,0.00016915203,0.00005275213,0.00040242684,0.000028458946,0.0002409963,0.00008586291,0.00022273112,0.00021260572],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011332413,0.000120585835,0.0007899312,0.001162362,0.00041589784,0.00003051695,0.0037933383,0.33311597,0.121749245,0.0006896924,0.0033757403,0.5346434],"study_design_scores_gemma":[0.00071214815,0.0011024748,0.00044279543,0.0004035043,0.000054433418,0.000016823808,0.0010311039,0.8952142,0.021519896,0.000062937426,0.07879484,0.00064485194],"about_ca_topic_score_codex":0.00002193099,"about_ca_topic_score_gemma":0.000008826732,"teacher_disagreement_score":0.69189245,"about_ca_system_score_codex":0.00006427471,"about_ca_system_score_gemma":0.000015395683,"threshold_uncertainty_score":0.6897819},"labels":[],"label_agreement":null},{"id":"W3109138145","doi":"10.1109/jssc.2020.3036981","title":"10-to-112-Gb/s DSP-DAC-Based Transmitter in 7-nm FinFET With Flex Clocking Architecture","year":2020,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"SerDes; Phase-locked loop; Jitter; Swing; Transmitter; Digital signal processing; Computer science; Lookup table; Computer hardware; Electronic engineering; Bandwidth (computing); PLL multibit; Embedded system; Engineering; Telecommunications; Channel (broadcasting)","score_opus":0.018983702417754416,"score_gpt":0.23840790336730927,"score_spread":0.21942420094955487,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3109138145","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.63291836,0.00035952905,0.36328855,0.0018607244,0.00032565862,0.00028763432,0.00005360144,0.00027472412,0.00063124514],"genre_scores_gemma":[0.9970197,0.00007023061,0.001756723,0.0008407649,0.00017466128,0.000008619067,0.0000018211313,0.00006572996,0.00006173035],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983289,0.000026325186,0.00059313973,0.00020585033,0.00036773446,0.00047802058],"domain_scores_gemma":[0.99933416,0.000058609843,0.00014169341,0.00018262274,0.000091102185,0.00019183857],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00014680611,0.00029979565,0.000468931,0.0003207158,0.000044570632,0.000037226346,0.0004318621,0.000101208476,0.00010386048],"category_scores_gemma":[0.0000455321,0.00024690223,0.00009969916,0.0004982703,0.00006011748,0.0002012382,0.000015363714,0.00073372107,0.00003109929],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000089918154,0.00003924026,0.0005093794,0.00015867052,0.00008857426,0.00042727153,0.0012945983,0.90111715,0.021288723,0.0000039019496,0.0012333207,0.07374926],"study_design_scores_gemma":[0.019014426,0.0068024215,0.011375168,0.004630022,0.00035627437,0.0007246051,0.0013011511,0.058107622,0.6583071,0.0037795708,0.23097913,0.004622508],"about_ca_topic_score_codex":0.0000010915605,"about_ca_topic_score_gemma":0.000011398316,"teacher_disagreement_score":0.84300953,"about_ca_system_score_codex":0.000100769816,"about_ca_system_score_gemma":0.000057618996,"threshold_uncertainty_score":0.99999833},"labels":[],"label_agreement":null},{"id":"W3129408886","doi":"10.36227/techrxiv.14067713.v1","title":"A Very Low-phase-noise CMOS Ring VCO Intended for Sensor Interfaces","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Mitacs; CMC Microsystems","keywords":"Voltage-controlled oscillator; Phase noise; dBc; CMOS; Electrical engineering; Electronic engineering; Voltage; Linearity; Noise (video); Offset (computer science); Materials science; Engineering; Computer science","score_opus":0.02631996283072424,"score_gpt":0.2940780407618278,"score_spread":0.26775807793110357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3129408886","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49773636,0.0015691429,0.48898724,0.00011644355,0.002915357,0.00081678235,0.00010441104,0.003358401,0.0043958644],"genre_scores_gemma":[0.9362424,0.0006810588,0.060795832,0.00004880083,0.00014676285,0.00043123745,0.00011224195,0.00010005808,0.0014415799],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985758,0.000008792725,0.00040476315,0.00047671044,0.00012872783,0.0004052052],"domain_scores_gemma":[0.9990746,0.0000882877,0.000067569345,0.00063333724,0.00008885239,0.00004734616],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00008189536,0.0004138663,0.00048845314,0.00015647961,0.000050664803,0.00012052531,0.00045070445,0.00037131377,0.00012660194],"category_scores_gemma":[0.00015469604,0.00039820818,0.00016871201,0.00009233796,0.000063787396,0.00012437534,0.0008472378,0.00061531895,0.000016282564],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027993438,0.0007459875,0.00022524685,0.012693153,0.0033379204,0.00021351762,0.0022239038,0.30754545,0.17577437,0.0028646586,0.013871961,0.4802239],"study_design_scores_gemma":[0.001811723,0.00012906436,0.000015636815,0.001637781,0.00013627672,0.000014347806,0.0053938776,0.18657742,0.7860504,0.0042799986,0.012458157,0.0014953144],"about_ca_topic_score_codex":0.000009244451,"about_ca_topic_score_gemma":0.0000154912,"teacher_disagreement_score":0.61027604,"about_ca_system_score_codex":0.00015690809,"about_ca_system_score_gemma":0.000026100171,"threshold_uncertainty_score":0.999847},"labels":[],"label_agreement":null},{"id":"W3133570290","doi":"10.1109/isscc42613.2021.9365853","title":"8.8 A 112Gb/s PAM-4 Low-Power 9-Tap Sliding-Block DFE in a 7nm FinFET Wireline Receiver","year":2021,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"Wireline; Equalization (audio); Computer science; Block (permutation group theory); Electronic engineering; Noise (video); EMI; Power (physics); Engineering; Electromagnetic interference; Channel (broadcasting); Telecommunications; Wireless; Mathematics","score_opus":0.006528284631154532,"score_gpt":0.21214134907833934,"score_spread":0.2056130644471848,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3133570290","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9196743,0.0019551506,0.0100061875,0.00075244106,0.001217103,0.00032928618,0.000020185942,0.0025208932,0.06352449],"genre_scores_gemma":[0.98882174,0.00089454796,0.0063964184,0.0001850338,0.0000355858,0.00005095979,0.000010762467,0.000034709883,0.003570217],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99897105,0.000010002307,0.0002793844,0.0002507415,0.00013661743,0.00035220876],"domain_scores_gemma":[0.99949056,0.000041714808,0.000020852302,0.0003643451,0.00004266155,0.00003984609],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006981263,0.0001906925,0.0002197702,0.00010592468,0.00003243744,0.00002338181,0.00017471165,0.00014137146,0.00076191226],"category_scores_gemma":[0.00012206108,0.00017928462,0.00005098089,0.00039738987,0.00002705267,0.00014475215,0.00012798347,0.00026717826,0.00017117825],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013041685,0.002347681,0.058881123,0.001186595,0.00092058466,0.0050295023,0.00310462,0.15320054,0.23087132,0.056955155,0.25985453,0.22751793],"study_design_scores_gemma":[0.0044398424,0.00023154919,0.012350974,0.0006166798,0.000058382604,0.0001299304,0.002911016,0.050317287,0.30288002,0.00743098,0.6160316,0.0026017833],"about_ca_topic_score_codex":0.000005817646,"about_ca_topic_score_gemma":0.00007911313,"teacher_disagreement_score":0.35617706,"about_ca_system_score_codex":0.00008172834,"about_ca_system_score_gemma":0.000016919426,"threshold_uncertainty_score":0.8342405},"labels":[],"label_agreement":null},{"id":"W3134442222","doi":"","title":"Custom FPGA Data Acquisition for Experimental Astrophysics","year":2018,"lang":"en","type":"article","venue":"URSCA Proceedings","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Lethbridge","funders":"","keywords":"Universal asynchronous receiver/transmitter; Field-programmable gate array; Computer science; Embedded system; Baud; USB; Computer hardware; Data acquisition; Interface (matter); Serial communication; Asynchronous communication; Transmission (telecommunications); Software; Operating system","score_opus":0.03182327391122959,"score_gpt":0.285754211181699,"score_spread":0.25393093727046945,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3134442222","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.81953305,0.0006405642,0.15500598,0.00021894142,0.001703432,0.00087712536,0.00024104456,0.004178834,0.01760105],"genre_scores_gemma":[0.9644724,0.000013341384,0.03477055,0.00003478445,0.00047934218,0.00004493053,0.000052828655,0.000033084838,0.00009870519],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99937105,3.3398715e-7,0.000105674255,0.00020987552,0.00009012998,0.00022292735],"domain_scores_gemma":[0.99971724,0.0000057782863,0.00002476406,0.00017369431,0.000052889336,0.000025612873],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000038651826,0.000119180324,0.00009408951,0.000039745522,0.00009886001,0.000041555002,0.0003843133,0.000058596772,0.000032029933],"category_scores_gemma":[0.000013054535,0.000117853655,0.0000181592,0.000094977135,0.00007334092,0.0005137055,0.00015574254,0.00005991147,0.00004271311],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011664576,0.00018971082,0.00023491333,0.00023477024,0.0001563939,0.0000012620591,0.0013590847,0.00007605731,0.56525314,0.021093797,0.25298387,0.15830037],"study_design_scores_gemma":[0.00047699932,0.00032737092,0.000046329253,0.00004161594,0.000022114482,0.000005094403,0.0012695276,0.023741802,0.7816234,0.0028066605,0.1893299,0.00030918003],"about_ca_topic_score_codex":4.872397e-7,"about_ca_topic_score_gemma":1.09766546e-7,"teacher_disagreement_score":0.21637027,"about_ca_system_score_codex":0.000045706183,"about_ca_system_score_gemma":0.0000029242183,"threshold_uncertainty_score":0.48059326},"labels":[],"label_agreement":null},{"id":"W3134443243","doi":"10.1049/cds2.12031","title":"Adaptive data‐transition decision feedback equaliser with edge emphasis","year":2021,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Equaliser; Baud; Jitter; Backplane; Channel (broadcasting); Computer science; Enhanced Data Rates for GSM Evolution; Electronic engineering; Engineering; Telecommunications; Computer hardware; Transmission (telecommunications)","score_opus":0.041821253327590485,"score_gpt":0.26181855749159316,"score_spread":0.21999730416400268,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3134443243","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17577277,0.022811731,0.7779194,0.00012344052,0.003389256,0.0008787801,0.0007271139,0.0026298487,0.015747637],"genre_scores_gemma":[0.9976123,0.00032445762,0.0014021496,0.000051355473,0.00017230958,0.000047949357,0.00020321787,0.000054572385,0.00013171352],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99839926,0.000038537713,0.00036506518,0.0004741922,0.0003697141,0.00035325286],"domain_scores_gemma":[0.9986357,0.00012436762,0.00007320505,0.00095550634,0.00014405407,0.00006715825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016836451,0.0002625875,0.00034396542,0.00008692185,0.00010232509,0.00012900654,0.00048016562,0.00015108347,0.000036311812],"category_scores_gemma":[0.000022757029,0.00022587721,0.00003615693,0.0004716426,0.000048458307,0.0007147579,0.00009131419,0.00018267172,0.00012252638],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009868004,0.00039731213,0.0034183343,0.0028096037,0.0019581292,0.0012370441,0.003646447,0.22632496,0.00647717,0.005881765,0.02133557,0.726415],"study_design_scores_gemma":[0.006359882,0.0007415767,0.0041133296,0.008243854,0.0008609782,0.0014928146,0.044045955,0.2312365,0.015484687,0.0015988859,0.68097144,0.0048500923],"about_ca_topic_score_codex":0.000023869034,"about_ca_topic_score_gemma":0.00014227426,"teacher_disagreement_score":0.8218395,"about_ca_system_score_codex":0.00009445939,"about_ca_system_score_gemma":0.000033749708,"threshold_uncertainty_score":0.92110056},"labels":[],"label_agreement":null},{"id":"W3139020270","doi":"10.5555/2133429.3256376","title":"Session details: Advances in timing analysis","year":2010,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Session (web analytics); Computer science; World Wide Web","score_opus":0.049824435776773646,"score_gpt":0.3109637071232823,"score_spread":0.26113927134650866,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3139020270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0326528,0.00003761224,0.9609269,0.0001082156,0.0010984027,0.00008705986,0.0000039236493,0.00031475205,0.0047703185],"genre_scores_gemma":[0.91419196,0.00015720619,0.08544154,0.00005129522,0.00007037838,0.000022243492,0.000009244827,0.00000928455,0.00004684119],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991862,0.00001642622,0.00022833768,0.00021318712,0.0001958162,0.00016000107],"domain_scores_gemma":[0.9995832,0.00010148775,0.000040969426,0.00018341465,0.00006268143,0.000028266566],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011906127,0.00014066586,0.00016615017,0.00044850202,0.000027566592,0.00006217964,0.00036410207,0.00007480201,0.00021937377],"category_scores_gemma":[0.00002434594,0.00012871558,0.00004806997,0.000264072,0.000035649933,0.0003356038,0.00005385214,0.00030243568,0.000039644874],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036964684,0.00007702826,0.0039584558,0.00001190792,0.00020620161,0.000036301088,0.00012285607,0.46005416,0.009265483,0.040799662,0.00026515377,0.48516583],"study_design_scores_gemma":[0.00022956074,0.00003846101,0.0014887115,0.000041822976,0.000013345982,0.0000022718782,0.00002581739,0.98004615,0.0058472427,0.010198533,0.0018807437,0.0001873362],"about_ca_topic_score_codex":0.0000023744683,"about_ca_topic_score_gemma":0.000027707345,"teacher_disagreement_score":0.88153917,"about_ca_system_score_codex":0.000039882343,"about_ca_system_score_gemma":0.000010911785,"threshold_uncertainty_score":0.5248869},"labels":[],"label_agreement":null},{"id":"W3141117849","doi":"10.1109/date.2007.364677","title":"Method for Reducing Jitter in Multi-Gigahertz ATE","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"IBM (Canada)","funders":"","keywords":"Jitter; Computer science; Reduction (mathematics); Electronic engineering; SIGNAL (programming language); Engineering; Mathematics; Telecommunications","score_opus":0.040335974275324135,"score_gpt":0.34990175544353547,"score_spread":0.3095657811682113,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3141117849","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021748802,0.00008791242,0.9740138,0.00005297822,0.000157117,0.00013525272,0.0000011336746,0.00049433566,0.0033086597],"genre_scores_gemma":[0.18548183,0.000017641803,0.8132781,0.00006400665,0.000018971567,0.000019411213,0.0000013947241,0.000016699063,0.0011019863],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99948364,0.0000022075565,0.00014520214,0.00010420134,0.000033810047,0.00023091078],"domain_scores_gemma":[0.99978703,0.000068407484,0.000008995528,0.000112933245,0.000008541891,0.000014108304],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022958191,0.00007644323,0.00008788116,0.000085486405,0.000015956615,0.0000054436164,0.000085396794,0.000059189624,0.000022370803],"category_scores_gemma":[0.000026864771,0.00006663187,0.000021364243,0.00009922809,0.000009756762,0.0000683279,0.000021928372,0.000080112535,0.000008375681],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001501624,0.00003846335,0.0013229371,0.00007518817,0.000028918175,0.000008463837,0.000306827,0.02013722,0.048918225,0.0022396296,0.0016654998,0.9252436],"study_design_scores_gemma":[0.001525309,0.000055946763,0.0030005719,0.00006536314,0.000009637252,0.0000050455715,0.0010353582,0.31220692,0.5663961,0.003957226,0.11121582,0.00052669534],"about_ca_topic_score_codex":0.000010803878,"about_ca_topic_score_gemma":0.000045321565,"teacher_disagreement_score":0.9247169,"about_ca_system_score_codex":0.000040470964,"about_ca_system_score_gemma":0.0000013033201,"threshold_uncertainty_score":0.27171686},"labels":[],"label_agreement":null},{"id":"W3142463739","doi":"","title":"20 Gb/s referenceless quarter-rate PLL-based clock data recovery circuit in 130 nm CMOS technology","year":2008,"lang":"en","type":"article","venue":"International Conference Mixed Design of Integrated Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"CMOS; Phase-locked loop; Computer science; PLL multibit; Clock recovery; Electronic engineering; Quarter (Canadian coin); Engineering; Jitter; Clock signal","score_opus":0.1163543281358365,"score_gpt":0.2678925449342936,"score_spread":0.15153821679845708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3142463739","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28631872,0.001329904,0.7027774,0.00016155223,0.0019690925,0.0008032838,0.0007708668,0.000683568,0.0051856483],"genre_scores_gemma":[0.99842757,0.00062459195,0.00038600617,0.000015476237,0.000033649998,0.00010267392,0.00020875786,0.000028671855,0.00017258042],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979269,0.00009924096,0.000815143,0.00051156356,0.00029861712,0.00034853345],"domain_scores_gemma":[0.99855214,0.00016413826,0.0002076885,0.0006362969,0.0003837327,0.000056002114],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00039766778,0.00033455374,0.0005335512,0.00071958953,0.000062916784,0.00006615911,0.0011780013,0.00034259347,0.000050232997],"category_scores_gemma":[0.00021419793,0.0003026199,0.000032861033,0.00047631547,0.0002430081,0.00034820646,0.000084178784,0.0004605356,0.00001421961],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041277424,0.00097275904,0.039349344,0.0010514911,0.0017730766,0.00095980545,0.0012066297,0.15495822,0.3982914,0.1983258,0.013825125,0.18887356],"study_design_scores_gemma":[0.0028563244,0.00069366983,0.0019289933,0.0021835864,0.000048587615,0.00023095883,0.005097862,0.9432064,0.026098007,0.00987003,0.006337788,0.0014477379],"about_ca_topic_score_codex":0.00016564335,"about_ca_topic_score_gemma":0.000051053798,"teacher_disagreement_score":0.78824824,"about_ca_system_score_codex":0.00015593828,"about_ca_system_score_gemma":0.00018095555,"threshold_uncertainty_score":0.9999426},"labels":[],"label_agreement":null},{"id":"W3149986957","doi":"10.1109/date.2012.6176584","title":"Verifying jitter in an analog and mixed signal design using dynamic time warping","year":2012,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Jitter; Computer science; Image warping; SIGNAL (programming language); Dynamic time warping; Electronic engineering; Speech recognition; Artificial intelligence; Engineering; Telecommunications; Programming language","score_opus":0.0359389558435354,"score_gpt":0.26762386116040515,"score_spread":0.23168490531686975,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3149986957","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7258584,0.00030355586,0.27325663,0.0000048094757,0.00006261433,0.00006245476,5.541248e-7,0.0002663424,0.00018462389],"genre_scores_gemma":[0.93394417,0.00002084825,0.06595645,0.000017567048,0.000015699046,0.000004213105,0.0000018066526,0.000017143011,0.000022123339],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99943125,0.000014340203,0.00011817794,0.00009724674,0.000051567393,0.00028739573],"domain_scores_gemma":[0.99982196,0.000027910155,0.000011654618,0.00009931247,0.000005121132,0.000034017885],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000118829914,0.00010709077,0.000110967565,0.000112143476,0.000036419955,0.000017438719,0.00006972046,0.00006722129,0.000053420306],"category_scores_gemma":[0.0000062285812,0.00010004244,0.00000961041,0.00010646202,0.00002832317,0.00046149638,0.000040298688,0.000106617175,0.000009607984],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002326769,0.000086068256,0.04192401,0.00011500729,0.00006848739,0.000018583101,0.0008643536,0.19886237,0.6052754,0.00029530172,0.000116748815,0.15235041],"study_design_scores_gemma":[0.00022495116,0.000028376793,0.0044210334,0.00003748886,0.0000093233575,0.000009462979,0.00026820632,0.97671545,0.017462099,0.00046846987,0.00008692711,0.00026822567],"about_ca_topic_score_codex":0.00000343389,"about_ca_topic_score_gemma":0.000003301481,"teacher_disagreement_score":0.7778531,"about_ca_system_score_codex":0.00006282108,"about_ca_system_score_gemma":0.0000023579694,"threshold_uncertainty_score":0.40796122},"labels":[],"label_agreement":null},{"id":"W3153945453","doi":"10.1049/cds2.12063","title":"An 8‐bit digital‐to‐time converter with pre‐skewing and time interpolation","year":2021,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"CMC Microsystems","keywords":"Linearity; Computer science; CMOS; Electronic engineering; Interpolation (computer graphics); Latency (audio); Inverter; Cascode; Amplifier; Voltage; Electrical engineering; Engineering; Telecommunications","score_opus":0.006704678681846393,"score_gpt":0.20974703409581874,"score_spread":0.20304235541397234,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3153945453","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9234373,0.002265944,0.057769746,0.000060318333,0.0005639707,0.0006330819,0.00007857365,0.001913726,0.013277327],"genre_scores_gemma":[0.9989669,0.000010882471,0.00014405455,0.000037511745,0.00007124139,0.00003477028,0.0000398177,0.000040522573,0.0006543448],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990718,0.000015792584,0.00022873493,0.00028369692,0.00015627015,0.00024372249],"domain_scores_gemma":[0.99945563,0.000040460873,0.000043846365,0.0003182289,0.00006498538,0.00007685895],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006142577,0.00018946131,0.00024619137,0.00007572132,0.0000541608,0.00030401934,0.00015482605,0.00008405951,0.000029949904],"category_scores_gemma":[0.000012325729,0.00016788435,0.000018470706,0.00019831189,0.000028465187,0.0007524789,0.000042118183,0.000099725185,0.00016361669],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000055165736,0.00032267687,0.1134052,0.0038770074,0.0017839747,0.00036888363,0.012916731,0.034181885,0.2626517,0.0023243467,0.0042085648,0.5639038],"study_design_scores_gemma":[0.0019159722,0.00092429016,0.012417973,0.0036217512,0.00021058288,0.0006872981,0.0058931136,0.83600754,0.010871314,0.00042355122,0.1241474,0.0028792399],"about_ca_topic_score_codex":0.000005344271,"about_ca_topic_score_gemma":0.00000486266,"teacher_disagreement_score":0.80182564,"about_ca_system_score_codex":0.00004564004,"about_ca_system_score_gemma":0.0000115423745,"threshold_uncertainty_score":0.6846125},"labels":[],"label_agreement":null},{"id":"W3157531255","doi":"10.1109/iscas51556.2021.9401125","title":"Pre-FEC and Post-FEC BER as Criteria for Optimizing Wireline Transceivers","year":2021,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"","keywords":"Forward error correction; Wireline; Computer science; Transceiver; Equalizer; Bit error rate; Error detection and correction; Electronic engineering; Telecommunications; Decoding methods; Algorithm; Engineering; Channel (broadcasting); Wireless","score_opus":0.011876200146458063,"score_gpt":0.2700953443930756,"score_spread":0.2582191442466175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3157531255","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68598926,0.0022881106,0.29265934,0.0012668842,0.00070136925,0.0004438214,0.00007455818,0.0017564456,0.01482018],"genre_scores_gemma":[0.8644449,0.0007409947,0.13128683,0.0002215059,0.00004812809,0.0000444202,0.000033048163,0.000035443205,0.0031447122],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994971,0.0000032187706,0.0001172426,0.00015379027,0.0000493813,0.00017924405],"domain_scores_gemma":[0.9997469,0.000039942886,0.000008087743,0.00013369012,0.0000422042,0.000029148621],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000033023312,0.00011147229,0.00012297579,0.00003271911,0.00004928829,0.000026456633,0.00006683526,0.00006901899,0.00019884808],"category_scores_gemma":[0.00003706488,0.00010486723,0.000035236924,0.000060502596,0.000032679134,0.00014230542,0.000019081914,0.00006763948,0.0000045515885],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012015554,0.0001021737,0.00026637837,0.00073292805,0.00039346007,0.0000620027,0.0014681575,0.019115603,0.73811036,0.011953661,0.007631648,0.2200435],"study_design_scores_gemma":[0.0030245285,0.00043078963,0.00080975576,0.00017490414,0.00015353056,0.000091624424,0.004326612,0.07272341,0.7972837,0.0061455485,0.113715194,0.0011203628],"about_ca_topic_score_codex":0.000005831908,"about_ca_topic_score_gemma":0.000009382476,"teacher_disagreement_score":0.21892312,"about_ca_system_score_codex":0.000017472512,"about_ca_system_score_gemma":0.0000072645016,"threshold_uncertainty_score":0.42763615},"labels":[],"label_agreement":null},{"id":"W3159140662","doi":"10.1023/a:1015035222259","title":"CMOS Differential and Absolute Thermal Sensors","year":2002,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Programming language","score_opus":0.01713318464238801,"score_gpt":0.20238975200813944,"score_spread":0.18525656736575144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3159140662","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99455476,0.0024685706,0.0016740472,0.000048887247,0.00015931515,0.000026535274,3.63834e-7,0.000116948744,0.00095058995],"genre_scores_gemma":[0.99786764,0.0001271271,0.001773938,0.000006888162,0.00012805827,6.3589954e-7,6.2620835e-8,0.00001458034,0.00008107521],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99935097,0.0000065241247,0.00021139317,0.00005374841,0.000096278876,0.00028111367],"domain_scores_gemma":[0.99972016,0.00007641692,0.00008306252,0.00006305944,0.000029124685,0.000028179935],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000063038744,0.00009144569,0.00013177123,0.00006351756,0.000046706657,0.000018178169,0.00009645816,0.00003972244,0.000040913645],"category_scores_gemma":[0.00010786495,0.000074973235,0.000026995414,0.00009064442,0.000027190537,0.00011976146,0.000020637568,0.0003483337,0.0000024901635],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023298408,0.00011009181,0.006188456,0.00011963465,0.0004378014,0.00014533284,0.00051793235,0.10382442,0.16390523,0.0012110499,0.0018399637,0.72167677],"study_design_scores_gemma":[0.0025098338,0.001539751,0.0144683905,0.0003421752,0.00018694908,0.00208628,0.00031867423,0.948018,0.014727852,0.0054708417,0.009419364,0.00091189716],"about_ca_topic_score_codex":4.7860715e-7,"about_ca_topic_score_gemma":4.6225733e-7,"teacher_disagreement_score":0.8441936,"about_ca_system_score_codex":0.000054055574,"about_ca_system_score_gemma":0.000005030287,"threshold_uncertainty_score":0.30573198},"labels":[],"label_agreement":null},{"id":"W3159903642","doi":"10.1109/iscas51556.2021.9401207","title":"All-Digital Successive Approximation TDC in Time-Mode Signal Processing","year":2021,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"Science and Engineering Research Council","keywords":"Time-to-digital converter; Interpolation (computer graphics); Effective number of bits; Electronic engineering; Computer science; Successive approximation ADC; CMOS; Cascode; Linearity; Shaping; Jitter; Capacitor; Electrical engineering; Engineering; Voltage; Clock signal; Artificial intelligence","score_opus":0.010578886654976088,"score_gpt":0.25192486798213215,"score_spread":0.24134598132715607,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3159903642","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31377843,0.0006574031,0.6170443,0.00027074575,0.00009782887,0.00022090413,0.000015973876,0.0021516022,0.0657628],"genre_scores_gemma":[0.9915084,0.000014390074,0.0076404717,0.00002952993,0.000016814047,0.000016843973,0.00003703857,0.000012931131,0.00072357984],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994725,0.0000027135532,0.00013843503,0.000121874895,0.00010542062,0.0001590809],"domain_scores_gemma":[0.99984413,0.000018582134,0.000015255847,0.00008125999,0.000025575659,0.000015211656],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000021315916,0.00008757781,0.00009224935,0.000053102543,0.000018299355,0.000078073135,0.00010014694,0.00005797924,0.00009877307],"category_scores_gemma":[0.00002157052,0.00008201329,0.000014998353,0.00018222019,0.000019504683,0.00048568877,0.000048199166,0.00009845978,0.000045398538],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013133307,0.00017883877,0.0041030883,0.00027705834,0.000057656784,0.00010417497,0.00056607457,0.10353749,0.03594749,0.0020773504,0.0011534576,0.8519842],"study_design_scores_gemma":[0.0005145921,0.000017859431,0.00023936371,0.000108232074,0.000007346855,0.000011779159,0.0007556239,0.83882815,0.14654729,0.0075812624,0.0049895383,0.00039898534],"about_ca_topic_score_codex":0.0000011826868,"about_ca_topic_score_gemma":0.000004411308,"teacher_disagreement_score":0.8515852,"about_ca_system_score_codex":0.000048731457,"about_ca_system_score_gemma":0.000011535288,"threshold_uncertainty_score":0.3344405},"labels":[],"label_agreement":null},{"id":"W3195700791","doi":"10.1109/tim.2021.3106100","title":"Ring-Oscillator-Based High Accuracy Low Complexity Multichannel Time-to-Digital Converter Architecture for Field-Programmable Gate Arrays","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Ring oscillator; Time-to-digital converter; Gate array; Computer science; Computer hardware; Electronic engineering; Channel (broadcasting); Embedded system; Engineering; CMOS; Telecommunications","score_opus":0.03155840996598491,"score_gpt":0.2456511493583052,"score_spread":0.2140927393923203,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3195700791","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.045470335,0.000017173417,0.9524544,0.000489132,0.0004817886,0.0005290515,0.0000994941,0.00033387315,0.00012477678],"genre_scores_gemma":[0.98287064,0.000013860837,0.016386671,0.00035336454,0.000019651727,0.00021982797,0.000021229202,0.000023054698,0.00009172777],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99904305,0.000010682342,0.00021505971,0.00024411516,0.00024791,0.00023918577],"domain_scores_gemma":[0.9995488,0.000047855396,0.000030453893,0.00017449041,0.00011246132,0.00008597115],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006613319,0.00018675621,0.00016012262,0.00009612662,0.00016800869,0.00009120965,0.000072265044,0.00006586777,0.000121061465],"category_scores_gemma":[0.000016379381,0.00018799318,0.000061916115,0.00013097862,0.000035526617,0.0001364757,0.0000017744787,0.00012957762,0.000028718883],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018598342,0.00024889768,0.000015018044,0.00029882498,0.00018207019,0.0000028537925,0.0002740148,0.22441567,0.035564538,0.00007139242,0.0003917861,0.73834896],"study_design_scores_gemma":[0.00329735,0.00039138983,0.000057044996,0.0001761485,0.00006255144,0.0000053539834,0.00038060395,0.0805976,0.9060252,0.0007290048,0.0078057437,0.00047201943],"about_ca_topic_score_codex":0.0000052516266,"about_ca_topic_score_gemma":0.00003121683,"teacher_disagreement_score":0.9374003,"about_ca_system_score_codex":0.00012232567,"about_ca_system_score_gemma":0.00002741739,"threshold_uncertainty_score":0.7666139},"labels":[],"label_agreement":null},{"id":"W3199475090","doi":"10.1109/jssc.2021.3109167","title":"A 112-Gb/s PAM-4 Low-Power Nine-Tap Sliding-Block DFE in a 7-nm FinFET Wireline Receiver","year":2021,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"Wireline; Computer science; Digital signal processing; Digital subscriber line; Electronic engineering; Computer hardware; Engineering; Telecommunications; Wireless","score_opus":0.013322433410874714,"score_gpt":0.2522967356030443,"score_spread":0.23897430219216956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3199475090","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9864085,0.002432031,0.0065296707,0.00024340872,0.002462112,0.00016453648,0.00005646103,0.00021180663,0.0014915029],"genre_scores_gemma":[0.9937634,0.004643902,0.0004898585,0.00015768812,0.00020144873,0.000010933067,0.000003588845,0.0000678313,0.00066135393],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976746,0.00004259047,0.0010155394,0.00024864482,0.00042326734,0.00059539935],"domain_scores_gemma":[0.99882674,0.00009088361,0.00027480713,0.00034265636,0.00032137064,0.00014352752],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00033000702,0.00033454955,0.00061026216,0.00036891203,0.000062381536,0.00004885514,0.0004021482,0.00018097149,0.00014603298],"category_scores_gemma":[0.00024717575,0.0003231436,0.00017020582,0.0005919893,0.00006282485,0.0004644808,0.00006081063,0.00085464836,0.00005035222],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009694496,0.0010367646,0.009511256,0.00065414945,0.0010043897,0.012599418,0.0037852337,0.4122665,0.43065283,0.00023300496,0.041226856,0.08693267],"study_design_scores_gemma":[0.014613046,0.0012830033,0.026221696,0.0053505832,0.00035109677,0.0050211307,0.0030879527,0.0155531075,0.7829085,0.009958002,0.13153787,0.004114017],"about_ca_topic_score_codex":0.0000020376124,"about_ca_topic_score_gemma":0.000019452444,"teacher_disagreement_score":0.3967134,"about_ca_system_score_codex":0.00024653366,"about_ca_system_score_gemma":0.00010878661,"threshold_uncertainty_score":0.99992204},"labels":[],"label_agreement":null},{"id":"W3209762372","doi":"10.1109/ojsscs.2021.3117930","title":"Design Methodologies for Low-Jitter CMOS Clock Distribution","year":2021,"lang":"en","type":"article","venue":"IEEE Open Journal of the Solid-State Circuits Society","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Huawei Technologies","keywords":"Jitter; CMOS; CPU multiplier; Clock gating; Electronic engineering; Clock skew; Clock domain crossing; Computer science; Digital clock manager; Wireline; Electronic circuit; Converters; Clock signal; Electrical engineering; Synchronous circuit; Engineering; Voltage; Telecommunications; Wireless","score_opus":0.08884812902785005,"score_gpt":0.3406330010222034,"score_spread":0.25178487199435334,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3209762372","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028019972,0.0006319879,0.9681698,0.00054657884,0.001959764,0.00039629414,0.00008525814,0.00007693457,0.000113394395],"genre_scores_gemma":[0.88633996,0.0026257494,0.10786072,0.0008376767,0.00038097877,0.00008521996,0.000017373539,0.00010933846,0.0017429807],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986625,0.00011835201,0.00049321813,0.00015730046,0.00020731556,0.0003613289],"domain_scores_gemma":[0.99871975,0.00034953788,0.00024977294,0.00033806285,0.00029416409,0.000048682687],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009649228,0.00019412041,0.0003799051,0.000013502393,0.00023291128,0.00015487555,0.0010301371,0.00012284446,0.000018412651],"category_scores_gemma":[0.0002783244,0.00013901522,0.00036683367,0.00023565532,0.00011167273,0.0004153647,0.00017658093,0.00040716364,0.0000033216702],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000048863196,0.000111642585,0.0001430034,0.00028005257,0.0013635004,0.000031897842,0.0021346544,0.47815034,0.22762014,0.00030506417,0.22787634,0.061934505],"study_design_scores_gemma":[0.0015289068,0.00012256291,0.00025078346,0.0002544449,0.00015871385,0.00015452765,0.0020354406,0.005369835,0.9286428,0.036879327,0.024170175,0.000432475],"about_ca_topic_score_codex":6.739908e-7,"about_ca_topic_score_gemma":5.933793e-7,"teacher_disagreement_score":0.8603091,"about_ca_system_score_codex":0.00021857249,"about_ca_system_score_gemma":0.000104546474,"threshold_uncertainty_score":0.5668876},"labels":[],"label_agreement":null},{"id":"W3211374344","doi":"10.1109/jssc.2021.3123693","title":"A 24 GHz Self-Calibrated All-Digital FMCW Synthesizer With 0.01% RMS Frequency Error Under 3.2 GHz Chirp Bandwidth and 320 MHz/µs Chirp Slope","year":2021,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"National Key Research and Development Program of China; National Natural Science Foundation of China","keywords":"Chirp; Frequency synthesizer; Bandwidth (computing); Lookup table; Physics; Direct digital synthesizer; Mean squared error; Root mean square; Electronic engineering; Computer science; Control theory (sociology); Mathematics; Phase-locked loop; Optics; Engineering; Telecommunications; Phase noise; Statistics","score_opus":0.019154479481660606,"score_gpt":0.24031532533285618,"score_spread":0.22116084585119558,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3211374344","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9738497,0.0023364525,0.019612944,0.00037999125,0.0009731896,0.00021957532,0.00013290001,0.00052616093,0.0019690946],"genre_scores_gemma":[0.9939207,0.0019226336,0.003362731,0.00015902254,0.00018023775,0.000009685667,0.00000906659,0.000121178535,0.00031473322],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99762714,0.00003932575,0.00080257404,0.0003613614,0.00049622246,0.00067335326],"domain_scores_gemma":[0.9986967,0.00012557198,0.00031715838,0.00037691995,0.00022105855,0.00026257656],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00018175128,0.00048963825,0.0007002606,0.00024057234,0.00012880749,0.0002392117,0.00040060695,0.00019693509,0.00007497282],"category_scores_gemma":[0.00008370966,0.00039033426,0.00012615322,0.00044425606,0.00016441177,0.001268567,0.000060470546,0.00075766543,0.000020896801],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045582064,0.0022464334,0.019770727,0.002243149,0.017083788,0.011669424,0.010651557,0.39633512,0.4051137,0.00061494083,0.014112406,0.11970293],"study_design_scores_gemma":[0.024246974,0.0044184783,0.029607845,0.0071783653,0.0026113114,0.023319352,0.011893071,0.025162447,0.7564088,0.052905187,0.052060787,0.010187364],"about_ca_topic_score_codex":0.00000248451,"about_ca_topic_score_gemma":0.000013471439,"teacher_disagreement_score":0.37117267,"about_ca_system_score_codex":0.00015646324,"about_ca_system_score_gemma":0.00015521455,"threshold_uncertainty_score":0.99985486},"labels":[],"label_agreement":null},{"id":"W3212996010","doi":"10.1109/tcsii.2021.3125568","title":"A Memory-Based Direct-Digital Frequency Synthesizer for Fractional Synchronization","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada)","funders":"","keywords":"Jitter; Computer science; Direct digital synthesizer; Computer hardware; Electronic engineering; Phase-locked loop; Engineering; Frequency synthesizer; Telecommunications","score_opus":0.014956883663567346,"score_gpt":0.22370278502473778,"score_spread":0.20874590136117044,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3212996010","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0029166061,0.00066898036,0.9876457,0.000055257842,0.0025212306,0.0005504804,0.00072822074,0.0013967506,0.0035168047],"genre_scores_gemma":[0.9968728,0.00004666371,0.00068973936,0.000039560007,0.00014614257,0.00081236387,0.000048588343,0.00008953605,0.0012546417],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983748,0.000028561635,0.0004407678,0.00043909732,0.00033156358,0.00038520189],"domain_scores_gemma":[0.99884677,0.0003050004,0.00007658228,0.000491651,0.0002001301,0.000079886064],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000082741,0.00030859862,0.00034760035,0.00016976395,0.00038769373,0.00014347039,0.00020537406,0.00022811293,0.00010047746],"category_scores_gemma":[0.00004327786,0.0003395017,0.00016274393,0.00032124596,0.00006553977,0.00052221096,0.0000018152623,0.00023920668,0.00003165311],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013358192,0.00030307545,0.000009678098,0.0004888727,0.0002757208,0.000022082064,0.00015893471,0.92542493,0.02330136,0.0003299625,0.0013124903,0.048359506],"study_design_scores_gemma":[0.0037004794,0.00040257224,0.000041409236,0.0016918019,0.0003282437,0.0001677482,0.001271946,0.17983215,0.70055425,0.00077583705,0.108785324,0.0024482156],"about_ca_topic_score_codex":0.000012756075,"about_ca_topic_score_gemma":0.0000064893775,"teacher_disagreement_score":0.99395615,"about_ca_system_score_codex":0.0002672954,"about_ca_system_score_gemma":0.00010781076,"threshold_uncertainty_score":0.9999057},"labels":[],"label_agreement":null},{"id":"W3213070129","doi":"10.32920/ryerson.14655978.v1","title":"Utilization of differential pulse position modulation in designing time-mode serial data links","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"SerDes; Demodulation; Transceiver; Computer science; Phase-locked loop; Electronic engineering; CMOS; Transmitter; Clock recovery; SIGNAL (programming language); Serial communication; Clock signal; Computer hardware; Engineering; Channel (broadcasting); Telecommunications; Jitter","score_opus":0.05184137452881556,"score_gpt":0.30381251871090476,"score_spread":0.2519711441820892,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3213070129","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34692508,0.000083448576,0.65161884,0.00001037835,0.00048618365,0.0001989514,0.00006267752,0.00029022602,0.00032422517],"genre_scores_gemma":[0.967378,0.0002272206,0.027331691,0.0000025884656,0.00007243392,0.000016892756,0.0049116584,0.00002559901,0.000033889897],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999007,0.000025443793,0.00037257382,0.00031066287,0.00014691958,0.00013738491],"domain_scores_gemma":[0.9992217,0.000020440804,0.000075858814,0.0006262334,0.000042542953,0.000013270843],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007030892,0.00017794524,0.00025951336,0.00015905955,0.00001732272,0.000037986345,0.0003291103,0.00052446575,0.00014862594],"category_scores_gemma":[0.000044950302,0.00019237018,0.000027946942,0.00011786171,0.000020257332,0.0002471936,0.00070486765,0.0004221667,0.0000021305066],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020682262,0.000058501737,0.0003224988,0.0002995832,0.00005876926,0.0000030879132,0.00013186013,0.8527401,0.09464432,0.0001237989,0.000070511844,0.051526275],"study_design_scores_gemma":[0.00021287457,0.000009726045,0.0009864372,0.0002186945,0.000022514234,6.260222e-7,0.000055986857,0.9367153,0.060397256,0.0011948707,0.0000063393754,0.00017936814],"about_ca_topic_score_codex":0.00004201389,"about_ca_topic_score_gemma":0.000042902677,"teacher_disagreement_score":0.6242871,"about_ca_system_score_codex":0.0000805066,"about_ca_system_score_gemma":0.000020784544,"threshold_uncertainty_score":0.7844628},"labels":[],"label_agreement":null},{"id":"W3216499326","doi":"10.32920/ryerson.14653854.v1","title":"Current-mode techniques for UWB frequency synthesizers","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Inductor; Voltage-controlled oscillator; Electronic engineering; Phase noise; Electrical engineering; Frequency divider; Phase-locked loop; Engineering; Varicap; Transformer; Capacitor; Frequency synthesizer; Orthogonal frequency-division multiplexing; Computer science; CMOS; Voltage; Channel (broadcasting); Physics; Capacitance","score_opus":0.024056109904372618,"score_gpt":0.3062021396458344,"score_spread":0.2821460297414618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3216499326","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003808312,0.006500074,0.9709794,0.00008265249,0.0018386595,0.0007715871,0.00014504662,0.006337906,0.009536372],"genre_scores_gemma":[0.37760016,0.010445502,0.60876757,0.000036602294,0.00026677473,0.0021755637,0.00026813062,0.00014981325,0.00028984871],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99889314,0.000006590781,0.00029335337,0.0003727289,0.00011779497,0.0003163947],"domain_scores_gemma":[0.9991666,0.00006507008,0.00004761415,0.0006196068,0.00006646763,0.000034630742],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00006811574,0.0003280968,0.0003568588,0.00012480166,0.000041837433,0.00006221449,0.00046712958,0.00037362182,0.00008958259],"category_scores_gemma":[0.000111478774,0.00031423516,0.00016328455,0.000072511226,0.000052371528,0.0000898499,0.00034483947,0.00055554125,0.0000046860537],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000057020466,0.00010095928,0.00035458157,0.0035086423,0.0003500506,0.000010004581,0.00018190245,0.006505735,0.007039623,0.013392284,0.015876183,0.9526743],"study_design_scores_gemma":[0.00026725398,0.00006087988,0.000037719532,0.0020313207,0.00018329576,0.0000062757244,0.000565128,0.02269662,0.5842232,0.24973448,0.13786393,0.0023298815],"about_ca_topic_score_codex":0.000010896059,"about_ca_topic_score_gemma":0.000013239013,"teacher_disagreement_score":0.95034444,"about_ca_system_score_codex":0.00014030056,"about_ca_system_score_gemma":0.000035190646,"threshold_uncertainty_score":0.999931},"labels":[],"label_agreement":null},{"id":"W3217399706","doi":"10.32920/ryerson.14648511.v1","title":"Adaptive decision feedback equalization for multi-Gbps data links","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; Computer science; Channel (broadcasting); Equalization (audio); Adaptive equalizer; Electronic engineering; CMOS; Control theory (sociology); Engineering; Telecommunications; Artificial intelligence","score_opus":0.19136412565521857,"score_gpt":0.36651815525896053,"score_spread":0.17515402960374196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3217399706","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00160507,0.0015698303,0.9927727,0.000023993287,0.0014442485,0.0005348337,0.00032383844,0.0011319107,0.00059357943],"genre_scores_gemma":[0.06115249,0.0019696741,0.93353415,0.00004643062,0.000104222636,0.00013226221,0.0025389453,0.00006750418,0.0004543465],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987169,0.000008425174,0.00034568924,0.0005509603,0.00014930536,0.00022870347],"domain_scores_gemma":[0.9983188,0.00015932285,0.00006457361,0.0013228038,0.000109292814,0.000025243355],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000116229225,0.000269977,0.00030097895,0.00007264903,0.00005076187,0.00007759085,0.00085517054,0.00073469104,0.000067807036],"category_scores_gemma":[0.00037594629,0.00025598743,0.00005963706,0.00010143341,0.000029932784,0.0002369111,0.0021052104,0.0005460403,0.000013074593],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044633136,0.00014350271,0.000102201404,0.0007475802,0.00045540012,0.000009133442,0.00036551565,0.48165265,0.0005100722,0.005824206,0.018996013,0.4911491],"study_design_scores_gemma":[0.00046962255,0.000022684266,0.000035839144,0.0003323819,0.000047761223,8.965602e-7,0.0007490067,0.9712536,0.004240099,0.005458904,0.016934723,0.00045453742],"about_ca_topic_score_codex":0.000007569276,"about_ca_topic_score_gemma":0.00005000642,"teacher_disagreement_score":0.49069455,"about_ca_system_score_codex":0.00008383979,"about_ca_system_score_gemma":0.000028710743,"threshold_uncertainty_score":0.9999892},"labels":[],"label_agreement":null},{"id":"W4200153472","doi":"10.1002/cta.3203","title":"An ultra‐low power and low jitter frequency synthesizer for 5G wireless communication and IoE applications","year":2021,"lang":"en","type":"article","venue":"International Journal of Circuit Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Frequency synthesizer; Phase-locked loop; Phase noise; Voltage-controlled oscillator; Jitter; Frequency divider; Electrical engineering; Computer science; Electronic engineering; CMOS; Direct digital synthesizer; Engineering; Voltage","score_opus":0.007658478052580912,"score_gpt":0.26024294588159447,"score_spread":0.25258446782901356,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4200153472","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14543717,0.0032986703,0.8481023,0.00033132418,0.00008887264,0.00035245615,0.00009731904,0.00008827681,0.0022036375],"genre_scores_gemma":[0.99653816,0.0020907887,0.00087100256,0.00013294889,0.000089110355,0.00020405493,0.000021176162,0.000016400001,0.000036384186],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99935836,0.000030327605,0.0002801184,0.00013029702,0.00010698441,0.000093920775],"domain_scores_gemma":[0.9990199,0.0003427634,0.00010997189,0.00021425227,0.00025661354,0.000056485853],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024528828,0.00010318054,0.00013212903,0.00008385594,0.000121989506,0.00008160841,0.00026511747,0.00006776979,0.000023824516],"category_scores_gemma":[0.00003594455,0.0001002283,0.000033112785,0.00006614515,0.00016009461,0.000291325,0.00001386068,0.00014717515,0.0000012128507],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011274485,0.00009570916,0.0003895313,0.00004023804,0.000136788,0.0000014799607,0.00022651683,0.00011164751,0.054106247,0.83672565,0.000038329417,0.10811656],"study_design_scores_gemma":[0.000631704,0.000041146843,0.0018053374,0.00013045869,0.00006346649,0.00025180244,0.0011893983,0.00018459703,0.033535264,0.94944024,0.012470935,0.0002556377],"about_ca_topic_score_codex":4.0301842e-7,"about_ca_topic_score_gemma":0.0000013202375,"teacher_disagreement_score":0.851101,"about_ca_system_score_codex":0.000027187143,"about_ca_system_score_gemma":0.000017794253,"threshold_uncertainty_score":0.40871915},"labels":[],"label_agreement":null},{"id":"W4225105840","doi":"10.1088/1748-0221/17/07/p07010","title":"The level-1 trigger for the SuperCDMS experiment at SNOLAB","year":2022,"lang":"en","type":"article","venue":"Journal of Instrumentation","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"TRIUMF; Laurentian University; University of British Columbia; Snolab","funders":"","keywords":"Field-programmable gate array; Modular design; Finite impulse response; Noise (video); Computer science; Filter (signal processing); Impulse (physics); Electronic engineering; Computer hardware; Physics; Engineering; Algorithm; Artificial intelligence","score_opus":0.033894511553361796,"score_gpt":0.278177160082914,"score_spread":0.2442826485295522,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4225105840","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97701585,0.002639947,0.014278305,0.0024581365,0.0029373532,0.0003579651,0.00002095385,0.00005394033,0.00023752662],"genre_scores_gemma":[0.99764967,0.000535809,0.0012597546,0.000050829167,0.00006644517,0.0000834332,0.0000021837386,0.000010346369,0.00034150263],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994198,0.0000122213005,0.00023413292,0.000036117493,0.00019550911,0.000102214864],"domain_scores_gemma":[0.9996712,0.00011896002,0.00008389608,0.00008804438,0.000027351789,0.000010512217],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022580664,0.000057480047,0.00006270399,0.0000334482,0.00047806647,0.000023774906,0.00020787523,0.000012628402,0.000060375987],"category_scores_gemma":[0.00002040413,0.000032118875,0.0000549757,0.000069950416,0.000028321576,0.00011419639,0.000051577805,0.00011918466,0.0000012320139],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040147232,0.00008043416,0.0007262368,0.000025291014,0.000474492,0.0000051392035,0.0029889953,0.06807638,0.09328269,0.005244738,0.056756403,0.7719377],"study_design_scores_gemma":[0.0022266973,0.0006196661,0.0011582783,0.000013181919,0.000061419916,0.00011591054,0.027625734,0.008090495,0.24505945,0.0026019563,0.7122378,0.00018943602],"about_ca_topic_score_codex":8.820892e-7,"about_ca_topic_score_gemma":0.0000020984055,"teacher_disagreement_score":0.7717483,"about_ca_system_score_codex":0.0002993399,"about_ca_system_score_gemma":0.000010050633,"threshold_uncertainty_score":0.3676949},"labels":[],"label_agreement":null},{"id":"W4229006563","doi":"10.3390/electronics11071018","title":"Accumulatively Increasing Sensitivity of Ultrawide Instantaneous Bandwidth Digital Receiver with Fine Time and Frequency Resolution for Weak Signal Detection","year":2022,"lang":"en","type":"article","venue":"Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Defence Research and Development Canada","funders":"Ministère de la Défense Nationale","keywords":"Fast Fourier transform; Sensitivity (control systems); Bandwidth (computing); Computer science; SIGNAL (programming language); Signal-to-noise ratio (imaging); Electronic engineering; Acoustics; Telecommunications; Physics; Engineering; Algorithm","score_opus":0.006745883329190861,"score_gpt":0.2014576896129259,"score_spread":0.19471180628373505,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229006563","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9431233,0.0006155487,0.055434335,0.000013681926,0.000022511867,0.00021395189,0.000104942075,0.00020009832,0.0002716425],"genre_scores_gemma":[0.9978972,0.0000528437,0.0019350951,0.0000028022725,0.000011127579,0.000015924548,0.000031931748,0.000019255507,0.000033795663],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994053,0.000024238347,0.00011917955,0.00013377998,0.00010803767,0.00020942786],"domain_scores_gemma":[0.9996569,0.00016841656,0.000049432852,0.00008073839,0.000029652723,0.000014862634],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015263868,0.00010477196,0.00012822315,0.00006286216,0.00013908635,0.0000117488535,0.000041672854,0.000035136683,0.000007123671],"category_scores_gemma":[0.000059239897,0.000103874125,0.000018804132,0.00015284427,0.000045441626,0.0001681091,0.000026642458,0.00018121232,3.0814726e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007903611,0.000070873255,0.00089814916,0.00006214939,0.00016499261,0.0000145909635,0.00016663273,0.09666942,0.6582363,0.0006500399,0.000033910834,0.24224253],"study_design_scores_gemma":[0.002870534,0.005453178,0.0022671344,0.00009983463,0.00014238471,0.0008516096,0.00034355724,0.4691526,0.49443278,0.017171353,0.006038225,0.0011768034],"about_ca_topic_score_codex":0.0000058172577,"about_ca_topic_score_gemma":0.000069178524,"teacher_disagreement_score":0.3724832,"about_ca_system_score_codex":0.00020433059,"about_ca_system_score_gemma":0.00002288706,"threshold_uncertainty_score":0.42358637},"labels":[],"label_agreement":null},{"id":"W4230030822","doi":"10.32920/ryerson.14663841","title":"All-digital ΔΣ time-to-digital converter with bi-directional gated delay line time integrator","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Integrating ADC; Time-to-digital converter; Electronic engineering; Oversampling; CMOS; Digital delay line; Electrical engineering; Computer science; Capacitor; Engineering; Digital signal; Jitter; Voltage; Digital signal processing; Ćuk converter; Clock signal","score_opus":0.008803337884464132,"score_gpt":0.21322234375520907,"score_spread":0.20441900587074494,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230030822","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25177792,0.00076428114,0.55852735,0.0010088234,0.0022946824,0.002231574,0.0018788165,0.025375372,0.15614122],"genre_scores_gemma":[0.9006097,0.00009469767,0.025611425,0.00031033435,0.00033356203,0.00021463359,0.0043171593,0.00032994786,0.06817859],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99829364,0.0000068928166,0.0003889038,0.0005875366,0.00030924476,0.0004137772],"domain_scores_gemma":[0.99909186,0.000056401535,0.000056963963,0.00046331043,0.00020164611,0.00012982727],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000039815142,0.0005668045,0.00050599955,0.00021719953,0.000040369425,0.0004456699,0.00039445725,0.00039824037,0.0022442464],"category_scores_gemma":[0.00006787992,0.00045232964,0.00012275625,0.00026200587,0.00009128688,0.00038131725,0.0005927996,0.00082970504,0.0019863204],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005655515,0.0011806615,0.0017157242,0.00085895637,0.010990446,0.0010141807,0.000704127,0.39727813,0.015889654,0.00022435807,0.22486529,0.34471294],"study_design_scores_gemma":[0.0019115984,0.0007710514,0.00008058861,0.0011836773,0.00023732927,0.00034438734,0.00067291985,0.5016331,0.055581834,0.00068956846,0.43227056,0.0046233856],"about_ca_topic_score_codex":0.0000053351837,"about_ca_topic_score_gemma":0.0000027415206,"teacher_disagreement_score":0.6488317,"about_ca_system_score_codex":0.00019313497,"about_ca_system_score_gemma":0.00007052471,"threshold_uncertainty_score":0.9997929},"labels":[],"label_agreement":null},{"id":"W4230868780","doi":"10.22215/etd/2010-06279","title":"10+Gbps serial data transmission over a Tyco 34\" FR4 backplane channel using amplitude-optimized bit-edge equalization with an adjustment of LMS error derivation points","year":2010,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Backplane; Channel (broadcasting); Equalization (audio); Transmission (telecommunications); Computer science; Data transmission; Bit error rate; Enhanced Data Rates for GSM Evolution; Bit (key); Electronic engineering; Telecommunications; Computer hardware; Engineering; Computer network","score_opus":0.047986074408191144,"score_gpt":0.31010886452306835,"score_spread":0.2621227901148772,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230868780","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4286079,0.0004960342,0.5631499,0.000017269136,0.0017271901,0.0019525302,0.00061123347,0.0014464164,0.0019914934],"genre_scores_gemma":[0.25605735,0.001210938,0.5982011,0.00006717053,0.0007418504,0.00024488269,0.1383575,0.0007034161,0.004415815],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979904,0.000030278403,0.00064500654,0.0005753514,0.0004233054,0.00033562823],"domain_scores_gemma":[0.9985592,0.000033960605,0.0002992742,0.0008924588,0.0001380917,0.00007703774],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00016631326,0.0005036126,0.0005564367,0.00030254936,0.00009227373,0.00004546221,0.00055607205,0.0006469492,0.0014204069],"category_scores_gemma":[0.000031424832,0.00042367188,0.000045863046,0.00029194355,0.000044352433,0.00074556115,0.00005816436,0.00033546358,0.00000869166],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.010270745,0.0015820921,0.0000681858,0.007079066,0.0017331796,0.000023736748,0.0041808127,0.25119472,0.58860004,0.0022831275,0.0024891465,0.13049519],"study_design_scores_gemma":[0.008826138,0.0012514822,0.0009786201,0.002180608,0.000974395,0.0000171946,0.004064617,0.8211686,0.14807077,0.001278627,0.008147204,0.0030417782],"about_ca_topic_score_codex":0.00007974991,"about_ca_topic_score_gemma":0.0002606865,"teacher_disagreement_score":0.5699739,"about_ca_system_score_codex":0.00009201742,"about_ca_system_score_gemma":0.00006399175,"threshold_uncertainty_score":0.9998215},"labels":[],"label_agreement":null},{"id":"W4230988544","doi":"10.22215/etd/2007-07763","title":"A delta-sigma frequency discriminator with fractional-N divider and 3-bit quantizer","year":2007,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage","funders":"","keywords":"Discriminator; Physics; Sigma; Mathematics; Electrical engineering; Arithmetic; Engineering; Quantum mechanics; Optics","score_opus":0.011969866303743002,"score_gpt":0.27518444426602073,"score_spread":0.2632145779622777,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230988544","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59759754,0.00813224,0.15093192,0.00018659193,0.0023574273,0.001059917,0.00010596621,0.004265606,0.23536281],"genre_scores_gemma":[0.9484877,0.0019382614,0.028880974,0.0000724249,0.00013601437,0.0001656542,0.0008224115,0.0001735924,0.019322945],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99902827,0.0000030925069,0.00021889403,0.00026783868,0.00022376626,0.00025811768],"domain_scores_gemma":[0.99958277,0.000051769995,0.00005364771,0.00021341788,0.000055546483,0.000042838026],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000046263296,0.0003092366,0.00024288021,0.00018226415,0.00007765991,0.000036694324,0.000121737976,0.00028779436,0.00022958158],"category_scores_gemma":[0.000022315891,0.00023444906,0.000030146948,0.00012559186,0.000045148638,0.00021884189,0.000014419426,0.00035944037,0.000015680882],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007435382,0.0007049104,0.03602104,0.00854564,0.004745103,0.00068265136,0.0046816077,0.0049222074,0.017925264,0.3438784,0.053083517,0.52406615],"study_design_scores_gemma":[0.0090998225,0.0023157953,0.1827401,0.006085745,0.003345307,0.000410765,0.07821924,0.0104650315,0.16369505,0.21161869,0.31239268,0.019611768],"about_ca_topic_score_codex":0.00004292944,"about_ca_topic_score_gemma":0.00054116524,"teacher_disagreement_score":0.5044544,"about_ca_system_score_codex":0.000051222636,"about_ca_system_score_gemma":0.000014925564,"threshold_uncertainty_score":0.9560555},"labels":[],"label_agreement":null},{"id":"W4231071421","doi":"10.32920/ryerson.14648511","title":"Adaptive decision feedback equalization for multi-Gbps data links","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Jitter; Channel (broadcasting); Equalization (audio); Computer science; Adaptive equalizer; Electronic engineering; CMOS; Control theory (sociology); Telecommunications; Engineering; Artificial intelligence","score_opus":0.19136412565521857,"score_gpt":0.36651815525896053,"score_spread":0.17515402960374196,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231071421","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00160507,0.0015698303,0.9927727,0.000023993287,0.0014442485,0.0005348337,0.00032383844,0.0011319107,0.00059357943],"genre_scores_gemma":[0.06115249,0.0019696741,0.93353415,0.00004643062,0.000104222636,0.00013226221,0.0025389453,0.00006750418,0.0004543465],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987169,0.000008425174,0.00034568924,0.0005509603,0.00014930536,0.00022870347],"domain_scores_gemma":[0.9983188,0.00015932285,0.00006457361,0.0013228038,0.000109292814,0.000025243355],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000116229225,0.000269977,0.00030097895,0.00007264903,0.00005076187,0.00007759085,0.00085517054,0.00073469104,0.000067807036],"category_scores_gemma":[0.00037594629,0.00025598743,0.00005963706,0.00010143341,0.000029932784,0.0002369111,0.0021052104,0.0005460403,0.000013074593],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044633136,0.00014350271,0.000102201404,0.0007475802,0.00045540012,0.000009133442,0.00036551565,0.48165265,0.0005100722,0.005824206,0.018996013,0.4911491],"study_design_scores_gemma":[0.00046962255,0.000022684266,0.000035839144,0.0003323819,0.000047761223,8.965602e-7,0.0007490067,0.9712536,0.004240099,0.005458904,0.016934723,0.00045453742],"about_ca_topic_score_codex":0.000007569276,"about_ca_topic_score_gemma":0.00005000642,"teacher_disagreement_score":0.49069455,"about_ca_system_score_codex":0.00008383979,"about_ca_system_score_gemma":0.000028710743,"threshold_uncertainty_score":0.9999892},"labels":[],"label_agreement":null},{"id":"W4232684246","doi":"10.32920/ryerson.14655978","title":"Utilization of differential pulse position modulation in designing time-mode serial data links","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"SerDes; Transceiver; Demodulation; Computer science; Electronic engineering; Phase-locked loop; CMOS; Transmitter; Clock recovery; SIGNAL (programming language); Clock signal; Computer hardware; Engineering; Channel (broadcasting); Telecommunications; Jitter","score_opus":0.05184137452881556,"score_gpt":0.30381251871090476,"score_spread":0.2519711441820892,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4232684246","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34692508,0.000083448576,0.65161884,0.00001037835,0.00048618365,0.0001989514,0.00006267752,0.00029022602,0.00032422517],"genre_scores_gemma":[0.967378,0.0002272206,0.027331691,0.0000025884656,0.00007243392,0.000016892756,0.0049116584,0.00002559901,0.000033889897],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999007,0.000025443793,0.00037257382,0.00031066287,0.00014691958,0.00013738491],"domain_scores_gemma":[0.9992217,0.000020440804,0.000075858814,0.0006262334,0.000042542953,0.000013270843],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007030892,0.00017794524,0.00025951336,0.00015905955,0.00001732272,0.000037986345,0.0003291103,0.00052446575,0.00014862594],"category_scores_gemma":[0.000044950302,0.00019237018,0.000027946942,0.00011786171,0.000020257332,0.0002471936,0.00070486765,0.0004221667,0.0000021305066],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020682262,0.000058501737,0.0003224988,0.0002995832,0.00005876926,0.0000030879132,0.00013186013,0.8527401,0.09464432,0.0001237989,0.000070511844,0.051526275],"study_design_scores_gemma":[0.00021287457,0.000009726045,0.0009864372,0.0002186945,0.000022514234,6.260222e-7,0.000055986857,0.9367153,0.060397256,0.0011948707,0.0000063393754,0.00017936814],"about_ca_topic_score_codex":0.00004201389,"about_ca_topic_score_gemma":0.000042902677,"teacher_disagreement_score":0.6242871,"about_ca_system_score_codex":0.0000805066,"about_ca_system_score_gemma":0.000020784544,"threshold_uncertainty_score":0.7844628},"labels":[],"label_agreement":null},{"id":"W4232897607","doi":"10.22215/etd/2017-12094","title":"A High Resolution of MCML-Based Time-to-Digital Converter Implementation","year":2017,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Time-to-digital converter; Computer science; CMOS; Electronic engineering; Cadence; Dynamic range; Power consumption; Converters; Power (physics); Computer hardware; Embedded system; Engineering; Electrical engineering; Voltage","score_opus":0.008658131091697704,"score_gpt":0.2715493261822685,"score_spread":0.2628911950905708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4232897607","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48164722,0.0006390408,0.11531784,0.00036848593,0.0062809265,0.004779646,0.002280973,0.006708301,0.38197756],"genre_scores_gemma":[0.96963716,0.000017832206,0.0032443271,0.000019204348,0.00004672853,0.00009557063,0.0038684097,0.000060753624,0.023010008],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992229,0.0000027852675,0.00027367473,0.0001654496,0.00016450777,0.0001707203],"domain_scores_gemma":[0.9994563,0.000015419588,0.00011012359,0.00032641008,0.0000667105,0.000025049652],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00003378251,0.00019048902,0.00023073301,0.00017918991,0.000046573685,0.000039857936,0.00022661687,0.00016780007,0.0011097788],"category_scores_gemma":[0.000022594355,0.00018609028,0.000055073935,0.00005614993,0.00001916986,0.00018032396,0.000012118231,0.000100884914,0.0002633084],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016575467,0.00007108908,0.00019041037,0.00083681714,0.00030314573,0.0000055745254,0.00022975917,0.004580442,0.018558461,0.001207096,0.07041284,0.9034386],"study_design_scores_gemma":[0.0038905453,0.00094785757,0.0070344666,0.0010152373,0.00030614925,0.0000020777002,0.0026795624,0.033529405,0.8047479,0.004615448,0.13853632,0.0026950801],"about_ca_topic_score_codex":0.000022961442,"about_ca_topic_score_gemma":0.000042205018,"teacher_disagreement_score":0.90074354,"about_ca_system_score_codex":0.0000667065,"about_ca_system_score_gemma":0.000023420575,"threshold_uncertainty_score":0.99980336},"labels":[],"label_agreement":null},{"id":"W4234217464","doi":"10.1109/iwsoc.2004.1319861","title":"10 GHz PLL using active shunt-peaked MCML gates and improved frequency acquisition XOR phase detector in 0.18 μm CMOS","year":2004,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Phase-locked loop; CMOS; Electronic engineering; Electronic circuit; Detector; Phase frequency detector; Phase detector; XOR gate; PLL multibit; Computer science; Current-mode logic; Logic gate; Engineering; Electrical engineering; Voltage; Charge pump; Phase noise","score_opus":0.017141517311553712,"score_gpt":0.2676388792950318,"score_spread":0.25049736198347805,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234217464","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98129076,0.00026687162,0.01616095,0.000034781984,0.00009915706,0.00027648985,0.000020576996,0.00062518014,0.0012252613],"genre_scores_gemma":[0.9792921,0.00005302052,0.02045113,0.000023978917,0.000032435095,0.00003226076,0.000008349271,0.00002749928,0.00007923271],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99919116,0.0000062921126,0.0002091757,0.00022310516,0.0000752072,0.0002950363],"domain_scores_gemma":[0.99970186,0.00002621698,0.000034387693,0.00017281965,0.000025216657,0.000039503644],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004261245,0.00019368694,0.0001797169,0.0001404116,0.00005482984,0.00002467131,0.0001042828,0.00012485097,0.00039318562],"category_scores_gemma":[0.00004058282,0.00017993191,0.000025856945,0.00019925315,0.00006622467,0.0004003331,0.000046693633,0.00013874732,0.0000138334035],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000083051236,0.00011590226,0.00012296351,0.00007248194,0.000052910873,0.000022417564,0.0002884821,0.004082018,0.9398117,0.00023908344,0.000016983082,0.055092007],"study_design_scores_gemma":[0.004969616,0.00040384522,0.00048689017,0.00013344588,0.000031355554,0.000015422083,0.0010579792,0.040880736,0.94272363,0.008410853,0.00025785895,0.00062835345],"about_ca_topic_score_codex":0.0000724926,"about_ca_topic_score_gemma":0.00005554292,"teacher_disagreement_score":0.05446365,"about_ca_system_score_codex":0.00022286785,"about_ca_system_score_gemma":0.000012796439,"threshold_uncertainty_score":0.73374104},"labels":[],"label_agreement":null},{"id":"W4234635167","doi":"10.22215/etd/2012-07060","title":"A new behavioral model for spurious tone prediction in fractional-N PLLs","year":2012,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Library and Archives Canada","funders":"","keywords":"Tone (literature); Spurious relationship; Computer science; Humanities; Speech recognition; Mathematics; Physics; Statistics; Art; Philosophy; Linguistics","score_opus":0.027194681892605238,"score_gpt":0.3285264244998962,"score_spread":0.301331742607291,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234635167","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12808669,0.0015183218,0.84895486,0.000021949245,0.0037181405,0.0012522072,0.00016303195,0.0020177725,0.014267024],"genre_scores_gemma":[0.8013708,0.00029622807,0.062136807,0.000012301541,0.00026638637,0.0007060584,0.0032598837,0.00013760383,0.1318139],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992569,0.0000013135159,0.00024044808,0.0001538106,0.00011878922,0.00022870621],"domain_scores_gemma":[0.9997495,0.000013132747,0.000040089857,0.00014017062,0.00002353124,0.00003358305],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000029414052,0.00019227149,0.00018330081,0.00017951292,0.000026369735,0.000011022918,0.000100477424,0.00035573138,0.00016689635],"category_scores_gemma":[0.000007218821,0.00019930699,0.00005350272,0.000073639036,0.0000049135233,0.0002300009,0.000007779881,0.0002657849,0.000019239538],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027088745,0.0004385315,0.002299324,0.0006528983,0.00020413157,0.0000036334227,0.0016206992,0.46808288,0.010168168,0.0070338524,0.06648635,0.44273865],"study_design_scores_gemma":[0.0023319307,0.0002170718,0.010210909,0.0003436718,0.00031103037,0.0000059608246,0.001916196,0.9155341,0.01492341,0.02627887,0.026296511,0.0016303598],"about_ca_topic_score_codex":0.00009584669,"about_ca_topic_score_gemma":0.0013476982,"teacher_disagreement_score":0.7868181,"about_ca_system_score_codex":0.00014178676,"about_ca_system_score_gemma":0.000030273392,"threshold_uncertainty_score":0.8127503},"labels":[],"label_agreement":null},{"id":"W4234955442","doi":"10.22215/etd/2017-12225","title":"A Fully Synthesized Injection Locked Ring Oscillator Based on a Pulse Injection Locking Technique","year":2017,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Injection locking; dBc; Ring oscillator; Phase noise; Jitter; CMOS; Materials science; Frequency offset; Delay line oscillator; Electrical engineering; Digitally controlled oscillator; Voltage-controlled oscillator; Optoelectronics; Local oscillator; Physics; Engineering; Optics; Voltage; Laser","score_opus":0.010872882645284193,"score_gpt":0.2581291645005299,"score_spread":0.24725628185524573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234955442","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14396265,0.0005643166,0.30965692,0.000052483618,0.010195992,0.0051182914,0.0000763997,0.02101223,0.50936073],"genre_scores_gemma":[0.9873746,0.00008443794,0.0046363906,0.00001875552,0.00016520612,0.00079235004,0.00020112492,0.00017060827,0.0065565445],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983252,0.000022407914,0.0004179544,0.00049777987,0.00033496137,0.0004016898],"domain_scores_gemma":[0.99877656,0.00007639839,0.00022883149,0.0007755065,0.00009243283,0.00005028272],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001971867,0.0005458639,0.0004727162,0.00070602767,0.00035606994,0.00013069279,0.0003913123,0.0008005599,0.00014762781],"category_scores_gemma":[0.0003083135,0.0005347643,0.00014995415,0.00017707965,0.000036195303,0.0002343598,0.000022101722,0.00075419946,0.000039614955],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010766773,0.00026742413,0.00059975614,0.0031142568,0.0004797971,0.0000712012,0.00045487072,0.13967256,0.126235,0.0009794579,0.0018829342,0.7251661],"study_design_scores_gemma":[0.0018025015,0.0010408141,0.0013748355,0.005031093,0.00028508197,0.00004413876,0.0016474867,0.16775332,0.79439384,0.0032458932,0.019958798,0.0034222086],"about_ca_topic_score_codex":0.00004416466,"about_ca_topic_score_gemma":0.00015785605,"teacher_disagreement_score":0.8434119,"about_ca_system_score_codex":0.00044733196,"about_ca_system_score_gemma":0.000053275657,"threshold_uncertainty_score":0.9997104},"labels":[],"label_agreement":null},{"id":"W4235772628","doi":"10.1109/icassp.2003.1201696","title":"A necessary and sufficient condition for the BIBO stability of general-order Bode-type variable-amplitude wave-digital equalizers","year":2004,"lang":"en","type":"article","venue":"2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03).","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada); Concordia University; University of Alberta","funders":"","keywords":"BIBO stability; Transfer function; Control theory (sociology); Multiplier (economics); Amplitude; Amplitude distortion; Digital filter; Bode plot; Mathematics; Computer science; Bandwidth (computing); Engineering; Nonlinear system; Telecommunications; Physics; Optics; Nonlinear distortion","score_opus":0.04870290419442092,"score_gpt":0.29478211601795085,"score_spread":0.24607921182352993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4235772628","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29274678,0.0008893669,0.69064397,0.0002101452,0.0013888081,0.001290673,0.0005884519,0.0004719835,0.011769818],"genre_scores_gemma":[0.9741699,0.0005406799,0.024648044,0.00011621881,0.0001210617,0.00005947589,0.000055866887,0.000037197933,0.00025153143],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982155,0.0000047223434,0.0005200332,0.00045226788,0.00042840152,0.00037908086],"domain_scores_gemma":[0.99689364,0.000032839034,0.00022584971,0.000114161136,0.0026536782,0.000079800564],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002685672,0.00034560094,0.000318308,0.00016558,0.00020816391,0.000336541,0.0003054106,0.00019234992,0.00010466352],"category_scores_gemma":[0.00048638866,0.00027783858,0.000027703927,0.00047435073,0.00042617184,0.00049633323,0.00006371252,0.00031922254,0.0000040760788],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013382013,0.001937352,0.0029711167,0.003851635,0.0011359318,0.00002683427,0.0031386644,0.052729785,0.25962427,0.61800265,0.0118632745,0.043380246],"study_design_scores_gemma":[0.002770651,0.000905851,0.00042100146,0.00062804826,0.00017252401,0.00007028612,0.004026734,0.91919893,0.04952985,0.016751003,0.004443832,0.0010812945],"about_ca_topic_score_codex":0.000011782638,"about_ca_topic_score_gemma":0.0000017303506,"teacher_disagreement_score":0.86646914,"about_ca_system_score_codex":0.00014550255,"about_ca_system_score_gemma":0.00021408002,"threshold_uncertainty_score":0.9999674},"labels":[],"label_agreement":null},{"id":"W4236290934","doi":"10.1109/isscc.1998.672378","title":"An Eight-order Bandpass δ σl Modulator For A/D Conversion In Digital Radio","year":2005,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Band-pass filter; Digital radio; Computer science; Radio frequency; Electronic engineering; Electrical engineering; Telecommunications; Engineering","score_opus":0.007102408868205284,"score_gpt":0.2259546264406382,"score_spread":0.21885221757243292,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4236290934","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7822353,0.00015843108,0.21221235,0.00012986908,0.00022061473,0.00025885913,0.00002174942,0.000855697,0.0039070956],"genre_scores_gemma":[0.98287904,0.000028653847,0.016526941,0.000027497526,0.00004540035,0.000020168894,0.000016846794,0.000015458527,0.0004400036],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995549,8.0066104e-7,0.00010872222,0.000112336566,0.000051005478,0.00017224526],"domain_scores_gemma":[0.9997941,0.000016134756,0.000007677985,0.0001435401,0.000014067323,0.000024425528],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000022974904,0.000088067165,0.000090146015,0.00006342673,0.000019965968,0.000021017217,0.000110215704,0.00006397149,0.000057278372],"category_scores_gemma":[0.000011893446,0.00007644803,0.00001808365,0.000081874394,0.000018004996,0.00048214625,0.000015390187,0.00005477031,0.000020207319],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009719305,0.000400536,0.02094858,0.00018589536,0.00010651695,0.000009414672,0.00040807598,0.2815845,0.011934889,0.01990934,0.020052863,0.6443622],"study_design_scores_gemma":[0.0017812351,0.00013327143,0.0008593741,0.000018058457,0.000005820213,0.0000028042662,0.00033248865,0.73694515,0.06329417,0.0026611958,0.19351308,0.00045336018],"about_ca_topic_score_codex":0.0000010199807,"about_ca_topic_score_gemma":0.0000054000398,"teacher_disagreement_score":0.64390886,"about_ca_system_score_codex":0.000056008306,"about_ca_system_score_gemma":0.0000030346512,"threshold_uncertainty_score":0.311746},"labels":[],"label_agreement":null},{"id":"W4237032454","doi":"10.32920/ryerson.14660904.v1","title":"Inter-Signal Timing Skew Compensation Of Source-Synchronized Parallel Links With Incremental Signaling","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Skew; SIGNAL (programming language); Clock skew; Computer science; Channel (broadcasting); Sampling (signal processing); Compensation (psychology); Clock domain crossing; Block (permutation group theory); Control theory (sociology); Electronic engineering; Clock signal; Jitter; Mathematics; Telecommunications; Engineering; Synchronous circuit","score_opus":0.02580222530448107,"score_gpt":0.24513992277940005,"score_spread":0.219337697474919,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237032454","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23366259,0.0004097192,0.7631413,0.000020240203,0.00016856118,0.00025574252,0.0000073174115,0.0006295175,0.0017050278],"genre_scores_gemma":[0.8332888,0.0001096764,0.16617528,0.000018657429,0.000049093567,0.00004628446,0.00014871721,0.000048062455,0.00011543806],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99860835,0.00002395266,0.0004985056,0.00034105405,0.000261211,0.000266929],"domain_scores_gemma":[0.9992816,0.00006111381,0.00015937939,0.00037592408,0.000085966756,0.000036034846],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001244811,0.00035100142,0.00051050435,0.00015083278,0.00004913022,0.000058160596,0.00033202377,0.00041943064,0.0006317896],"category_scores_gemma":[0.000013545975,0.00031454943,0.00009964228,0.00011093456,0.00009764719,0.00010493127,0.0005626443,0.0009841479,0.0000046270748],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005921699,0.000088960944,0.0014689562,0.001153771,0.0007699456,0.000022240949,0.00083436345,0.9242033,0.026694966,0.00028745361,0.00014940526,0.04426743],"study_design_scores_gemma":[0.0024863756,0.00029567644,0.00016105194,0.0039729346,0.00031337657,0.0000278689,0.0063422853,0.6401182,0.3422179,0.001154134,0.0011404653,0.0017697277],"about_ca_topic_score_codex":0.000041699146,"about_ca_topic_score_gemma":0.00003057185,"teacher_disagreement_score":0.5996262,"about_ca_system_score_codex":0.00017415315,"about_ca_system_score_gemma":0.00004628401,"threshold_uncertainty_score":0.9999307},"labels":[],"label_agreement":null},{"id":"W4237224917","doi":"10.22215/etd/2011-06805","title":"Cell based synthesized low noise all digital frequency synthesizer, 0.13μm CMOS and FPGA implementations","year":2011,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Library and Archives Canada","funders":"","keywords":"Field-programmable gate array; CMOS; Computer science; Implementation; Noise (video); Electrical engineering; Computer hardware; Engineering; Artificial intelligence; Programming language","score_opus":0.012061896831771083,"score_gpt":0.23548394722877258,"score_spread":0.2234220503970015,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237224917","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4291739,0.0054867906,0.033520933,0.00009118609,0.0028834646,0.0035718293,0.0017982505,0.009041241,0.51443243],"genre_scores_gemma":[0.9763242,0.0008901176,0.01255781,0.000051754,0.00005040082,0.0004246387,0.0015253972,0.00019082712,0.0079848515],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99851227,0.000009946856,0.00046806913,0.00039514044,0.0001954937,0.0004190959],"domain_scores_gemma":[0.9991425,0.00017680337,0.00011452707,0.00042649914,0.000054461787,0.000085163294],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00005297885,0.00049501384,0.0003969003,0.0002357371,0.00009187658,0.000106148684,0.00032341375,0.00032195327,0.0010471396],"category_scores_gemma":[0.00007493774,0.00046643207,0.00010456359,0.00012547297,0.000052910866,0.000354307,0.000028163106,0.0002805839,0.000092485316],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000633993,0.002445762,0.0035376903,0.014151479,0.004124397,0.0003532853,0.004932959,0.0020957147,0.13604127,0.012689907,0.04797956,0.771014],"study_design_scores_gemma":[0.004210944,0.00046168512,0.0025723262,0.0011336695,0.0012527264,0.000012778465,0.011180448,0.005895161,0.9165952,0.024802292,0.025658477,0.0062242863],"about_ca_topic_score_codex":0.00003309845,"about_ca_topic_score_gemma":0.000075768825,"teacher_disagreement_score":0.78055394,"about_ca_system_score_codex":0.0000649568,"about_ca_system_score_gemma":0.000037501854,"threshold_uncertainty_score":0.999866},"labels":[],"label_agreement":null},{"id":"W4237740252","doi":"10.32920/ryerson.14660904","title":"Inter-Signal Timing Skew Compensation Of Source-Synchronized Parallel Links With Incremental Signaling","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Skew; SIGNAL (programming language); Clock skew; Computer science; Channel (broadcasting); Sampling (signal processing); Compensation (psychology); Clock domain crossing; Block (permutation group theory); Synchronization (alternating current); Control theory (sociology); Electronic engineering; Clock signal; Jitter; Mathematics; Telecommunications; Engineering; Synchronous circuit","score_opus":0.02580222530448107,"score_gpt":0.24513992277940005,"score_spread":0.219337697474919,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237740252","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23366259,0.0004097192,0.7631413,0.000020240203,0.00016856118,0.00025574252,0.0000073174115,0.0006295175,0.0017050278],"genre_scores_gemma":[0.8332888,0.0001096764,0.16617528,0.000018657429,0.000049093567,0.00004628446,0.00014871721,0.000048062455,0.00011543806],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99860835,0.00002395266,0.0004985056,0.00034105405,0.000261211,0.000266929],"domain_scores_gemma":[0.9992816,0.00006111381,0.00015937939,0.00037592408,0.000085966756,0.000036034846],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001244811,0.00035100142,0.00051050435,0.00015083278,0.00004913022,0.000058160596,0.00033202377,0.00041943064,0.0006317896],"category_scores_gemma":[0.000013545975,0.00031454943,0.00009964228,0.00011093456,0.00009764719,0.00010493127,0.0005626443,0.0009841479,0.0000046270748],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005921699,0.000088960944,0.0014689562,0.001153771,0.0007699456,0.000022240949,0.00083436345,0.9242033,0.026694966,0.00028745361,0.00014940526,0.04426743],"study_design_scores_gemma":[0.0024863756,0.00029567644,0.00016105194,0.0039729346,0.00031337657,0.0000278689,0.0063422853,0.6401182,0.3422179,0.001154134,0.0011404653,0.0017697277],"about_ca_topic_score_codex":0.000041699146,"about_ca_topic_score_gemma":0.00003057185,"teacher_disagreement_score":0.5996262,"about_ca_system_score_codex":0.00017415315,"about_ca_system_score_gemma":0.00004628401,"threshold_uncertainty_score":0.9999307},"labels":[],"label_agreement":null},{"id":"W4237744755","doi":"10.32920/ryerson.14644863","title":"A 100 MHz - 1 GHz on-chip-programmable phase-locked-loop","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Electronic engineering; Chip; Phase noise; Digitally controlled oscillator; SIGNAL (programming language); Power (physics); PLL multibit; Noise (video); Computer science; Electrical engineering; Transfer function; Delay-locked loop; Voltage; Delay line oscillator; Engineering; Physics","score_opus":0.03386861078182584,"score_gpt":0.2970735919159647,"score_spread":0.26320498113413887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237744755","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60055393,0.0063224374,0.1733226,0.00054204406,0.007261936,0.0017546135,0.00014704492,0.019805975,0.1902894],"genre_scores_gemma":[0.84186214,0.00376542,0.13276169,0.00031513043,0.00045301483,0.0009403614,0.00057405466,0.00031855016,0.019009659],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9982174,0.000012514588,0.00037719856,0.00057494576,0.00027094467,0.00054699637],"domain_scores_gemma":[0.9986624,0.000045034954,0.000057917176,0.0011082264,0.000050200873,0.000076188364],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000082013845,0.0005032676,0.0005050878,0.0001744543,0.000073525065,0.00015880831,0.0006060132,0.00048126714,0.0007967939],"category_scores_gemma":[0.000053587686,0.00046599197,0.00017726807,0.00021411786,0.0000766952,0.0000879894,0.00076328294,0.0010703764,0.00014811748],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042880034,0.00086214585,0.00011876446,0.001203672,0.0011011204,0.00021169338,0.00024310465,0.20456928,0.003405435,0.0033764846,0.02322186,0.7616436],"study_design_scores_gemma":[0.0039346674,0.00075214345,0.000045390774,0.0017121871,0.0002950422,0.000040464955,0.0026403412,0.12772113,0.20326531,0.023145672,0.63181984,0.0046278196],"about_ca_topic_score_codex":0.00002939445,"about_ca_topic_score_gemma":0.000018436587,"teacher_disagreement_score":0.75701576,"about_ca_system_score_codex":0.00014397675,"about_ca_system_score_gemma":0.000039876642,"threshold_uncertainty_score":0.99977916},"labels":[],"label_agreement":null},{"id":"W4237955984","doi":"10.22215/etd/2008-08368","title":"Architecture of an advanced synthesized receiver for remote control applications","year":2008,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Architecture; Computer science; Art; Visual arts","score_opus":0.006263144083203897,"score_gpt":0.2516556821963229,"score_spread":0.245392538113119,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237955984","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013973654,0.0013238004,0.9623604,0.000021560294,0.00036386997,0.002637208,0.00027138356,0.0015728768,0.01747529],"genre_scores_gemma":[0.34158197,0.0037236027,0.6346425,0.00005074454,0.00019875905,0.0018643161,0.0025791605,0.00030096917,0.015058012],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99926186,0.0000051595507,0.00026638727,0.00020389423,0.000095281415,0.00016741845],"domain_scores_gemma":[0.9993405,0.000104599276,0.00009132255,0.00036145613,0.000076658864,0.00002550202],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000027372878,0.00021135842,0.00034174338,0.000121476995,0.00005160337,0.0000038926614,0.00024615548,0.00025063625,0.00002387718],"category_scores_gemma":[0.000046198158,0.00019167288,0.000087042594,0.00009795624,0.000030482282,0.000054927186,0.0000039230126,0.00016416004,0.0000029581477],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017089664,0.000028693104,9.012956e-7,0.00043372074,0.00012642317,5.5200564e-7,0.00010887209,0.020177875,0.01714635,0.0006105386,0.00020292008,0.9609923],"study_design_scores_gemma":[0.006379687,0.00060291786,0.00028530738,0.00063732336,0.00050033414,0.00001510906,0.0029171656,0.05184055,0.50626093,0.055145517,0.3728615,0.0025536173],"about_ca_topic_score_codex":0.0000024483143,"about_ca_topic_score_gemma":0.00003752581,"teacher_disagreement_score":0.95843863,"about_ca_system_score_codex":0.000027290807,"about_ca_system_score_gemma":0.000014349027,"threshold_uncertainty_score":0.7816193},"labels":[],"label_agreement":null},{"id":"W4238083471","doi":"10.22215/etd/2005-10704","title":"Adaptable MOS current mode logic for multi-band frequency synthesizers","year":2005,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Heritage; Library and Archives Canada","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Electrical engineering; Computer science; Telecommunications; Engineering","score_opus":0.04863954322074761,"score_gpt":0.33082070614610304,"score_spread":0.28218116292535544,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238083471","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01598163,0.04611479,0.7924062,0.00005966086,0.008451195,0.0037907683,0.00057374866,0.008008526,0.124613486],"genre_scores_gemma":[0.36299732,0.020586215,0.5509649,0.000057255627,0.0006700456,0.0036826537,0.0031198456,0.00053190463,0.05738988],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989141,0.000003554501,0.00030065625,0.0002870433,0.00012450462,0.0003701343],"domain_scores_gemma":[0.9995288,0.000042262272,0.00006197951,0.0002750144,0.000053362048,0.00003857143],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000039300474,0.00034956788,0.0003198845,0.00012845515,0.000073498246,0.00002524066,0.00028579932,0.00031892743,0.00012944987],"category_scores_gemma":[0.00006667274,0.00031054416,0.00010622654,0.00008329022,0.00001844728,0.00013850302,0.000008071432,0.00028503197,0.000033324097],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008244319,0.00039414052,0.00011160577,0.003523069,0.0005323808,0.00000563818,0.00054248,0.073216245,0.013745726,0.047695134,0.017518714,0.8426324],"study_design_scores_gemma":[0.0035374556,0.00031289933,0.00018925723,0.0017807763,0.0006593817,0.0000050949598,0.009428605,0.4562548,0.31027848,0.05082254,0.16107273,0.00565797],"about_ca_topic_score_codex":0.000009143132,"about_ca_topic_score_gemma":0.00025369358,"teacher_disagreement_score":0.83697444,"about_ca_system_score_codex":0.00013377037,"about_ca_system_score_gemma":0.000022454327,"threshold_uncertainty_score":0.9999347},"labels":[],"label_agreement":null},{"id":"W4238300927","doi":"10.1364/acp.2013.af2e.7","title":"Demonstration of Energy-Efficient and Format-Transparent Digital Signal Processing for Tb/s Flexible Transceiver","year":2013,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Digital signal processing; Quadrature amplitude modulation; Transceiver; Computer science; Energy (signal processing); Signal processing; Phase-shift keying; Efficient energy use; Electronic engineering; Computer hardware; Telecommunications; Bit error rate; Engineering; Electrical engineering; Wireless; Physics","score_opus":0.01578213456768356,"score_gpt":0.22201578592937904,"score_spread":0.20623365136169547,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238300927","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.080172464,0.00022449662,0.91497916,0.000022311884,0.000020493168,0.00014565524,0.0000107055785,0.00024627376,0.0041784346],"genre_scores_gemma":[0.994628,0.000033055003,0.005164615,0.000005966606,0.0000067240285,0.000055258115,0.000008127755,0.000008450666,0.00008976362],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99958277,7.4202575e-7,0.00015105604,0.00007355407,0.00006373364,0.00012813135],"domain_scores_gemma":[0.99987805,0.000013262913,0.000016478043,0.000044160905,0.000029062892,0.00001900965],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000014711276,0.0000804263,0.00008705911,0.00004206505,0.000027237998,0.000029171952,0.000049759343,0.000039603463,0.000016510357],"category_scores_gemma":[0.0000010536144,0.00006523485,0.00002161058,0.000050656057,0.00004466993,0.0002968877,0.0000044996914,0.0000264151,7.80451e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010822606,0.000059237005,0.00042521342,0.00031932365,0.000028373215,1.3239637e-7,0.0002045174,0.08025312,0.016363867,0.005806285,0.00028863462,0.8962405],"study_design_scores_gemma":[0.00042624044,0.00010327867,0.00024822314,0.0000548695,0.000014043682,0.000002286436,0.00055334676,0.8260334,0.16815421,0.0028577016,0.0013604331,0.00019196344],"about_ca_topic_score_codex":0.0000018314454,"about_ca_topic_score_gemma":0.000001184499,"teacher_disagreement_score":0.9144556,"about_ca_system_score_codex":0.00001064547,"about_ca_system_score_gemma":0.000004254809,"threshold_uncertainty_score":0.26602},"labels":[],"label_agreement":null},{"id":"W4238608545","doi":"10.22215/etd/2007-08346","title":"4Gbps CMOS backplane receiver with adaptive blind DFE","year":2007,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage","funders":"","keywords":"Backplane; CMOS; Computer science; Telecommunications; Electrical engineering; Engineering; Computer hardware","score_opus":0.014700753204581113,"score_gpt":0.2647291469577982,"score_spread":0.25002839375321706,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238608545","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054969635,0.0012267499,0.020839108,0.00001130784,0.0013737475,0.0006543656,0.000045871646,0.0026838908,0.9181953],"genre_scores_gemma":[0.5376396,0.0034393806,0.11473263,0.00011969821,0.0004803071,0.0002480955,0.003978477,0.00049872266,0.33886307],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9990671,0.0000029397822,0.00019681624,0.00023871269,0.00020605685,0.00028835316],"domain_scores_gemma":[0.9995686,0.00003373857,0.00005190403,0.00024800366,0.000060798884,0.000036964877],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000040647174,0.0003130326,0.00025362053,0.00018437083,0.000043026266,0.000016874825,0.00020106333,0.00037340345,0.0005175459],"category_scores_gemma":[0.000009126885,0.00024572175,0.000033545428,0.00020183704,0.000031363077,0.00010644062,0.0000108784725,0.00043516792,0.00017352196],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0028274667,0.00023321023,0.00051960675,0.0012688678,0.0022949819,0.00043736317,0.0019310282,0.02070492,0.0022540367,0.014911394,0.05967105,0.89294606],"study_design_scores_gemma":[0.007945037,0.002383818,0.006555442,0.0027127406,0.000878473,0.00006635651,0.04744024,0.008054947,0.19673492,0.0067952196,0.71181446,0.008618347],"about_ca_topic_score_codex":0.000011685913,"about_ca_topic_score_gemma":0.00040258002,"teacher_disagreement_score":0.8843277,"about_ca_system_score_codex":0.00007030823,"about_ca_system_score_gemma":0.000015687867,"threshold_uncertainty_score":0.9999995},"labels":[],"label_agreement":null},{"id":"W4239999388","doi":"10.32920/ryerson.14663841.v1","title":"All-digital ΔΣ time-to-digital converter with bi-directional gated delay line time integrator","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Integrating ADC; Time-to-digital converter; Oversampling; Electronic engineering; CMOS; Digital delay line; Time delay and integration; Computer science; Electrical engineering; Capacitor; Digital signal; Engineering; Voltage; Jitter; Digital signal processing; Ćuk converter","score_opus":0.008803337884464132,"score_gpt":0.21322234375520907,"score_spread":0.20441900587074494,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4239999388","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25177792,0.00076428114,0.55852735,0.0010088234,0.0022946824,0.002231574,0.0018788165,0.025375372,0.15614122],"genre_scores_gemma":[0.9006097,0.00009469767,0.025611425,0.00031033435,0.00033356203,0.00021463359,0.0043171593,0.00032994786,0.06817859],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99829364,0.0000068928166,0.0003889038,0.0005875366,0.00030924476,0.0004137772],"domain_scores_gemma":[0.99909186,0.000056401535,0.000056963963,0.00046331043,0.00020164611,0.00012982727],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000039815142,0.0005668045,0.00050599955,0.00021719953,0.000040369425,0.0004456699,0.00039445725,0.00039824037,0.0022442464],"category_scores_gemma":[0.00006787992,0.00045232964,0.00012275625,0.00026200587,0.00009128688,0.00038131725,0.0005927996,0.00082970504,0.0019863204],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005655515,0.0011806615,0.0017157242,0.00085895637,0.010990446,0.0010141807,0.000704127,0.39727813,0.015889654,0.00022435807,0.22486529,0.34471294],"study_design_scores_gemma":[0.0019115984,0.0007710514,0.00008058861,0.0011836773,0.00023732927,0.00034438734,0.00067291985,0.5016331,0.055581834,0.00068956846,0.43227056,0.0046233856],"about_ca_topic_score_codex":0.0000053351837,"about_ca_topic_score_gemma":0.0000027415206,"teacher_disagreement_score":0.6488317,"about_ca_system_score_codex":0.00019313497,"about_ca_system_score_gemma":0.00007052471,"threshold_uncertainty_score":0.9997929},"labels":[],"label_agreement":null},{"id":"W4241041084","doi":"10.32920/ryerson.14644569.v1","title":"Frequency calibration of the system clock of passive wireless microsystems","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; University of Waterloo","funders":"CMC Microsystems","keywords":"Relaxation oscillator; Electronic engineering; Clock rate; Microsystem; Local oscillator; Calibration; Frequency drift; Capacitor; Computer science; CMOS; Voltage-controlled oscillator; Electrical engineering; Engineering; Physics; Voltage; Phase noise; Materials science","score_opus":0.009260391764332297,"score_gpt":0.20732916500314882,"score_spread":0.19806877323881653,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241041084","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86824113,0.0014843504,0.123323105,0.000030261815,0.002709234,0.0005620167,0.00012111663,0.0005326568,0.002996102],"genre_scores_gemma":[0.9975339,0.00011703735,0.0021390223,0.0000019653396,0.000030057305,0.00005026943,0.000017196304,0.000021196509,0.000089308734],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990562,0.000025169393,0.0004784023,0.00016645902,0.0001602345,0.00011353993],"domain_scores_gemma":[0.9990201,0.000025361383,0.00021083823,0.0006402899,0.000092508606,0.000010909966],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004415118,0.00017033622,0.00036912574,0.000045934565,0.000022364888,0.000014105246,0.00040837433,0.00028042123,0.000010196159],"category_scores_gemma":[0.00001464985,0.00011932822,0.00011326048,0.00012339748,0.00005908064,0.000045715035,0.00036483892,0.0002602657,3.8932626e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005188248,0.000091606016,0.009247674,0.031268626,0.0010083589,0.00001293577,0.001200499,0.16934055,0.6940973,0.08521328,0.0010736258,0.007440378],"study_design_scores_gemma":[0.00012704576,0.000010235374,0.00025804856,0.002263481,0.0000503743,0.000005281189,0.0037878526,0.04504442,0.9477146,0.0004433302,0.000046567395,0.0002487648],"about_ca_topic_score_codex":0.00011205827,"about_ca_topic_score_gemma":0.00003610839,"teacher_disagreement_score":0.25361732,"about_ca_system_score_codex":0.00009804104,"about_ca_system_score_gemma":0.00004015492,"threshold_uncertainty_score":0.4866064},"labels":[],"label_agreement":null},{"id":"W4241533654","doi":"10.1002/cta.546","title":"T1/E1/J1 receiver in CMOS","year":2008,"lang":"en","type":"article","venue":"International Journal of Circuit Theory and Applications","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"CMOS; Chip; SIGNAL (programming language); Power (physics); Electrical engineering; Electronic engineering; Engineering; Radio receiver design; Computer science; Physics","score_opus":0.01372077198707791,"score_gpt":0.24741416888307582,"score_spread":0.2336933968959979,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241533654","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3166498,0.0017482109,0.6635008,0.00012312912,0.0003906059,0.00015054399,0.00001821289,0.000101443286,0.017317241],"genre_scores_gemma":[0.9978776,0.0016182535,0.00016943256,0.000054734115,0.000119940676,0.000016892885,0.0000016594233,0.0000065589898,0.00013490667],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9995382,0.000011375715,0.00021528876,0.00005378887,0.00011379339,0.000067595545],"domain_scores_gemma":[0.99969065,0.00009097979,0.000057193723,0.00006796145,0.00007032026,0.000022870234],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014688329,0.00005737878,0.00008147419,0.00013358962,0.000031088246,0.00000890805,0.00023351543,0.00003552308,0.00004461211],"category_scores_gemma":[0.00003082424,0.00005295815,0.000026417105,0.00007745325,0.00008003638,0.00015688114,0.000017968967,0.00014827686,0.000008685891],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018708679,0.000065625194,0.0029336167,0.0000062758686,0.00008433662,0.000030255582,0.00030697582,0.0020720041,0.002873761,0.86117107,0.0003319939,0.13010536],"study_design_scores_gemma":[0.00067909865,0.000028685758,0.008271218,0.00005704379,0.000011701522,0.00053413765,0.00040382647,0.00009257591,0.0037055926,0.87823117,0.107815504,0.00016944658],"about_ca_topic_score_codex":3.6560905e-7,"about_ca_topic_score_gemma":5.981261e-7,"teacher_disagreement_score":0.6812278,"about_ca_system_score_codex":0.000039278413,"about_ca_system_score_gemma":0.000009895313,"threshold_uncertainty_score":0.21595706},"labels":[],"label_agreement":null},{"id":"W4242626487","doi":"10.32920/ryerson.14644863.v1","title":"A 100 MHz - 1 GHz on-chip-programmable phase-locked-loop","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Phase-locked loop; Chip; Phase noise; Electronic engineering; SIGNAL (programming language); Noise (video); Digitally controlled oscillator; Power (physics); Electrical engineering; Voltage; Computer science; Transfer function; Delay-locked loop; Engineering; Delay line oscillator; Physics","score_opus":0.03386861078182584,"score_gpt":0.2970735919159647,"score_spread":0.26320498113413887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242626487","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60055393,0.0063224374,0.1733226,0.00054204406,0.007261936,0.0017546135,0.00014704492,0.019805975,0.1902894],"genre_scores_gemma":[0.84186214,0.00376542,0.13276169,0.00031513043,0.00045301483,0.0009403614,0.00057405466,0.00031855016,0.019009659],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9982174,0.000012514588,0.00037719856,0.00057494576,0.00027094467,0.00054699637],"domain_scores_gemma":[0.9986624,0.000045034954,0.000057917176,0.0011082264,0.000050200873,0.000076188364],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000082013845,0.0005032676,0.0005050878,0.0001744543,0.000073525065,0.00015880831,0.0006060132,0.00048126714,0.0007967939],"category_scores_gemma":[0.000053587686,0.00046599197,0.00017726807,0.00021411786,0.0000766952,0.0000879894,0.00076328294,0.0010703764,0.00014811748],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042880034,0.00086214585,0.00011876446,0.001203672,0.0011011204,0.00021169338,0.00024310465,0.20456928,0.003405435,0.0033764846,0.02322186,0.7616436],"study_design_scores_gemma":[0.0039346674,0.00075214345,0.000045390774,0.0017121871,0.0002950422,0.000040464955,0.0026403412,0.12772113,0.20326531,0.023145672,0.63181984,0.0046278196],"about_ca_topic_score_codex":0.00002939445,"about_ca_topic_score_gemma":0.000018436587,"teacher_disagreement_score":0.75701576,"about_ca_system_score_codex":0.00014397675,"about_ca_system_score_gemma":0.000039876642,"threshold_uncertainty_score":0.99977916},"labels":[],"label_agreement":null},{"id":"W4243046438","doi":"10.32920/ryerson.14653854","title":"Current-mode techniques for UWB frequency synthesizers","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Inductor; Voltage-controlled oscillator; Electronic engineering; Phase noise; Frequency divider; Electrical engineering; Phase-locked loop; Transformer; Capacitor; Varicap; Engineering; Frequency synthesizer; Computer science; CMOS; Voltage; Physics; Capacitance","score_opus":0.024056109904372618,"score_gpt":0.3062021396458344,"score_spread":0.2821460297414618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243046438","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003808312,0.006500074,0.9709794,0.00008265249,0.0018386595,0.0007715871,0.00014504662,0.006337906,0.009536372],"genre_scores_gemma":[0.37760016,0.010445502,0.60876757,0.000036602294,0.00026677473,0.0021755637,0.00026813062,0.00014981325,0.00028984871],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99889314,0.000006590781,0.00029335337,0.0003727289,0.00011779497,0.0003163947],"domain_scores_gemma":[0.9991666,0.00006507008,0.00004761415,0.0006196068,0.00006646763,0.000034630742],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00006811574,0.0003280968,0.0003568588,0.00012480166,0.000041837433,0.00006221449,0.00046712958,0.00037362182,0.00008958259],"category_scores_gemma":[0.000111478774,0.00031423516,0.00016328455,0.000072511226,0.000052371528,0.0000898499,0.00034483947,0.00055554125,0.0000046860537],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000057020466,0.00010095928,0.00035458157,0.0035086423,0.0003500506,0.000010004581,0.00018190245,0.006505735,0.007039623,0.013392284,0.015876183,0.9526743],"study_design_scores_gemma":[0.00026725398,0.00006087988,0.000037719532,0.0020313207,0.00018329576,0.0000062757244,0.000565128,0.02269662,0.5842232,0.24973448,0.13786393,0.0023298815],"about_ca_topic_score_codex":0.000010896059,"about_ca_topic_score_gemma":0.000013239013,"teacher_disagreement_score":0.95034444,"about_ca_system_score_codex":0.00014030056,"about_ca_system_score_gemma":0.000035190646,"threshold_uncertainty_score":0.999931},"labels":[],"label_agreement":null},{"id":"W4243939069","doi":"10.1145/505340.505342","title":"A low power direct digital frequency synthesizer with 60 dBc spectral purity","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"dBc; Direct digital synthesizer; Frequency synthesizer; CMOS; Electronic engineering; Computer science; Transceiver; Power (physics); Application-specific integrated circuit; Low-power electronics; Electrical engineering; Nyquist frequency; Engineering; Phase noise; Power consumption; Physics; Phase-locked loop; Filter (signal processing)","score_opus":0.006790243608338106,"score_gpt":0.1762050961609316,"score_spread":0.1694148525525935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243939069","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28255758,0.00048251823,0.0071154875,0.0001645977,0.00017535196,0.0001725167,0.000021793156,0.0030972683,0.7062129],"genre_scores_gemma":[0.99424434,0.00007725503,0.0034789995,0.000019530631,0.000022899208,0.00001464761,0.0000011854921,0.00002543836,0.0021156785],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993062,0.0000021809117,0.00011415667,0.0001632334,0.00012131635,0.0002929379],"domain_scores_gemma":[0.99965334,0.00002911107,0.000012408595,0.0002560859,0.000011503852,0.000037534912],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000016180342,0.00016302118,0.0001428531,0.000047711288,0.000035891895,0.000053551015,0.00015848385,0.000059928472,0.001251295],"category_scores_gemma":[0.000029082179,0.00011755867,0.000033759497,0.00013289278,0.00007192043,0.00034744182,0.000024373447,0.00013043478,0.00022451287],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016626279,0.003943715,0.077170715,0.0009087441,0.004490972,0.0039894395,0.0031780552,0.02054302,0.027895747,0.09250208,0.12954514,0.63566613],"study_design_scores_gemma":[0.0070056464,0.0035144684,0.022426168,0.0011087265,0.00030362984,0.0006591766,0.0032561403,0.047601152,0.59922457,0.07065605,0.23231071,0.0119335735],"about_ca_topic_score_codex":0.00000213782,"about_ca_topic_score_gemma":0.0000051875454,"teacher_disagreement_score":0.7116868,"about_ca_system_score_codex":0.0000451913,"about_ca_system_score_gemma":0.0000017825336,"threshold_uncertainty_score":0.9996617},"labels":[],"label_agreement":null},{"id":"W4245056628","doi":"10.1109/mwsym.2003.1211035","title":"Piecewise continuous linear interpolation of the sine function for direct digital frequency synthesis","year":2003,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Sine; Piecewise linear function; Interpolation (computer graphics); Spurious-free dynamic range; Computer science; Algorithm; Spurious relationship; Piecewise; Function (biology); Range (aeronautics); Dynamic range; Mathematics; Engineering; Telecommunications","score_opus":0.008898341033728415,"score_gpt":0.2033687215812249,"score_spread":0.1944703805474965,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245056628","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11822614,0.0003784541,0.78308403,0.00006605095,0.0009961097,0.00051689614,0.00006146072,0.00086057966,0.095810294],"genre_scores_gemma":[0.9951248,0.000012978388,0.0043715853,0.000006138117,0.000013039277,0.000031252144,0.0000019171007,0.000011247395,0.00042700794],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99965715,0.0000035268085,0.0001343024,0.00006810976,0.000048162135,0.00008876191],"domain_scores_gemma":[0.99970967,0.00008351582,0.000027310494,0.00014315403,0.000028976465,0.000007349036],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003818061,0.00007027692,0.000091753594,0.000028698081,0.000025834395,0.00000820516,0.00006870721,0.00004150109,0.00003500894],"category_scores_gemma":[0.00034830338,0.00004671189,0.000045216697,0.00008802743,0.000029284696,0.00013095794,0.000010100405,0.00003659143,0.00000296882],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015009512,0.0004213993,0.044981945,0.00060027884,0.000793191,0.0000012470764,0.00032714626,0.018354714,0.14474349,0.10859125,0.0077939276,0.6732413],"study_design_scores_gemma":[0.0010451481,0.00047442142,0.0020796657,0.0002335487,0.00018285403,0.000006254894,0.001226777,0.048312355,0.82542735,0.04121392,0.079012275,0.00078539987],"about_ca_topic_score_codex":0.0000011821257,"about_ca_topic_score_gemma":0.000002958784,"teacher_disagreement_score":0.8768987,"about_ca_system_score_codex":0.000017061808,"about_ca_system_score_gemma":0.0000031703528,"threshold_uncertainty_score":0.19048557},"labels":[],"label_agreement":null},{"id":"W4245313649","doi":"10.22215/etd/2007-08537","title":"Blind adaptation of a decision feedback equalizer for use in a 10Gbps serial link","year":2007,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage","funders":"","keywords":"Equalizer; Adaptation (eye); Computer science; Psychology; Telecommunications","score_opus":0.05634340194869654,"score_gpt":0.3419550032663002,"score_spread":0.28561160131760366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245313649","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5790504,0.0003286192,0.41610143,0.0000032201128,0.0015929608,0.0008713948,0.00004729935,0.00031488543,0.0016897529],"genre_scores_gemma":[0.4912026,0.00089252635,0.49785352,0.000014936948,0.00026023257,0.0003066112,0.0021622109,0.00018322875,0.0071241194],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99890006,0.000004344183,0.00053051853,0.00019278903,0.00016837598,0.00020389399],"domain_scores_gemma":[0.9993524,0.00023400837,0.00010140156,0.00019327503,0.00010056963,0.000018320756],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013850315,0.00020651866,0.0003012515,0.0004122019,0.000017347213,0.000018192657,0.00014685612,0.0004920342,0.000046571215],"category_scores_gemma":[0.0002112872,0.00019745859,0.00007200743,0.00024252637,0.000013065275,0.00018636932,0.000012423142,0.00016766552,0.0000057114216],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002360978,0.00008078536,0.00010087933,0.00075701706,0.00009573652,0.0000055009623,0.00091306877,0.066101536,0.0032906034,0.0036366666,0.00086261996,0.9217946],"study_design_scores_gemma":[0.0303679,0.0017363573,0.0057138666,0.005472659,0.00043776204,0.000006906077,0.030311165,0.5030242,0.2603572,0.062947534,0.094722584,0.004901852],"about_ca_topic_score_codex":0.00003957624,"about_ca_topic_score_gemma":0.0023832282,"teacher_disagreement_score":0.91689277,"about_ca_system_score_codex":0.00006414272,"about_ca_system_score_gemma":0.00001986462,"threshold_uncertainty_score":0.80521274},"labels":[],"label_agreement":null},{"id":"W4246066002","doi":"10.22215/etd/2006-07886","title":"A 5.8mW fully integrated multi-gigahertz frequency synthesizer in 0.13-um CMOS","year":2006,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Electrical engineering; CMOS; Computer science; Engineering","score_opus":0.009499572924555565,"score_gpt":0.23978761276523322,"score_spread":0.23028803984067767,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246066002","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6549182,0.0061605503,0.020823143,0.000061815714,0.004157816,0.0019030503,0.00016729395,0.009078664,0.30272946],"genre_scores_gemma":[0.8367541,0.0010133464,0.058118287,0.000058398677,0.00012926318,0.0007776651,0.002708813,0.00040814214,0.10003199],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984499,0.000014556528,0.0005435671,0.0003717133,0.00018110461,0.00043916225],"domain_scores_gemma":[0.9993955,0.00004955349,0.00007604461,0.00038325987,0.000063644846,0.000032032098],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000068155925,0.00049799914,0.00045861688,0.00039151826,0.00003769654,0.000037566784,0.00040461804,0.0006633344,0.00036555596],"category_scores_gemma":[0.000104965504,0.00044053906,0.00009005709,0.00041906146,0.00003320889,0.00015998761,0.000018830548,0.0006978085,0.00012822982],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018135372,0.0012865881,0.008065689,0.003315574,0.00091371575,0.0006783171,0.0017708295,0.01976214,0.09277715,0.008186128,0.037522838,0.8255397],"study_design_scores_gemma":[0.01073675,0.0007661597,0.071066394,0.010497955,0.0007431121,0.000051275038,0.039532598,0.1490215,0.4696395,0.038678452,0.19037648,0.01888983],"about_ca_topic_score_codex":0.00056692725,"about_ca_topic_score_gemma":0.008060844,"teacher_disagreement_score":0.80664986,"about_ca_system_score_codex":0.0002215376,"about_ca_system_score_gemma":0.0000369307,"threshold_uncertainty_score":0.9998046},"labels":[],"label_agreement":null},{"id":"W4247015976","doi":"10.22215/etd/2010-08892","title":"A 2-5 Gbps fully differential 3X oversampling CDR for high-speed serial data link","year":2010,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Oversampling; Link (geometry); Computer science; Differential (mechanical device); Telecommunications; Physics; Computer network; Bandwidth (computing)","score_opus":0.028984523993894246,"score_gpt":0.28834949468970467,"score_spread":0.25936497069581044,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247015976","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57820433,0.0009540817,0.3283289,0.00019769648,0.065915935,0.00349697,0.004667408,0.009279774,0.008954889],"genre_scores_gemma":[0.6488516,0.0017622533,0.16850066,0.00006195546,0.009106429,0.00039348603,0.1366255,0.0007790851,0.03391904],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99854016,0.000003452882,0.0003783103,0.0004910888,0.00019246466,0.00039449267],"domain_scores_gemma":[0.9987432,0.000080014615,0.000095886455,0.0009725244,0.000063831045,0.000044595417],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000058389134,0.000406907,0.00041606382,0.00014228099,0.00011034092,0.00009774352,0.00096833997,0.0008004374,0.00037908801],"category_scores_gemma":[0.00013576934,0.0003797919,0.00007367685,0.00008404823,0.00002526851,0.00023512193,0.00014913284,0.000610966,0.000024904119],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013604353,0.00023338168,0.000048893955,0.0040461775,0.0020679566,0.000016860198,0.0006777129,0.0036104422,0.3913512,0.05009862,0.045146596,0.5013417],"study_design_scores_gemma":[0.01050341,0.0006865371,0.0011628882,0.00097445917,0.0017205678,0.000009821799,0.0035830494,0.11250755,0.39545974,0.05049634,0.41559112,0.0073045297],"about_ca_topic_score_codex":0.000027822703,"about_ca_topic_score_gemma":0.0005032111,"teacher_disagreement_score":0.49403718,"about_ca_system_score_codex":0.000040070692,"about_ca_system_score_gemma":0.000028961318,"threshold_uncertainty_score":0.9998654},"labels":[],"label_agreement":null},{"id":"W4247968806","doi":"10.22215/etd/2014-10548","title":"Fine Resolution 20 GHz DCO","year":2014,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Digitally controlled oscillator; Resolution (logic); Inductance; CMOS; Limit (mathematics); Electronic engineering; Fine-tuning; Transistor; Phase-locked loop; Chip; Electrical engineering; Variable-frequency oscillator; Engineering; Computer science; Phase noise; Physics; Voltage; Mathematics","score_opus":0.007845690843928981,"score_gpt":0.2376587490303139,"score_spread":0.22981305818638492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247968806","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03543471,0.0027464486,0.047939118,0.000073497904,0.004817507,0.0003757143,0.000027056738,0.006146516,0.9024394],"genre_scores_gemma":[0.5444052,0.0012709984,0.023348965,0.00005054799,0.0006223532,0.00022264064,0.0048919166,0.00023799899,0.42494935],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999423,0.000002889199,0.00016396408,0.00013901424,0.00010247156,0.0001686571],"domain_scores_gemma":[0.99968874,0.0000138928135,0.000029739002,0.00022839813,0.000022742941,0.000016454293],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00003234047,0.00017090148,0.00016019458,0.00009195738,0.000034389635,0.000011953588,0.00015290269,0.00026566588,0.00036582036],"category_scores_gemma":[0.000028352371,0.0001564169,0.000038188544,0.000072224815,0.000010307283,0.00005279223,0.0000111676745,0.00021380166,0.00036901902],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052186617,0.00005250005,0.00014630542,0.0013796125,0.00025624476,0.000009686503,0.00018297513,0.035397474,0.007942628,0.024779564,0.48358643,0.4462144],"study_design_scores_gemma":[0.0003636254,0.00008711232,0.0005987452,0.0002416576,0.00006118358,0.0000018177569,0.00036215916,0.020968702,0.035775032,0.009717888,0.93090004,0.00092205877],"about_ca_topic_score_codex":0.000003868505,"about_ca_topic_score_gemma":0.00023484904,"teacher_disagreement_score":0.5089705,"about_ca_system_score_codex":0.000041179443,"about_ca_system_score_gemma":0.000004522399,"threshold_uncertainty_score":0.6378496},"labels":[],"label_agreement":null},{"id":"W4249157212","doi":"10.32920/ryerson.14644569","title":"Frequency calibration of the system clock of passive wireless microsystems","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; University of Waterloo","funders":"CMC Microsystems","keywords":"Electronic engineering; Relaxation oscillator; Clock rate; Calibration; Local oscillator; Microsystem; Frequency drift; Capacitor; Computer science; Synchronization (alternating current); CMOS; Electrical engineering; Engineering; Voltage-controlled oscillator; Voltage; Physics; Phase noise; Topology (electrical circuits); Materials science","score_opus":0.009260391764332297,"score_gpt":0.20732916500314882,"score_spread":0.19806877323881653,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249157212","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86824113,0.0014843504,0.123323105,0.000030261815,0.002709234,0.0005620167,0.00012111663,0.0005326568,0.002996102],"genre_scores_gemma":[0.9975339,0.00011703735,0.0021390223,0.0000019653396,0.000030057305,0.00005026943,0.000017196304,0.000021196509,0.000089308734],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990562,0.000025169393,0.0004784023,0.00016645902,0.0001602345,0.00011353993],"domain_scores_gemma":[0.9990201,0.000025361383,0.00021083823,0.0006402899,0.000092508606,0.000010909966],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004415118,0.00017033622,0.00036912574,0.000045934565,0.000022364888,0.000014105246,0.00040837433,0.00028042123,0.000010196159],"category_scores_gemma":[0.00001464985,0.00011932822,0.00011326048,0.00012339748,0.00005908064,0.000045715035,0.00036483892,0.0002602657,3.8932626e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005188248,0.000091606016,0.009247674,0.031268626,0.0010083589,0.00001293577,0.001200499,0.16934055,0.6940973,0.08521328,0.0010736258,0.007440378],"study_design_scores_gemma":[0.00012704576,0.000010235374,0.00025804856,0.002263481,0.0000503743,0.000005281189,0.0037878526,0.04504442,0.9477146,0.0004433302,0.000046567395,0.0002487648],"about_ca_topic_score_codex":0.00011205827,"about_ca_topic_score_gemma":0.00003610839,"teacher_disagreement_score":0.25361732,"about_ca_system_score_codex":0.00009804104,"about_ca_system_score_gemma":0.00004015492,"threshold_uncertainty_score":0.4866064},"labels":[],"label_agreement":null},{"id":"W4249461397","doi":"10.22215/etd/2010-09303","title":"A 20kHz frequency resolution DCO","year":2010,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Humanities; Art; Philosophy","score_opus":0.007037038985071943,"score_gpt":0.23995238013898545,"score_spread":0.23291534115391352,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249461397","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08615476,0.0024814934,0.006508405,0.000029062163,0.0063147815,0.0003435078,0.000025634474,0.0051316493,0.89301074],"genre_scores_gemma":[0.6795926,0.0047209407,0.10547921,0.00006314942,0.0007501493,0.0004949038,0.0036000789,0.00036249004,0.20493646],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993803,0.0000019824258,0.00016952955,0.00015041191,0.00010992182,0.00018784081],"domain_scores_gemma":[0.99964225,0.000009548451,0.000030061488,0.00026774427,0.00003027004,0.000020101637],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000028250051,0.00018324639,0.00014345506,0.000109954715,0.000043385036,0.00001585527,0.00019143525,0.00050360995,0.0006465691],"category_scores_gemma":[0.00003132145,0.00017006675,0.000042407424,0.00008623189,0.000015508369,0.00008987775,0.000009120432,0.0005415006,0.00032480064],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003994151,0.00012486591,0.00032710828,0.001668082,0.00042805367,0.000048359878,0.0008823782,0.0015738691,0.19416104,0.1223255,0.10976018,0.5686606],"study_design_scores_gemma":[0.0010663375,0.00023186157,0.004365338,0.0006796616,0.0002391983,0.000017996275,0.003957937,0.008777447,0.21891157,0.2005667,0.557051,0.0041349214],"about_ca_topic_score_codex":0.000013876617,"about_ca_topic_score_gemma":0.00036606626,"teacher_disagreement_score":0.68807423,"about_ca_system_score_codex":0.00004089554,"about_ca_system_score_gemma":0.000010564502,"threshold_uncertainty_score":0.7079479},"labels":[],"label_agreement":null},{"id":"W4249476229","doi":"10.22215/etd/2008-06196","title":"A frequency synthesizer with frequency divider and frequency multiplier for spur reduction","year":2008,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Frequency multiplier; Frequency divider; Frequency synthesizer; Spur; Reduction (mathematics); Electrical engineering; Computer science; Telecommunications; Mathematics; Engineering; Phase-locked loop; Bandwidth (computing)","score_opus":0.011679496272330633,"score_gpt":0.23148892088809012,"score_spread":0.21980942461575947,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249476229","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8276992,0.022277499,0.037667606,0.00016697787,0.0041531227,0.005057996,0.00032415675,0.0064074644,0.096246],"genre_scores_gemma":[0.7618024,0.00713959,0.21775061,0.000025524267,0.00035547122,0.0019880352,0.00082575006,0.00038117595,0.009731446],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9983029,0.000008766803,0.00043313752,0.0005626604,0.00023278517,0.0004597574],"domain_scores_gemma":[0.9991611,0.000069459835,0.00012405537,0.00044000195,0.0001368623,0.000068467634],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000056994817,0.00057413656,0.00047769802,0.00025208085,0.00020263264,0.000042695552,0.0002338895,0.00054914126,0.00011674845],"category_scores_gemma":[0.00008594434,0.00047160292,0.00008555974,0.00019227993,0.000108856846,0.0003872653,0.00001376393,0.0003978327,0.000014809288],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048658496,0.0008296951,0.009998094,0.011432275,0.006903408,0.00026490955,0.008839809,0.0020110502,0.33940104,0.0698288,0.019950442,0.5300539],"study_design_scores_gemma":[0.013555217,0.0035392332,0.028737526,0.009271568,0.0035466866,0.001337062,0.032164685,0.0049870326,0.41367853,0.45227835,0.014859478,0.022044642],"about_ca_topic_score_codex":0.00008278336,"about_ca_topic_score_gemma":0.00022015089,"teacher_disagreement_score":0.50800925,"about_ca_system_score_codex":0.00013181959,"about_ca_system_score_gemma":0.000047254438,"threshold_uncertainty_score":0.99977356},"labels":[],"label_agreement":null},{"id":"W4250742633","doi":"10.1109/test.2000.894316","title":"A stand-alone integrated test core for time and frequency domain measurements","year":2002,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Frequency domain; Core (optical fiber); Computer science; Time–frequency analysis; Test (biology); Time domain; Telecommunications; Geology; Radar","score_opus":0.04613503406231143,"score_gpt":0.23794701934334447,"score_spread":0.19181198528103305,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250742633","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58069026,0.009437852,0.27124485,0.0005326509,0.00076854636,0.0024220312,0.00047925537,0.0079804845,0.12644404],"genre_scores_gemma":[0.8232038,0.00027849647,0.17233007,0.000056014047,0.000031962012,0.0001040636,0.00001975073,0.00004848824,0.0039273365],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994864,0.0000017560485,0.00012903567,0.000118906784,0.00007930545,0.00018462141],"domain_scores_gemma":[0.99975955,0.000040364488,0.000013474234,0.00012650368,0.000031985957,0.000028099066],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000053045766,0.00011905224,0.00012201829,0.00004858561,0.000046312416,0.000015240402,0.000086188404,0.000060563154,0.00026344205],"category_scores_gemma":[0.00007417126,0.00009562381,0.000016011743,0.00010247146,0.000042389955,0.00008925107,0.0000167452,0.000065477434,0.00003461388],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035992543,0.00047739455,0.02215743,0.00044172505,0.00054656767,0.000025472536,0.0007606642,0.00050856214,0.62901103,0.007651129,0.13695697,0.20142704],"study_design_scores_gemma":[0.019101871,0.0034793175,0.0028148917,0.00096296024,0.00029344478,0.000104954335,0.0027988954,0.29644376,0.21503861,0.2511055,0.20239651,0.005459301],"about_ca_topic_score_codex":0.0000028996856,"about_ca_topic_score_gemma":0.000008528172,"teacher_disagreement_score":0.41397244,"about_ca_system_score_codex":0.000048310827,"about_ca_system_score_gemma":0.0000018433745,"threshold_uncertainty_score":0.38994256},"labels":[],"label_agreement":null},{"id":"W4251641457","doi":"10.22215/etd/2017-12156","title":"A Rotary Travelling Wave Oscillator Based All-Digital PLL in 65nm CMOS","year":2017,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Phase-locked loop; CMOS; Electronic engineering; Digitally controlled oscillator; Dither; Phase noise; Engineering; Frequency synthesizer; Quantization (signal processing); Variable-frequency oscillator; Voltage-controlled oscillator; Frequency modulation; Direct digital synthesizer; Electronic oscillator; Electrical engineering; Noise shaping; Computer science; Voltage; Radio frequency","score_opus":0.022694185232069484,"score_gpt":0.25400244400363026,"score_spread":0.23130825877156078,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251641457","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48465544,0.0017630266,0.0101031335,0.00006664755,0.0032240849,0.001438506,0.00022642997,0.003553419,0.4949693],"genre_scores_gemma":[0.9777141,0.0001732381,0.003921792,0.000028412618,0.00008443966,0.00010086806,0.0010867863,0.000111747,0.016778596],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989138,0.000002807317,0.00030933373,0.0002884824,0.00015496176,0.0003306045],"domain_scores_gemma":[0.9994103,0.00003513625,0.000071433846,0.00041910858,0.000025195779,0.00003882473],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00004519823,0.0003367675,0.00032689905,0.00021802519,0.000050323186,0.00009814281,0.00031077323,0.00040132005,0.00013143757],"category_scores_gemma":[0.000055714427,0.00032133196,0.000082691375,0.00006696375,0.000023965005,0.00024716553,0.000013461602,0.00040952774,0.000045395325],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027374632,0.0003009084,0.0016744363,0.0029004714,0.00071334315,0.00046007798,0.0018710198,0.11514684,0.0051629255,0.0015775831,0.010887794,0.85903084],"study_design_scores_gemma":[0.0034529562,0.00026668046,0.0037450325,0.0025106573,0.00015451343,0.000012243114,0.0062392503,0.7010777,0.06524144,0.007547995,0.20486125,0.004890261],"about_ca_topic_score_codex":0.000016300713,"about_ca_topic_score_gemma":0.00016757035,"teacher_disagreement_score":0.8541406,"about_ca_system_score_codex":0.00009911596,"about_ca_system_score_gemma":0.000029782537,"threshold_uncertainty_score":0.9999239},"labels":[],"label_agreement":null},{"id":"W4251972883","doi":"10.32920/ryerson.14653173","title":"An integer-N frequency synthesizer for medical implantable devices","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Frequency divider; Phase noise; Frequency synthesizer; Phase-locked loop; dBc; Electrical engineering; Electronic engineering; Direct digital synthesizer; Frequency multiplier; Frequency offset; Phase frequency detector; Engineering; Detector; Computer science; CMOS; Voltage; Charge pump; Orthogonal frequency-division multiplexing","score_opus":0.016025757222873156,"score_gpt":0.2898194799732325,"score_spread":0.27379372275035935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251972883","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08917892,0.003786622,0.8710752,0.00021510902,0.0029239855,0.00062809547,0.00014790459,0.004252495,0.027791642],"genre_scores_gemma":[0.90637845,0.0011625349,0.09118671,0.00013722158,0.00020384513,0.0004140481,0.00024645156,0.00007170831,0.00019903656],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99874973,0.000010618461,0.00032287865,0.0003669202,0.00021601225,0.0003338564],"domain_scores_gemma":[0.9991263,0.00012746103,0.000037289254,0.00057014456,0.000054741315,0.000084023115],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016394674,0.00027868844,0.0003867825,0.00008017137,0.00004542644,0.00008641678,0.00068882556,0.00057726563,0.000755726],"category_scores_gemma":[0.00013830782,0.000236907,0.00008954139,0.000058163103,0.000048696078,0.00014716259,0.00028076206,0.000505141,0.000010203415],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005523989,0.0008170569,0.0050500445,0.0130632585,0.0032205023,0.0003342547,0.0011500729,0.040226705,0.011144123,0.06926478,0.04849171,0.80718225],"study_design_scores_gemma":[0.0019356653,0.0004763007,0.00069728756,0.005575637,0.00063737744,0.0002853982,0.011915818,0.43583694,0.23263578,0.16749589,0.13506836,0.007439548],"about_ca_topic_score_codex":0.000042842068,"about_ca_topic_score_gemma":0.00023122602,"teacher_disagreement_score":0.8171995,"about_ca_system_score_codex":0.00007201968,"about_ca_system_score_gemma":0.00007086279,"threshold_uncertainty_score":0.9660787},"labels":[],"label_agreement":null},{"id":"W4253339267","doi":"10.22215/etd/2021-14409","title":"Fractional-N PLL-Based Frequency Synthesis Through Sigma-Delta Modulation of the Reference Clock Frequency","year":2021,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Frequency synthesizer; Frequency divider; Phase-locked loop; Jitter; Direct digital synthesizer; Frequency multiplier; Electronic engineering; PLL multibit; Integer (computer science); Clock rate; Computer science; Frequency modulation; Engineering; Electrical engineering; Radio frequency","score_opus":0.022280147000105954,"score_gpt":0.26413592093440325,"score_spread":0.2418557739342973,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253339267","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3324575,0.0095692165,0.153451,0.00058545126,0.008394995,0.0020245984,0.0008722574,0.003711461,0.4889335],"genre_scores_gemma":[0.98176706,0.00057358114,0.015101702,0.000028025772,0.00005210085,0.0001682979,0.0006526044,0.000063709944,0.0015928971],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984531,0.000029957826,0.0005260434,0.0003395884,0.00042160065,0.00022971343],"domain_scores_gemma":[0.9986283,0.00019265084,0.00022365212,0.0007221622,0.00021421284,0.000018991335],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000059336537,0.00034510763,0.00036551207,0.000097197495,0.000115711344,0.000022649438,0.00046439504,0.00050746935,0.0007793978],"category_scores_gemma":[0.00031059815,0.00027118457,0.00014990126,0.0004029173,0.00005144416,0.00023459346,0.000024728532,0.00049424585,0.000010849393],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000090642374,0.00067646866,0.0062357383,0.0059039956,0.0017466915,0.00002825296,0.001193186,0.35549006,0.2492452,0.2938836,0.007683079,0.077823095],"study_design_scores_gemma":[0.000687003,0.000102364036,0.025290752,0.0030270312,0.0005471033,0.000005705376,0.0048099756,0.026798204,0.7663635,0.1630982,0.006785846,0.0024843358],"about_ca_topic_score_codex":0.0001742673,"about_ca_topic_score_gemma":0.00047810358,"teacher_disagreement_score":0.6493096,"about_ca_system_score_codex":0.00015301585,"about_ca_system_score_gemma":0.000110978624,"threshold_uncertainty_score":0.999974},"labels":[],"label_agreement":null},{"id":"W4253506451","doi":"10.1002/(sici)1098-2760(20000605)25:5<356::aid-mop18>3.3.co;2-9","title":"Six-port digital receivers (SPDRs): A new design approach","year":2000,"lang":"en","type":"article","venue":"Microwave and Optical Technology Letters","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Discriminator; Demodulation; Electronic engineering; Phase-shift keying; Electronic circuit; Monolithic microwave integrated circuit; Microwave; Computer science; Radio frequency; Electrical engineering; Engineering; Detector; Telecommunications; CMOS; Bit error rate","score_opus":0.010696861932719728,"score_gpt":0.19571777912493715,"score_spread":0.18502091719221742,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253506451","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45622805,0.0005602746,0.52882767,0.0028413138,0.00014685374,0.00029600738,0.0000056289427,0.0024787171,0.0086155245],"genre_scores_gemma":[0.7064374,0.00036183908,0.29189715,0.0005221393,0.000075868615,0.000026932912,0.000011700209,0.000047713296,0.0006192504],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99896455,0.0000035913629,0.00019490879,0.00031922574,0.000080704136,0.00043700892],"domain_scores_gemma":[0.9996026,0.000026194275,0.000014412312,0.00028021506,0.000007363105,0.000069214664],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000039741248,0.00023091242,0.00023013282,0.00017041471,0.00006656353,0.000045981993,0.0002594547,0.00028310876,0.00004489031],"category_scores_gemma":[0.000020554895,0.0002176094,0.00004055754,0.0002918029,0.00044742823,0.00017586643,0.00006235787,0.00037880018,0.00008338492],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003776049,0.000055709323,0.0005336566,0.000030009693,0.00015575267,0.00011050427,0.00007107326,0.002871021,0.08005135,0.0020525998,0.021804303,0.8922263],"study_design_scores_gemma":[0.0062994887,0.001053523,0.00063232885,0.00022773913,0.00031870956,0.0016406276,0.0018532408,0.02419894,0.4355285,0.05044784,0.47286177,0.0049373107],"about_ca_topic_score_codex":5.8327805e-7,"about_ca_topic_score_gemma":1.7788396e-7,"teacher_disagreement_score":0.8872889,"about_ca_system_score_codex":0.000041411524,"about_ca_system_score_gemma":0.0000070603783,"threshold_uncertainty_score":0.88738537},"labels":[],"label_agreement":null},{"id":"W4253769920","doi":"10.1109/date.2007.364487","title":"Computing Synchronizer Failure Probabilities","year":2007,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":35,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Synchronizer; Robustness (evolution); Computer science; Spice; Synchronization (alternating current); Electronic circuit; Nonlinear system; Electronic engineering; Computer engineering; Reliability engineering; Distributed computing; Engineering","score_opus":0.005932482006623911,"score_gpt":0.21610859300965135,"score_spread":0.21017611100302744,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253769920","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2275415,0.0002692691,0.7004306,0.000089060035,0.00028751252,0.00012345672,8.8056413e-7,0.0033535636,0.0679042],"genre_scores_gemma":[0.9453232,0.000007180119,0.05417883,0.00002728559,0.000034355668,0.0000014001031,9.550826e-7,0.0000105729805,0.00041619007],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995364,0.0000011179965,0.00011322879,0.00007481018,0.000060257596,0.00021419363],"domain_scores_gemma":[0.99980885,0.00003468848,0.0000069389953,0.00012075882,0.000012352038,0.000016404912],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000082085164,0.000075602344,0.000066927496,0.000038487924,0.000034492503,0.000010078992,0.00009160032,0.0000468018,0.00008666573],"category_scores_gemma":[0.00001581615,0.00006329989,0.00001639146,0.0000830431,0.00004246709,0.00006937276,0.00003608342,0.00008633436,0.000035764395],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000083524155,0.00006558238,0.012574667,0.00039404185,0.0001410506,0.00003546492,0.00095953443,0.042914774,0.00916856,0.18451509,0.034651622,0.71457124],"study_design_scores_gemma":[0.001077617,0.00017073109,0.003919932,0.00015566088,0.000022433602,0.00005314446,0.011775207,0.05461359,0.22459179,0.04407192,0.65794706,0.001600937],"about_ca_topic_score_codex":0.000001343941,"about_ca_topic_score_gemma":0.000016196514,"teacher_disagreement_score":0.7177817,"about_ca_system_score_codex":0.000043960215,"about_ca_system_score_gemma":0.000001998891,"threshold_uncertainty_score":0.25812945},"labels":[],"label_agreement":null},{"id":"W4254629806","doi":"10.32920/ryerson.14653173.v1","title":"An integer-N frequency synthesizer for medical implantable devices","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Frequency divider; Phase noise; Phase-locked loop; dBc; Frequency synthesizer; Electrical engineering; Direct digital synthesizer; Electronic engineering; Frequency multiplier; Frequency offset; Detector; Engineering; Computer science; CMOS; Orthogonal frequency-division multiplexing","score_opus":0.016025757222873156,"score_gpt":0.2898194799732325,"score_spread":0.27379372275035935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254629806","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08917892,0.003786622,0.8710752,0.00021510902,0.0029239855,0.00062809547,0.00014790459,0.004252495,0.027791642],"genre_scores_gemma":[0.90637845,0.0011625349,0.09118671,0.00013722158,0.00020384513,0.0004140481,0.00024645156,0.00007170831,0.00019903656],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99874973,0.000010618461,0.00032287865,0.0003669202,0.00021601225,0.0003338564],"domain_scores_gemma":[0.9991263,0.00012746103,0.000037289254,0.00057014456,0.000054741315,0.000084023115],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016394674,0.00027868844,0.0003867825,0.00008017137,0.00004542644,0.00008641678,0.00068882556,0.00057726563,0.000755726],"category_scores_gemma":[0.00013830782,0.000236907,0.00008954139,0.000058163103,0.000048696078,0.00014716259,0.00028076206,0.000505141,0.000010203415],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005523989,0.0008170569,0.0050500445,0.0130632585,0.0032205023,0.0003342547,0.0011500729,0.040226705,0.011144123,0.06926478,0.04849171,0.80718225],"study_design_scores_gemma":[0.0019356653,0.0004763007,0.00069728756,0.005575637,0.00063737744,0.0002853982,0.011915818,0.43583694,0.23263578,0.16749589,0.13506836,0.007439548],"about_ca_topic_score_codex":0.000042842068,"about_ca_topic_score_gemma":0.00023122602,"teacher_disagreement_score":0.8171995,"about_ca_system_score_codex":0.00007201968,"about_ca_system_score_gemma":0.00007086279,"threshold_uncertainty_score":0.9660787},"labels":[],"label_agreement":null},{"id":"W4254851631","doi":"10.22215/etd/2008-06204","title":"A CDR with a digital threshold decision technique and a cyclic reference injected DLL frequency multiplier wtih a period error compensation loop","year":2008,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Multiplier (economics); Compensation (psychology); Physics; Computer science; Mathematics; Psychology; Economics; Keynesian economics; Social psychology","score_opus":0.016189222834685046,"score_gpt":0.25187016397069667,"score_spread":0.23568094113601162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254851631","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9527973,0.0005724823,0.025753098,0.0000073499987,0.0001313635,0.0011340666,0.00006079273,0.001993863,0.0175497],"genre_scores_gemma":[0.9674715,0.00055584306,0.029543728,0.000008148757,0.00001659379,0.00040694265,0.00080121617,0.0000903798,0.001105666],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985061,0.0000050302674,0.00039651574,0.00048017976,0.00030029318,0.00031183875],"domain_scores_gemma":[0.99924153,0.00004766389,0.00011243747,0.00041756596,0.00012204599,0.00005877341],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000032429652,0.00049338886,0.0004257208,0.00034172612,0.00013084819,0.000098652905,0.00025115805,0.00052656914,0.00003918441],"category_scores_gemma":[0.00006575006,0.00039284976,0.000041388157,0.00034609652,0.00009288462,0.00042787218,0.00004428583,0.0005746711,0.000016163172],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0028615147,0.001335456,0.04406385,0.003912147,0.0017813523,0.001147409,0.0111365495,0.005490605,0.21434067,0.010707843,0.0033233997,0.6998992],"study_design_scores_gemma":[0.03177133,0.01229606,0.2843325,0.03222897,0.0017237999,0.005759712,0.068449415,0.11346507,0.29481712,0.093844965,0.022164589,0.039146457],"about_ca_topic_score_codex":0.000018005825,"about_ca_topic_score_gemma":0.000314893,"teacher_disagreement_score":0.6607528,"about_ca_system_score_codex":0.00010845402,"about_ca_system_score_gemma":0.00004210575,"threshold_uncertainty_score":0.99985236},"labels":[],"label_agreement":null},{"id":"W4285277777","doi":"10.1109/ojcas.2022.3173686","title":"Design and Implementation of an On-Demand Maximum-Likelihood Sequence Estimation (MLSE)","year":2022,"lang":"en","type":"article","venue":"IEEE Open Journal of Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Huawei Technologies; CMC Microsystems","keywords":"Maximum likelihood sequence estimation; Maximum likelihood; Bit error rate; Computer science; Wireline; Equalizer; Sequence (biology); Power (physics); Electronic engineering; Estimation theory; Engineering; Algorithm; Telecommunications; Statistics; Mathematics; Wireless; Decoding methods; Channel (broadcasting)","score_opus":0.04793617340931018,"score_gpt":0.3159664508863438,"score_spread":0.2680302774770336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285277777","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8527681,0.00079549145,0.14529854,0.000021822078,0.00051963865,0.0004113907,0.00001826787,0.000018867073,0.0001478677],"genre_scores_gemma":[0.998642,0.00013756969,0.0011579572,0.000007811428,0.00002004395,0.000016449645,0.0000015164782,0.000009943216,0.0000066882185],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99920374,0.00006409171,0.00036352497,0.00007930975,0.00018855996,0.000100794365],"domain_scores_gemma":[0.9995785,0.00004023611,0.0002103786,0.000089638175,0.000042315765,0.00003897398],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00067971204,0.00008064083,0.00020278327,0.000097109834,0.00010163604,0.000073306954,0.0001941765,0.000021845024,0.0000114140275],"category_scores_gemma":[0.000005995479,0.000070371345,0.00001179105,0.00007780323,0.000021230218,0.00041098223,0.000029272242,0.00011216933,2.1183463e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003674003,0.000055330078,0.00092437904,0.00023290254,0.00014567243,0.000047935482,0.0016013712,0.455379,0.039601397,0.0011370552,0.00043651328,0.5004017],"study_design_scores_gemma":[0.015427794,0.017520119,0.007238802,0.0016004846,0.0004532683,0.0044272426,0.06458865,0.67797714,0.14056353,0.06233239,0.0056478935,0.002222671],"about_ca_topic_score_codex":0.000015141512,"about_ca_topic_score_gemma":0.0000012234759,"teacher_disagreement_score":0.49817902,"about_ca_system_score_codex":0.000044206896,"about_ca_system_score_gemma":0.000022386364,"threshold_uncertainty_score":0.28696603},"labels":[],"label_agreement":null},{"id":"W4285395198","doi":"10.1038/s41598-022-16278-0","title":"Intertwined-pulse modulation for compressive data telemetry","year":2022,"lang":"en","type":"article","venue":"Scientific Reports","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Computer science; Telemetry; Encoder; Modulation (music); Waveform; Transmission (telecommunications); Pulse-amplitude modulation; Data transmission; Pulse-width modulation; Encoding (memory); Electronic engineering; Time domain; Pulse (music); Real-time computing; Computer hardware; Telecommunications; Electrical engineering; Acoustics; Physics; Voltage; Artificial intelligence; Engineering","score_opus":0.038366375585344045,"score_gpt":0.28589804375004796,"score_spread":0.2475316681647039,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285395198","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49000403,0.0012940102,0.44595322,0.00021449596,0.053859334,0.0016328038,0.00037586645,0.0025273494,0.004138912],"genre_scores_gemma":[0.9923599,0.000002673509,0.0057906527,0.000009009135,0.000037043195,0.000101071724,0.0007386885,0.00001521049,0.00094576675],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989337,0.00000640314,0.00025525922,0.0003977419,0.00022816556,0.00017875427],"domain_scores_gemma":[0.9986977,0.000021582851,0.00007611161,0.0011493711,0.00003420769,0.000021046733],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004165835,0.00008085595,0.000094198054,0.0001265978,0.00032687298,0.000063600564,0.00036149131,0.000019609794,0.00016230617],"category_scores_gemma":[0.00009741632,0.00008031114,0.000024993102,0.00026813758,0.00006359943,0.00023900863,0.000534053,0.00009557865,0.0000022220488],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016618365,0.00011359476,0.002382749,0.0001239302,0.00009658925,0.0001638878,0.00033590372,0.2658004,0.057814337,0.0005262642,0.44405136,0.2285744],"study_design_scores_gemma":[0.00013620408,0.000026160582,0.00014240896,0.000011804987,0.000012843568,0.00007152127,0.00045843568,0.3582319,0.008576613,0.021818263,0.6103049,0.00020892922],"about_ca_topic_score_codex":0.0000017325456,"about_ca_topic_score_gemma":0.000001973011,"teacher_disagreement_score":0.5023559,"about_ca_system_score_codex":0.000057953082,"about_ca_system_score_gemma":0.0000123120635,"threshold_uncertainty_score":0.32749933},"labels":[],"label_agreement":null},{"id":"W4288077886","doi":"10.1007/s10470-022-02065-4","title":"Novel nonlinearity minimized time-to-digital converters with digital calibration technique","year":2022,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Converters; Calibration; Computer science; Electronic engineering; Nonlinear system; Control theory (sociology); Engineering; Mathematics; Electrical engineering; Artificial intelligence; Physics; Voltage; Statistics","score_opus":0.008706293037747868,"score_gpt":0.19776617417524325,"score_spread":0.1890598811374954,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4288077886","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036326263,0.00016099877,0.9580542,0.000071710034,0.000029290128,0.0003622913,0.00025354305,0.00091181655,0.0038298878],"genre_scores_gemma":[0.99804556,0.0000028780435,0.0012131569,0.00010525621,0.000017230384,0.00009199304,0.00016653434,0.00003393138,0.0003234355],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906534,0.0000064441865,0.00022061034,0.00026456793,0.00019344728,0.00024960743],"domain_scores_gemma":[0.99969906,0.00002698021,0.000048608825,0.00009557796,0.00006210243,0.000067658584],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000066632965,0.00021007363,0.00021712357,0.00016448149,0.00023764335,0.00027473367,0.00016730126,0.00006288194,0.00009565272],"category_scores_gemma":[0.000015396292,0.00017484596,0.00002560552,0.0004930463,0.00008871576,0.00062362757,0.000060522998,0.00033648414,0.0000046611426],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009781034,0.00018460807,0.00069332257,0.00012315952,0.00014513174,0.000048726397,0.00046029346,0.020216366,0.08184724,0.00009565903,0.0008240438,0.8952636],"study_design_scores_gemma":[0.0019501586,0.0010822417,0.00009475066,0.0003080634,0.0000747273,0.00038686418,0.003473745,0.95166284,0.0204022,0.0011316446,0.017945085,0.0014876983],"about_ca_topic_score_codex":0.000004813809,"about_ca_topic_score_gemma":9.607744e-7,"teacher_disagreement_score":0.96171933,"about_ca_system_score_codex":0.00007608189,"about_ca_system_score_gemma":0.000053447184,"threshold_uncertainty_score":0.71300113},"labels":[],"label_agreement":null},{"id":"W4292070713","doi":"10.1109/newcas52662.2022.9842064","title":"All-Digital Bi-Directional Gated Ring Oscillator Time Integrator for Mixed-Mode Signal Processing","year":2022,"lang":"en","type":"article","venue":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"","keywords":"Integrator; CMOS; Integrating ADC; Ring oscillator; Passive integrator circuit; Electronic engineering; Computer science; Op amp integrator; Dynamic range; Electrical engineering; Engineering; Capacitor; Voltage; Operational amplifier; RC circuit; Amplifier","score_opus":0.034921483262865476,"score_gpt":0.2791229772631204,"score_spread":0.24420149400025493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4292070713","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5609143,0.001384889,0.40259996,0.0019910417,0.0073858104,0.0026947223,0.0027086975,0.008112928,0.012207701],"genre_scores_gemma":[0.9924227,0.000034657765,0.0023185443,0.00017703901,0.0003068517,0.00054687046,0.00037650196,0.00011652051,0.0037002915],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99713445,0.00004341451,0.0006431693,0.00071906135,0.0006796065,0.00078032905],"domain_scores_gemma":[0.998922,0.00018896571,0.00018531656,0.0002923688,0.00023952613,0.00017184047],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00018896877,0.00056213606,0.0004989059,0.00040328,0.0005095177,0.00018447122,0.00078375445,0.00016326214,0.0009772402],"category_scores_gemma":[0.000071703675,0.0005811525,0.00024401653,0.0004952822,0.00020392705,0.00066049787,0.00030672667,0.000890206,0.000093965384],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016558041,0.0010449769,0.0018258449,0.0006387798,0.001928673,0.00027587323,0.0023390378,0.16232885,0.10778933,0.010833413,0.23399733,0.4753421],"study_design_scores_gemma":[0.00129641,0.00047817148,0.000040410167,0.00016189885,0.000064533146,0.0002800304,0.0018044724,0.607556,0.011529694,0.004230375,0.37136742,0.0011905759],"about_ca_topic_score_codex":0.000020899506,"about_ca_topic_score_gemma":0.00002248638,"teacher_disagreement_score":0.47415152,"about_ca_system_score_codex":0.00055305,"about_ca_system_score_gemma":0.00022723258,"threshold_uncertainty_score":0.999936},"labels":[],"label_agreement":null},{"id":"W4308092391","doi":"10.1109/ccece49351.2022.9918498","title":"Using TFM Analysis and Memory Map Calibration for Designing Linear and Monotonic LC DCOs","year":2022,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Linearity; Monotonic function; Calibration; Computer science; Least significant bit; Electronic engineering; Mathematics; Engineering; Statistics","score_opus":0.031065326824799996,"score_gpt":0.26822957673183245,"score_spread":0.23716424990703244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308092391","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1892111,0.00042118612,0.8098375,0.000028572662,0.000046762714,0.0001411861,0.0000072493276,0.0002364556,0.0000699547],"genre_scores_gemma":[0.8500819,0.000042709107,0.14963777,0.000022057895,0.00001222309,0.000050094564,0.000008024252,0.000011869781,0.00013333115],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99962187,0.000006486369,0.00009820918,0.000115766845,0.000050482682,0.0001071694],"domain_scores_gemma":[0.9998445,0.000035908277,0.000016370506,0.00008226721,0.0000061984547,0.0000147360115],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007427034,0.000068827016,0.0001039853,0.0001298606,0.00014984154,0.000015747137,0.00004211473,0.000023862014,0.000031360218],"category_scores_gemma":[0.00000845354,0.00006864495,0.000020602165,0.00017554966,0.000017410108,0.00011048342,0.0000699102,0.00006139699,1.15345095e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014558115,0.00001270956,0.0025749472,0.00008697121,0.0003934693,0.000002785845,0.00024640674,0.9414279,0.031343568,0.00092910003,0.00016356762,0.022804055],"study_design_scores_gemma":[0.00014823226,0.000025522475,0.00004355127,0.000001631982,0.00010092185,0.0000014564808,0.00064045156,0.97810626,0.019610759,0.0006476861,0.0005760781,0.000097419485],"about_ca_topic_score_codex":0.000008218047,"about_ca_topic_score_gemma":0.000005411354,"teacher_disagreement_score":0.66087085,"about_ca_system_score_codex":0.000032224394,"about_ca_system_score_gemma":0.0000033828867,"threshold_uncertainty_score":0.279926},"labels":[],"label_agreement":null},{"id":"W4312655164","doi":"10.1109/tcsi.2022.3227802","title":"A Low-Offset VCO-Based Time-Domain Comparator Using a Phase Frequency Detector With Reduced Dead and Blind Zones","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Mitacs","keywords":"Comparator; Voltage-controlled oscillator; CMOS; Detector; Offset (computer science); Phase noise; Mathematics; Algorithm; Linearity; Electronic engineering; Electrical engineering; Computer science; Voltage; Engineering","score_opus":0.02039379239581866,"score_gpt":0.23812920290754763,"score_spread":0.21773541051172898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312655164","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8577302,0.0006108791,0.14018159,0.000023962059,0.00030860808,0.00051162514,0.00019748519,0.0003430312,0.00009264321],"genre_scores_gemma":[0.999015,0.00002529494,0.00062709465,0.000024650983,0.000021475676,0.00017344918,0.000007476651,0.000046915928,0.000058671656],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998811,0.00006973197,0.00026441144,0.00032467442,0.00025069102,0.00027948833],"domain_scores_gemma":[0.999472,0.00006068547,0.000059244932,0.00027331646,0.000024284915,0.0001104666],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013790416,0.00025715475,0.0003211421,0.00018093453,0.0005098194,0.000057792393,0.000113385046,0.000079102254,0.000040324456],"category_scores_gemma":[0.0000026510295,0.00023492004,0.000045574994,0.00029847186,0.00012256834,0.00010237803,0.0000018298434,0.00025327117,0.0000019775298],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013762232,0.00021345902,0.000057597284,0.0003308366,0.00034311772,0.00007404192,0.00052419095,0.25655463,0.7205197,0.00011092367,0.00006618523,0.02106767],"study_design_scores_gemma":[0.036497403,0.0057941265,0.00013523184,0.0020013824,0.00092436,0.002168128,0.015224489,0.73818827,0.18442097,0.00026054453,0.009453259,0.0049318178],"about_ca_topic_score_codex":0.000017337428,"about_ca_topic_score_gemma":0.000011991212,"teacher_disagreement_score":0.5360987,"about_ca_system_score_codex":0.0001348688,"about_ca_system_score_gemma":0.000046334382,"threshold_uncertainty_score":0.9579761},"labels":[],"label_agreement":null},{"id":"W4312989709","doi":"10.1109/iscas48785.2022.9937432","title":"Metastability Correction Techniques for TSPC-DFF with Applications in Vernier TDC","year":2022,"lang":"en","type":"article","venue":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Science and Engineering Research Council","keywords":"Vernier scale; Metastability; Computer science; Converters; CMOS; Materials science; Voltage; Optoelectronics; Optics; Physics","score_opus":0.01791263785955253,"score_gpt":0.25922976632564604,"score_spread":0.24131712846609352,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312989709","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59596914,0.0013756222,0.3176907,0.00079377636,0.014009781,0.008431255,0.0018626719,0.002706656,0.057160374],"genre_scores_gemma":[0.99502826,0.00007828277,0.00008336523,0.000019950763,0.00009926529,0.0036879417,0.000064768145,0.000027758168,0.00091040286],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99892825,0.00002840549,0.00028847173,0.00030035168,0.00028582045,0.00016869079],"domain_scores_gemma":[0.9995146,0.00012872137,0.00007467807,0.00020079511,0.000053816468,0.000027388749],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026108295,0.00015696837,0.00019057136,0.00020097193,0.00018370118,0.000046697714,0.00022575381,0.000047976795,0.000031128322],"category_scores_gemma":[0.000013231602,0.00014236772,0.000038661703,0.00022509482,0.000034043445,0.0001234348,0.00004300722,0.00021334756,0.0000019288682],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040792333,0.0018465255,0.06522368,0.0012799675,0.0013267898,0.000043768407,0.003157028,0.560382,0.09584009,0.116786666,0.016115077,0.13759047],"study_design_scores_gemma":[0.0019944329,0.001138756,0.0025512772,0.00021018069,0.00008536655,0.00018834216,0.0064305984,0.1390433,0.022845335,0.0013014758,0.8228977,0.0013132838],"about_ca_topic_score_codex":0.00003836316,"about_ca_topic_score_gemma":0.00004223145,"teacher_disagreement_score":0.8067826,"about_ca_system_score_codex":0.00036583137,"about_ca_system_score_gemma":0.00001012637,"threshold_uncertainty_score":0.5805587},"labels":[],"label_agreement":null},{"id":"W4313407522","doi":"10.1007/s10470-022-02116-w","title":"$$\\Delta \\Sigma$$ Time-to-digital converter with current-steering vernier time integrator","year":2022,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"","keywords":"Integrator; Vernier scale; Computer science; Time-to-digital converter; Integrating ADC; Linearity; Electronic engineering; CMOS; Inverter; Capacitance; Capacitor; Voltage; Control theory (sociology); Electrical engineering; Physics; Jitter; Engineering; Clock signal","score_opus":0.007332345696167046,"score_gpt":0.19778543828074857,"score_spread":0.1904530925845815,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4313407522","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.63774246,0.009648025,0.32302994,0.0001893824,0.00042395934,0.0011883624,0.0005556311,0.004903793,0.022318441],"genre_scores_gemma":[0.99872303,0.00002088,0.00010427485,0.00006498401,0.000038180162,0.00006920202,0.00009344865,0.00006240183,0.0008236238],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99858594,0.000018137202,0.00028359913,0.00038667198,0.00028893625,0.00043673476],"domain_scores_gemma":[0.9995552,0.00003222783,0.000058513662,0.00013847674,0.0000986016,0.00011703527],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00010216097,0.0003356679,0.00031846188,0.00024155599,0.00035204107,0.0002307916,0.00028608972,0.000063782856,0.00065783283],"category_scores_gemma":[0.000016723761,0.00027228656,0.000040116993,0.0006373487,0.00009939201,0.00045947017,0.000110449946,0.0006967472,0.00008271893],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025056403,0.00004085106,0.0006771093,0.00007759901,0.00008753688,0.000031665848,0.00032822782,0.006160071,0.00622186,0.000047401594,0.0013256664,0.98497695],"study_design_scores_gemma":[0.0016492578,0.0013622356,0.00022091642,0.0007975961,0.00016347902,0.00023627603,0.0032960114,0.7495911,0.0072779614,0.001015788,0.23211473,0.002274643],"about_ca_topic_score_codex":0.0000051151933,"about_ca_topic_score_gemma":0.0000012424533,"teacher_disagreement_score":0.9827023,"about_ca_system_score_codex":0.00013627966,"about_ca_system_score_gemma":0.00006095563,"threshold_uncertainty_score":0.99997294},"labels":[],"label_agreement":null},{"id":"W4313886655","doi":"10.1109/icm56065.2022.10005329","title":"A 6 GHz Digitally-Controlled Oscillator Achieving Minimum Fine Tuning Step Size of Up to 160 Hz Using Capacitive Degeneration Technique in 40 nm CMOS Process","year":2022,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Digitally controlled oscillator; Materials science; CMOS; Phase noise; Capacitive sensing; dBc; Parasitic capacitance; Transistor; Fine-tuning; Inductance; Capacitance; 500 kHz; Optoelectronics; Electrical engineering; Electronic engineering; Voltage; Electrode; Phase-locked loop; Physics; Engineering; Variable-frequency oscillator","score_opus":0.014201268037217957,"score_gpt":0.2535845469907214,"score_spread":0.23938327895350345,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4313886655","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.81528515,0.0000749295,0.18142831,0.000038763887,0.00014003663,0.00095584436,0.000023553719,0.00039130665,0.0016621305],"genre_scores_gemma":[0.97538215,0.0000042050233,0.02372721,0.00003242995,0.000021120126,0.0005321728,0.000005240372,0.000034623736,0.00026082632],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987383,0.000026146698,0.00046076885,0.0002453943,0.00023345106,0.00029592606],"domain_scores_gemma":[0.9994941,0.0001281695,0.000083853,0.00020041215,0.00005794682,0.000035559257],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021571165,0.00020554064,0.00039184728,0.00025333237,0.00011007025,0.00002461698,0.00022263275,0.00006827662,0.00007938096],"category_scores_gemma":[0.00032406856,0.00020002814,0.00005217593,0.00058929314,0.000031835894,0.00025251132,0.00016720951,0.00023304601,7.6572985e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023604857,0.000059242564,0.0014722362,0.0001353645,0.00006329866,0.000010040514,0.0010090269,0.5243993,0.46665734,0.00044029747,0.000065839035,0.0054519842],"study_design_scores_gemma":[0.0057205944,0.0006203624,0.0002674477,0.0003736995,0.000058233738,0.00003059603,0.01307691,0.4456147,0.5305539,0.0012173557,0.0011610471,0.0013051843],"about_ca_topic_score_codex":0.00001677358,"about_ca_topic_score_gemma":0.000051053776,"teacher_disagreement_score":0.16009705,"about_ca_system_score_codex":0.0002468368,"about_ca_system_score_gemma":0.000034502285,"threshold_uncertainty_score":0.81569105},"labels":[],"label_agreement":null},{"id":"W4321488835","doi":"10.1109/sirf56960.2023.10046225","title":"A High-Linearity 10-GHz-ERBW 3-to-7-GS/s Voltage-to-Time Converter with Built-In S/H","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Effective number of bits; Linearity; CMOS; Voltage; Wideband; Bandwidth (computing); Integrating ADC; Time-to-digital converter; Electronic engineering; Time domain; Electrical engineering; Capacitor; Materials science; Physics; Computer science; Engineering; Clock signal; Ćuk converter; Electronic circuit; Telecommunications","score_opus":0.010902780691080955,"score_gpt":0.23212786654512316,"score_spread":0.2212250858540422,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321488835","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88980913,0.000026653397,0.09662912,0.0009806196,0.00044703612,0.0006621335,0.0000352385,0.006215505,0.005194537],"genre_scores_gemma":[0.9620083,0.000020542908,0.017951557,0.00026446072,0.000056776884,0.00013602646,0.000018718712,0.00006254806,0.019481046],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99889416,0.0000052648284,0.0001976076,0.0002787128,0.0001720704,0.0004522],"domain_scores_gemma":[0.99941874,0.00004869023,0.000012101076,0.00041044352,0.000027552504,0.00008247968],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00009956241,0.00020607772,0.00024877803,0.0002702741,0.000034922567,0.000027786167,0.00030523507,0.00009244005,0.00061945047],"category_scores_gemma":[0.00004984955,0.00016566993,0.000024702958,0.00087587984,0.00003435636,0.00012297247,0.00017024745,0.00016321737,0.004285981],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004351817,0.00029917993,0.014115237,0.00042933205,0.00044737506,0.0006200855,0.0012277806,0.3928625,0.11295288,0.0068694237,0.3393295,0.13041154],"study_design_scores_gemma":[0.006323784,0.0015593215,0.03615708,0.00048872473,0.00006987594,0.000023085257,0.001361561,0.30010659,0.15789314,0.0067362753,0.48544785,0.0038326997],"about_ca_topic_score_codex":0.00006353406,"about_ca_topic_score_gemma":0.00014211457,"teacher_disagreement_score":0.14611836,"about_ca_system_score_codex":0.00006649033,"about_ca_system_score_gemma":0.000008797718,"threshold_uncertainty_score":0.9964893},"labels":[],"label_agreement":null},{"id":"W4360605802","doi":"10.1109/isscc42615.2023.10067342","title":"14.1 A Fractional-N Digital MDLL with Injection-Error Scrambling and Background Third-Order DTC Delay Equalizer Achieving −67dBc Fractional Spur","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Phase noise; Offset (computer science); Phase-locked loop; Computer science; Control theory (sociology); Frequency offset; Scrambling; Injection locking; Algorithm; Electronic engineering; Physics; Telecommunications; Engineering","score_opus":0.0326990923046721,"score_gpt":0.2852762849966495,"score_spread":0.25257719269197737,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4360605802","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5161315,0.00024513563,0.45688212,0.00041477507,0.00073464145,0.000269015,0.000033349555,0.004055709,0.02123372],"genre_scores_gemma":[0.9863189,0.0001508966,0.008876719,0.00010217287,0.00015458131,0.00006154725,0.00005611551,0.00006609128,0.0042129904],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99871516,0.0000074083787,0.00025354107,0.00032118152,0.00033400898,0.00036869347],"domain_scores_gemma":[0.99938816,0.00020399991,0.000050171606,0.00020617449,0.00008804136,0.000063464104],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000112569185,0.00025242535,0.00019353906,0.00027121158,0.00025112237,0.00019101946,0.00011811771,0.00014557195,0.00019762045],"category_scores_gemma":[0.000079093435,0.00021222298,0.000037863803,0.00067908963,0.00009287848,0.0012392759,0.000107786596,0.00039190805,0.00018913677],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032853137,0.00033052405,0.06908849,0.0004685071,0.0016927209,0.00017006726,0.0007703385,0.7648052,0.0026622105,0.03390289,0.028090864,0.097689636],"study_design_scores_gemma":[0.005245575,0.0009731445,0.03810659,0.00058479095,0.0002167753,0.0010646263,0.02382726,0.47079894,0.0014519743,0.027004529,0.42630747,0.0044183214],"about_ca_topic_score_codex":0.000016999878,"about_ca_topic_score_gemma":0.000030038633,"teacher_disagreement_score":0.47018737,"about_ca_system_score_codex":0.00008612526,"about_ca_system_score_gemma":0.000022912607,"threshold_uncertainty_score":0.8654202},"labels":[],"label_agreement":null},{"id":"W4367663466","doi":"10.1109/tcsii.2023.3271745","title":"An FLL Providing Real-Time Frequency Calibration for OOK Power Oscillator Transmitters","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Transmitter; Frequency modulation; Voltage-controlled oscillator; Frequency drift; Local oscillator; Frequency deviation; Modulation (music); Power (physics); Electronic engineering; Physics; Detector; Interference (communication); Electrical engineering; Radio frequency; Computer science; Acoustics; Optics; Automatic frequency control; Telecommunications; Engineering; Voltage","score_opus":0.016906869906818518,"score_gpt":0.24255827313426362,"score_spread":0.2256514032274451,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4367663466","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09080355,0.00008112735,0.8992257,0.00006917353,0.0022019346,0.0014274875,0.00044922804,0.0050933054,0.0006484933],"genre_scores_gemma":[0.9970822,0.00012261233,0.0005294029,0.000023057908,0.00010179601,0.0010691803,0.000033637174,0.00013237292,0.00090576074],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99804914,0.000045156066,0.00052517897,0.0004995362,0.00031479023,0.0005662072],"domain_scores_gemma":[0.99903727,0.00011536025,0.00006958233,0.00059169537,0.00006339372,0.00012269133],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019820676,0.00035442557,0.00037954625,0.00034491354,0.0004993536,0.00010866828,0.00035167395,0.00025871798,0.00003339766],"category_scores_gemma":[0.0000060765487,0.00037137925,0.00013832033,0.00045556575,0.000068105626,0.0007994408,0.0000014582308,0.00022085715,0.000041911728],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000146801685,0.0000834052,0.000010042305,0.00038589883,0.0001390495,0.000008845196,0.0016669745,0.3045657,0.6834019,0.0004080638,0.002370249,0.006945217],"study_design_scores_gemma":[0.0035505705,0.00156584,0.00008588478,0.0013301348,0.00025906955,0.000057992263,0.003234628,0.40146244,0.5512697,0.0009941033,0.0331394,0.0030502393],"about_ca_topic_score_codex":0.000054970853,"about_ca_topic_score_gemma":0.0000068129193,"teacher_disagreement_score":0.9062786,"about_ca_system_score_codex":0.0002036503,"about_ca_system_score_gemma":0.000040418465,"threshold_uncertainty_score":0.9998738},"labels":[],"label_agreement":null},{"id":"W4382991351","doi":"10.5515/kjkiees.2023.34.5.345","title":"Design and Implementation of Ultra-Wideband Frequency Synthesizer Using DDS","year":2023,"lang":"en","type":"article","venue":"The Journal of Korean Institute of Electromagnetic Engineering and Science","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nexen (Canada)","funders":"Defense Acquisition Program Administration","keywords":"Direct digital synthesizer; dBc; Frequency multiplier; Frequency synthesizer; Phase noise; Electronic engineering; Spurious relationship; Electrical engineering; Multiplier (economics); Engineering; Phase-locked loop; Computer science; CMOS","score_opus":0.014709916400236769,"score_gpt":0.2521167838111278,"score_spread":0.237406867410891,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4382991351","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94196427,0.00084810745,0.056929953,0.000019816755,0.00010885156,0.00006539699,8.8752984e-7,0.000031561038,0.00003115355],"genre_scores_gemma":[0.9817309,0.0015821595,0.016664628,0.0000015336722,0.000011371258,6.888858e-7,9.097372e-8,0.0000063708553,0.0000022531592],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99931043,0.0000070911983,0.00026706737,0.000057112018,0.00018089583,0.00017738812],"domain_scores_gemma":[0.99964905,0.00008491971,0.00008634674,0.000092272334,0.00005495321,0.00003244841],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006373706,0.00008428071,0.00014712654,0.0002456165,0.00006023143,0.000011520844,0.00019562023,0.00002083358,0.0000016753856],"category_scores_gemma":[0.00008629205,0.000060547078,0.000014513035,0.000497538,0.00028875814,0.00024350407,0.00001888104,0.00009681839,7.028256e-8],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000033673955,0.000002385892,0.000079325146,0.00004488792,0.0000133270205,0.0000022933154,0.00021547932,0.09136685,0.90356624,0.0005037202,0.000006272043,0.004195844],"study_design_scores_gemma":[0.00036750032,0.0006502837,0.0033557303,0.00019748209,0.00007695719,0.00023049513,0.00038535235,0.06331473,0.92957604,0.0016548518,0.000025566653,0.00016502973],"about_ca_topic_score_codex":0.000009499674,"about_ca_topic_score_gemma":7.878717e-7,"teacher_disagreement_score":0.040265325,"about_ca_system_score_codex":0.000022404745,"about_ca_system_score_gemma":0.000041857173,"threshold_uncertainty_score":0.24690382},"labels":[],"label_agreement":null},{"id":"W4385245092","doi":"10.1109/iscas46773.2023.10181991","title":"A 32 Gb/s, 0.42 pJ/bit Passive Hybrid Simultaneous Bidirectional Transceiver for Die-to-Die Links","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"","keywords":"Transceiver; Die (integrated circuit); Transimpedance amplifier; CMOS; Bit error rate; Interference (communication); Electronic engineering; Amplifier; SIGNAL (programming language); Bit (key); 12-bit; Computer science; Power (physics); Electrical engineering; Engineering; Telecommunications; Physics; Operational amplifier; Decoding methods; Computer network; Channel (broadcasting)","score_opus":0.015841220139595186,"score_gpt":0.2524996911335238,"score_spread":0.2366584709939286,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385245092","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28599042,0.00076567236,0.66399014,0.0032186918,0.0043708133,0.0023979228,0.0008487084,0.022018896,0.016398704],"genre_scores_gemma":[0.9794968,0.00049804867,0.008314202,0.00019463159,0.00019458782,0.00033610393,0.00006135285,0.00007020592,0.01083407],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99902683,0.000003696356,0.00018934,0.00025012862,0.00014119205,0.00038879047],"domain_scores_gemma":[0.9994393,0.0002496331,0.000015467502,0.0001836663,0.0000520342,0.000059887705],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000419224,0.00018851882,0.00018142207,0.00016398432,0.000105497624,0.000020729824,0.00018746925,0.000123972,0.000101155274],"category_scores_gemma":[0.00012639476,0.00017132155,0.00008753403,0.00019564897,0.000036819754,0.000078195466,0.00003380175,0.00020690962,0.00028797225],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000076029886,0.000064550346,0.00006965863,0.00016471055,0.00030293912,0.00017656064,0.00027342932,0.4839047,0.010338608,0.0008479303,0.047052246,0.45672867],"study_design_scores_gemma":[0.00084872544,0.00023287257,0.00012720888,0.000054430355,0.000039901202,0.000010731615,0.00031653565,0.20495236,0.09603053,0.00492757,0.691804,0.0006551227],"about_ca_topic_score_codex":0.000005845422,"about_ca_topic_score_gemma":0.000026427248,"teacher_disagreement_score":0.69350636,"about_ca_system_score_codex":0.000069458394,"about_ca_system_score_gemma":0.0000103584625,"threshold_uncertainty_score":0.69862896},"labels":[],"label_agreement":null},{"id":"W4385624971","doi":"10.1109/newcas57931.2023.10198074","title":"Gated Ring Oscillator Time Amplifier with Applications in Time Integration","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Integrator; Ring oscillator; Amplifier; Electronic engineering; CMOS; Operational amplifier; Computer science; Electrical engineering; Engineering; Voltage","score_opus":0.009367345502859418,"score_gpt":0.2283286803481928,"score_spread":0.21896133484533337,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385624971","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7628433,0.00004148739,0.18574879,0.00012434796,0.00005653644,0.00068124605,0.00001354291,0.008684679,0.041806053],"genre_scores_gemma":[0.9851207,0.00003226793,0.007737819,0.000012812388,0.000016322689,0.0001277053,0.00006422115,0.000029082863,0.0068590543],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9996015,0.0000020833309,0.00009421242,0.000099881734,0.00006838673,0.0001339765],"domain_scores_gemma":[0.9998028,0.00002212756,0.000008629668,0.00014131646,0.00001107563,0.000014026447],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00003867895,0.00007606099,0.00007392547,0.00012939838,0.0000262275,0.000014913061,0.00009655156,0.000042686457,0.000100442274],"category_scores_gemma":[0.0000073396777,0.000057893256,0.000008103397,0.00057116227,0.000019625173,0.00008661791,0.000026461528,0.00007534865,0.00084729656],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049288985,0.0001845357,0.033350483,0.00018622476,0.00025199717,0.0000267516,0.0010861473,0.31238392,0.36022258,0.04283495,0.028842602,0.22058053],"study_design_scores_gemma":[0.0011625753,0.00011403288,0.014307846,0.00017247489,0.000024148247,0.0000057687134,0.0010316652,0.74486923,0.13649847,0.008532513,0.09214496,0.0011363294],"about_ca_topic_score_codex":0.0000030199753,"about_ca_topic_score_gemma":0.0000070281044,"teacher_disagreement_score":0.4324853,"about_ca_system_score_codex":0.000038690625,"about_ca_system_score_gemma":0.0000028295105,"threshold_uncertainty_score":0.9999307},"labels":[],"label_agreement":null},{"id":"W4385679833","doi":"10.1109/iscas46773.2023.10181522","title":"All-Digital Time Integrator with Bi-Directional Gated Ring Oscillator / Shift Register","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Integrator; CMOS; Ring oscillator; Computer science; Integrating ADC; Time delay and integration; Electronic engineering; Time-to-digital converter; Digitization; Op amp integrator; Voltage; Computer hardware; Electrical engineering; Capacitor; Engineering; Clock signal; Bandwidth (computing); Telecommunications; Operational amplifier; Jitter","score_opus":0.012916210555085987,"score_gpt":0.2222710455352576,"score_spread":0.2093548349801716,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385679833","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8065325,0.000090042304,0.019263018,0.00068713323,0.0007022635,0.00034534658,0.000055432323,0.027037477,0.14528677],"genre_scores_gemma":[0.98114145,0.000025549949,0.0022762585,0.00003779537,0.00005373024,0.000021585356,0.000042207455,0.000046269623,0.016355136],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993372,0.00000237976,0.00012345702,0.00016267954,0.00013555725,0.00023872625],"domain_scores_gemma":[0.99975324,0.000026249889,0.000014629597,0.00014836952,0.00002028592,0.000037199054],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000034685574,0.00014301574,0.00011601909,0.00012346827,0.00004400125,0.000057351026,0.0001147147,0.00006363375,0.00014607378],"category_scores_gemma":[0.000027134054,0.00010438781,0.000025949646,0.00037094307,0.00004999753,0.00024083098,0.000051886134,0.00014100049,0.0008090138],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00041060368,0.00029925414,0.062866375,0.00054682477,0.0033381449,0.00056968856,0.0016411658,0.15961607,0.039596744,0.021497894,0.54646814,0.16314912],"study_design_scores_gemma":[0.0010033929,0.00021082001,0.002712837,0.00012960193,0.000027069478,0.00003618313,0.0005982377,0.07013924,0.030158266,0.0019286821,0.8919891,0.0010665869],"about_ca_topic_score_codex":0.0000025755796,"about_ca_topic_score_gemma":0.000004277231,"teacher_disagreement_score":0.34552097,"about_ca_system_score_codex":0.000051236893,"about_ca_system_score_gemma":0.000006390969,"threshold_uncertainty_score":0.99996895},"labels":[],"label_agreement":null},{"id":"W4386528603","doi":"10.48550/arxiv.2309.01006","title":"A Sub-Terahertz Sliding Correlator Channel Sounder with Absolute Timing using Precision Time Protocol over Wi-Fi","year":2023,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"York University; National Science Foundation","keywords":"Computer science; Transmitter; Synchronization (alternating current); Channel (broadcasting); Multipath propagation; Delay spread; Electronic engineering; Real-time computing; Power delay profile; Clock synchronization; Power (physics); Engineering; Telecommunications; Physics","score_opus":0.11486845077246931,"score_gpt":0.22235512107364913,"score_spread":0.10748667030117982,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4386528603","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53129894,0.00002256145,0.4464297,0.000007276509,0.0006620117,0.01775094,0.000048768412,0.0030846042,0.00069518277],"genre_scores_gemma":[0.9944667,0.00005009543,0.0020641342,0.000013477978,0.0001232742,0.0006854889,0.00003076065,0.0002144575,0.0023516132],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980766,0.00003285914,0.0002854549,0.0008666276,0.00015405017,0.0005843832],"domain_scores_gemma":[0.9987357,0.000099569006,0.00019883542,0.0007842147,0.00008056644,0.00010109973],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00015754928,0.00055573724,0.00046885075,0.00040661477,0.00023471552,0.00009151209,0.0006352929,0.0005005858,0.000056161873],"category_scores_gemma":[0.000030398784,0.0005745567,0.0001425503,0.0005580591,0.0001013381,0.00039104372,0.0010314224,0.0008581739,0.00014672067],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011344527,0.00003986178,0.00061996514,0.00032731358,0.00026796857,0.00026108066,0.00014278726,0.9962828,0.0006921245,0.00043253115,0.0004159865,0.00040414065],"study_design_scores_gemma":[0.00089519593,0.00006953911,0.00023230464,0.001036723,0.00013108864,0.0000091962365,0.00014730102,0.9877589,0.00094146025,0.0069899503,0.00091884396,0.00086950895],"about_ca_topic_score_codex":0.000024395067,"about_ca_topic_score_gemma":0.000012892204,"teacher_disagreement_score":0.46316773,"about_ca_system_score_codex":0.0005774227,"about_ca_system_score_gemma":0.00006211933,"threshold_uncertainty_score":0.99967057},"labels":[],"label_agreement":null},{"id":"W4387490577","doi":"10.1109/jssc.2023.3320886","title":"Fractional-N Digital MDLL With Injection-Error Scrambling and Calibration","year":2023,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Defense Advanced Research Projects Agency","keywords":"Scrambling; Algorithm; Computer science; Calibration; dBc; Mathematics; Statistics; Programming language","score_opus":0.023468352724991794,"score_gpt":0.2667675744711057,"score_spread":0.24329922174611393,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4387490577","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8940192,0.0001510007,0.10430724,0.00009385158,0.00070961274,0.00007067078,0.00002958804,0.00031352948,0.00030530378],"genre_scores_gemma":[0.9991734,0.0003292208,0.00014317544,0.000019061044,0.00013772273,0.0000029836153,0.0000035193243,0.000026239,0.00016468442],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992276,0.000005138827,0.00027865692,0.00008815062,0.00021659826,0.00018385817],"domain_scores_gemma":[0.9996053,0.00005674253,0.000115587085,0.000074234114,0.00009096136,0.0000571648],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000094731826,0.00011731475,0.00015853238,0.00027222055,0.00007688382,0.000073340656,0.00008351315,0.00005122528,0.000005653753],"category_scores_gemma":[0.000036792837,0.00009829189,0.000029030987,0.00032903827,0.000051051094,0.0010637634,0.000011510488,0.0002442912,0.000009349305],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029391267,0.000035673846,0.0054812822,0.0000946795,0.00023759958,0.0001555861,0.0006067593,0.9200051,0.011164017,0.000069167654,0.0028456547,0.05927508],"study_design_scores_gemma":[0.012449747,0.004837069,0.058221634,0.0028886134,0.00046113462,0.008432834,0.01704249,0.5752024,0.18034741,0.08394698,0.051460322,0.0047093504],"about_ca_topic_score_codex":7.7145273e-7,"about_ca_topic_score_gemma":0.0000024196054,"teacher_disagreement_score":0.3448027,"about_ca_system_score_codex":0.000052658048,"about_ca_system_score_gemma":0.000023715656,"threshold_uncertainty_score":0.40082267},"labels":[],"label_agreement":null},{"id":"W4388117356","doi":"10.1109/itc-asia58802.2023.10301184","title":"Experimental Evaluation of Jitter Reduction Methods for Multi-Gigahertz Test","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Collège Boréal","funders":"","keywords":"Jitter; Computer science; Reduction (mathematics); Integer (computer science); Phase-locked loop; Algorithm; Electronic engineering; Mathematics; Telecommunications; Engineering","score_opus":0.1832226356766985,"score_gpt":0.4747473569980486,"score_spread":0.2915247213213501,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4388117356","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18447551,0.00040673977,0.81027454,0.00006233325,0.0009005221,0.00063267193,0.0000073510705,0.001576514,0.0016637956],"genre_scores_gemma":[0.6355293,0.000011961106,0.36374673,0.0000035232135,0.000023655282,0.00021366347,0.000011559111,0.000014270664,0.0004453417],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9996213,0.0000095336845,0.000117052026,0.000082095205,0.00007641141,0.000093663104],"domain_scores_gemma":[0.99978346,0.000043716867,0.000015577434,0.00010721882,0.000042351447,0.00000769931],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031441895,0.000057886864,0.00006859917,0.00006952762,0.000020784526,0.0000034535624,0.00005444859,0.000040390005,0.000057933426],"category_scores_gemma":[0.00011298475,0.00005178023,0.00002483422,0.00013557904,0.000020947966,0.00007716485,0.00001905119,0.000027264387,0.000009771105],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019967456,0.000028043938,0.00003313284,0.000018374467,0.000018278064,2.9134066e-8,0.00014202269,0.0071561486,0.7570687,0.00018454783,0.0017664086,0.23358232],"study_design_scores_gemma":[0.00022967662,0.000024119136,0.00009135845,0.0000038737585,0.0000079418305,3.385149e-7,0.0007158753,0.37172788,0.62559444,0.00044580208,0.0011141065,0.00004461213],"about_ca_topic_score_codex":0.0000010338158,"about_ca_topic_score_gemma":2.1369449e-7,"teacher_disagreement_score":0.45105377,"about_ca_system_score_codex":0.00004254697,"about_ca_system_score_gemma":0.0000031758052,"threshold_uncertainty_score":0.21115366},"labels":[],"label_agreement":null},{"id":"W4388430537","doi":"10.1109/tcsi.2023.3328807","title":"MMSE Equalizer Design Optimization for Wireline SerDes Applications","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Wireline; Computer science; Noise (video); Sampling (signal processing); Control theory (sociology); Electronic engineering; Filter (signal processing); Engineering; Telecommunications","score_opus":0.036317927677370916,"score_gpt":0.2513528392195509,"score_spread":0.21503491154218002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4388430537","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00043882977,0.0003192549,0.9963023,0.000058473728,0.00042069223,0.00091852323,0.000066229695,0.0011898119,0.00028585186],"genre_scores_gemma":[0.9918465,0.0014639989,0.0030703756,0.000026163289,0.00006283001,0.0018830245,0.000024406521,0.00006616412,0.0015565421],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991888,0.000020046406,0.00023320269,0.00021686002,0.00011893956,0.00022216172],"domain_scores_gemma":[0.99952394,0.00011706119,0.000030296187,0.00022880129,0.0000390389,0.000060840797],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001675761,0.00015726067,0.0001751801,0.00016901034,0.00023668562,0.00004337617,0.000094543444,0.00012139782,0.000010828476],"category_scores_gemma":[0.0000060457537,0.00014903652,0.00005041269,0.0003235879,0.000048700636,0.00009215706,7.0354764e-7,0.00008103223,0.000011711377],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003191869,0.000013208267,6.631532e-7,0.00013550415,0.000059524795,6.2549793e-7,0.00006714954,0.93458945,0.004922604,0.00045348282,0.00030630175,0.059448276],"study_design_scores_gemma":[0.0006314175,0.00010342006,0.0000032084465,0.000095006006,0.000065527034,0.0000110140345,0.0009430767,0.96286505,0.006992703,0.00024493615,0.027684825,0.00035982797],"about_ca_topic_score_codex":0.0000021192247,"about_ca_topic_score_gemma":0.0000012786887,"teacher_disagreement_score":0.99323195,"about_ca_system_score_codex":0.00004300245,"about_ca_system_score_gemma":0.000010700943,"threshold_uncertainty_score":0.60775334},"labels":[],"label_agreement":null},{"id":"W4389206828","doi":"10.22215/etd/2023-15738","title":"All Digital CMOS 5-BIT Phase Interpolator at 10 Gigahertz in 65NM Technology","year":2023,"lang":"en","type":"dissertation","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Electronic engineering; Least significant bit; Computer science; Current-mode logic; Clock rate; Logic gate; Settling time; Engineering","score_opus":0.012594791765610418,"score_gpt":0.2936607721896944,"score_spread":0.281065980424084,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389206828","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9332197,0.0008669848,0.00041776837,0.0001111846,0.0021484883,0.0005773254,0.00012571433,0.009170792,0.05336206],"genre_scores_gemma":[0.8701514,0.00024385909,0.0006055377,0.000023155053,0.000056850706,0.0003314652,0.001912816,0.00022898405,0.12644592],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99864537,0.0000022696474,0.00041826058,0.00036080249,0.00014378216,0.00042949204],"domain_scores_gemma":[0.9994451,0.000035535555,0.000060321392,0.0003961077,0.000028128223,0.000034835175],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000029765055,0.00038020295,0.00038503043,0.000720583,0.000028039907,0.00003993775,0.0004499979,0.0007120829,0.00041163556],"category_scores_gemma":[0.000094236086,0.0003689076,0.00007340597,0.0005081469,0.00004623293,0.00014532745,0.00012209662,0.00047896465,0.0010525667],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004600856,0.00051530113,0.0019846123,0.0015194739,0.0011182284,0.0006513509,0.0014644599,0.0017596488,0.012867501,0.006630457,0.08536861,0.8856603],"study_design_scores_gemma":[0.005749597,0.0008636997,0.0003859521,0.001477255,0.00014566403,0.000034506367,0.017193668,0.029468248,0.08552113,0.03155565,0.8231068,0.0044977944],"about_ca_topic_score_codex":0.0000068783934,"about_ca_topic_score_gemma":0.00038792292,"teacher_disagreement_score":0.88116246,"about_ca_system_score_codex":0.0002591847,"about_ca_system_score_gemma":0.0000129666505,"threshold_uncertainty_score":0.99987626},"labels":[],"label_agreement":null},{"id":"W4389667628","doi":"10.1109/nssmicrtsd49126.2023.10338291","title":"Novel Cascaded Ring Oscillator Vernier based TDC Architecture with a Feedthrough Reference Oscillator","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Vernier scale; Time-to-digital converter; Dynamic range; Feedthrough; Jitter; Ring oscillator; Differential nonlinearity; Computer science; Electronic engineering; CMOS; Physics; Engineering; Optics; Electrical engineering","score_opus":0.024483396233106205,"score_gpt":0.2351062057957789,"score_spread":0.2106228095626727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389667628","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.62626433,0.00013995034,0.33324173,0.00049322995,0.00052326376,0.0005044506,0.00009327928,0.011057939,0.027681837],"genre_scores_gemma":[0.9643619,0.00003356927,0.034232937,0.000093083094,0.000048506623,0.000051759576,0.000014068383,0.000061622195,0.0011025332],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99875206,0.0000047218323,0.00018124623,0.00031472446,0.0002726581,0.0004745688],"domain_scores_gemma":[0.99939543,0.000064762615,0.000028309038,0.0004140275,0.0000311462,0.00006632106],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000064206906,0.0002644728,0.00021987656,0.00016804569,0.00010508811,0.00003503196,0.00026819782,0.00013726618,0.00009389177],"category_scores_gemma":[0.00004018463,0.00019610087,0.000036906804,0.000673188,0.00008684143,0.0001156117,0.00009220603,0.00031129617,0.000114630544],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000121953904,0.00007912821,0.004735691,0.00040058236,0.00033113678,0.00010496602,0.00063080323,0.83551395,0.112930566,0.0066011967,0.006620331,0.03192971],"study_design_scores_gemma":[0.005997042,0.00058469677,0.011894509,0.0005985594,0.00011159247,0.000103152226,0.0020691347,0.26781276,0.1773531,0.0021956372,0.5278295,0.0034502558],"about_ca_topic_score_codex":0.000019516177,"about_ca_topic_score_gemma":0.0000633382,"teacher_disagreement_score":0.56770116,"about_ca_system_score_codex":0.000082425686,"about_ca_system_score_gemma":0.000022624048,"threshold_uncertainty_score":0.7996761},"labels":[],"label_agreement":null},{"id":"W4391183519","doi":"10.1109/isocc59558.2023.10396470","title":"Behavior Simulation of CDR for SSC System With a Compact Quarter-Rate Linear Phase Detector","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Detector; Quarter (Canadian coin); Phase (matter); Computer science; Phase detector; Physics; Control theory (sociology); Optics; Artificial intelligence; Voltage","score_opus":0.03355810701929954,"score_gpt":0.3168255375586709,"score_spread":0.2832674305393713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4391183519","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6908882,0.000009404786,0.3070573,0.000005901216,0.0000848789,0.00034257583,0.00004514736,0.0014422807,0.00012430603],"genre_scores_gemma":[0.9976196,0.0000019667348,0.0021880213,0.0000014620362,0.00001865756,0.00005785272,0.000017130293,0.00001962154,0.000075659795],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995508,0.000003561187,0.00015511896,0.000086602595,0.00006197487,0.00014191211],"domain_scores_gemma":[0.9996964,0.00007415888,0.000029742107,0.00014752016,0.000034530785,0.000017654944],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000052518433,0.000091318725,0.00013967427,0.000087643886,0.000026953065,0.0000058466912,0.00006882989,0.00004152357,0.0000073354777],"category_scores_gemma":[0.000011080123,0.00006918359,0.000026743308,0.00018666986,0.000018027125,0.000073947806,0.00000700893,0.000038479822,0.000011453825],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009732968,0.000053921565,0.00058028236,0.00039227324,0.00005645646,0.0000048206043,0.000098134944,0.9633312,0.025924599,0.0002857815,0.00020882858,0.008966345],"study_design_scores_gemma":[0.001012107,0.00044122318,0.00025045578,0.00004665076,0.000026255886,7.2864384e-7,0.0005707546,0.9501197,0.046966843,0.00001394937,0.0004385313,0.00011283614],"about_ca_topic_score_codex":0.000003848283,"about_ca_topic_score_gemma":0.000005922823,"teacher_disagreement_score":0.3067314,"about_ca_system_score_codex":0.000027748478,"about_ca_system_score_gemma":0.0000035070534,"threshold_uncertainty_score":0.2821225},"labels":[],"label_agreement":null},{"id":"W4391410273","doi":"10.1109/mwscas57524.2023.10405927","title":"A Cyclic Vernier Digital-to-Time Converter for Time-Mode Successive Approximation TDC","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"","keywords":"Vernier scale; Converters; Dynamic range; Time-to-digital converter; Integral nonlinearity; Least significant bit; Differential nonlinearity; Successive approximation ADC; Computer science; Wide dynamic range; Electronic engineering; Calibration; Range (aeronautics); Voltage; Physics; Electrical engineering; Materials science; Engineering; Optics; Capacitor","score_opus":0.008911150256715808,"score_gpt":0.25122343023277954,"score_spread":0.24231227997606375,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4391410273","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13635467,0.000029166506,0.8239267,0.00058734184,0.00039676824,0.0011842905,0.00020258565,0.0077909143,0.029527592],"genre_scores_gemma":[0.96608955,0.0000140966795,0.005861132,0.00012617983,0.00006770328,0.00039117754,0.0002328468,0.00006644713,0.027150879],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993874,0.0000015363119,0.00013446496,0.00015086279,0.000088168556,0.00023758058],"domain_scores_gemma":[0.999681,0.000072829054,0.000015173253,0.00017641926,0.000023235854,0.00003136547],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000028062617,0.000117921714,0.00012683393,0.00011115561,0.00003871328,0.000047931848,0.00015220145,0.00006487529,0.00010796491],"category_scores_gemma":[0.00006596892,0.00010305423,0.000036828795,0.00022080205,0.000019720112,0.00029528522,0.00006222102,0.00004635284,0.0031103387],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000085345244,0.00010254935,0.0005473734,0.00042926875,0.00041100083,0.000012266518,0.0009972771,0.053471204,0.08886259,0.006370752,0.26799187,0.5807185],"study_design_scores_gemma":[0.00049737777,0.00006814153,0.000089492,0.00002862746,0.000012361435,0.000001031493,0.00014216629,0.90910244,0.027064241,0.007202368,0.055426374,0.00036535616],"about_ca_topic_score_codex":8.526531e-7,"about_ca_topic_score_gemma":4.6229962e-7,"teacher_disagreement_score":0.85563123,"about_ca_system_score_codex":0.000038212907,"about_ca_system_score_gemma":0.0000034828242,"threshold_uncertainty_score":0.9976659},"labels":[],"label_agreement":null},{"id":"W4391859394","doi":"10.53297/0002306x-2023.v76.3-325","title":"THE DATA TO CLOCK ALIGNMENT METHOD IN QUARTER-RATE HIGH SPEED TRANSMITTERS","year":2023,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Quarter (Canadian coin); Computer science; Telecommunications; History; Archaeology","score_opus":0.04576344323987846,"score_gpt":0.31233811750450435,"score_spread":0.2665746742646259,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4391859394","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29016134,0.00023392275,0.6663392,0.028040037,0.002233652,0.001216628,0.00012912138,0.0056972154,0.0059488383],"genre_scores_gemma":[0.95002943,0.0005340704,0.04690512,0.00043296404,0.000054412616,0.000058217644,0.000049565333,0.000043758173,0.0018924838],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992765,0.000017868897,0.00016550459,0.00017793287,0.000091231115,0.00027094982],"domain_scores_gemma":[0.99924594,0.00012449683,0.0000071661652,0.00059441145,0.000003887913,0.00002410801],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033937884,0.00009892269,0.00009762942,0.00007341203,0.000040303144,0.000024775412,0.0005609023,0.000033372955,0.000018618177],"category_scores_gemma":[0.000019400493,0.00006700027,0.000012252033,0.00036938355,0.000014354641,0.00008303124,0.00012507165,0.00008573997,0.00014178155],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034451732,0.000038080354,0.0005009295,0.0000629209,0.00017372634,0.000053466887,0.0009976212,0.23153323,0.03480948,0.016997878,0.21376634,0.5010319],"study_design_scores_gemma":[0.0010225077,0.00013360455,0.0067321584,0.00005602897,0.000022638153,0.0000024969358,0.006462787,0.27635184,0.04868821,0.013095765,0.646696,0.00073597406],"about_ca_topic_score_codex":0.000034722998,"about_ca_topic_score_gemma":0.0001032483,"teacher_disagreement_score":0.65986806,"about_ca_system_score_codex":0.000036924775,"about_ca_system_score_gemma":0.0000027583433,"threshold_uncertainty_score":0.27321917},"labels":[],"label_agreement":null},{"id":"W4399810524","doi":"10.3390/electronics13122385","title":"Correction: Wu et al. Accumulatively Increasing Sensitivity of Ultrawide Instantaneous Bandwidth Digital Receiver with Fine Time and Frequency Resolution for Weak Signal Detection. Electronics 2022, 11, 1018","year":2024,"lang":"en","type":"article","venue":"Electronics","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Defence Research and Development Canada","funders":"","keywords":"Bandwidth (computing); SIGNAL (programming language); Sensitivity (control systems); Detection theory; Electronic engineering; Electrical engineering; Physics; Telecommunications; Computer science; Engineering; Detector","score_opus":0.006392309587965086,"score_gpt":0.22401106250373448,"score_spread":0.2176187529157694,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4399810524","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6805208,0.015057409,0.30061856,0.0002552551,0.00036582694,0.00063212466,0.00018433463,0.0012613769,0.001104328],"genre_scores_gemma":[0.99642247,0.0013713468,0.0017651386,0.000023157338,0.000035605186,0.000020754998,0.00006234782,0.000054708293,0.00024444168],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988311,0.0000377492,0.00023111285,0.00031048481,0.00017082397,0.0004187171],"domain_scores_gemma":[0.9991852,0.0004983396,0.00005591477,0.00014577521,0.00008014706,0.000034620574],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002989327,0.00023551386,0.00023445768,0.0001374239,0.00011707258,0.0000706141,0.00006447666,0.00011122496,0.000010991722],"category_scores_gemma":[0.00014791785,0.00022118358,0.00004806852,0.00037967478,0.00009266743,0.0004488794,0.000024025874,0.00041221507,0.0000024205694],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009012832,0.00013879813,0.0004499372,0.00025556394,0.00072206015,0.000059012615,0.0002651277,0.04699302,0.531158,0.0029355166,0.0051522814,0.41096944],"study_design_scores_gemma":[0.0010767875,0.0025010305,0.00027767275,0.00043952456,0.0001590015,0.0011029324,0.00009213534,0.63103575,0.25634527,0.0053748977,0.10062682,0.00096817286],"about_ca_topic_score_codex":0.000009926364,"about_ca_topic_score_gemma":0.00055731955,"teacher_disagreement_score":0.5840427,"about_ca_system_score_codex":0.00039343722,"about_ca_system_score_gemma":0.000106991116,"threshold_uncertainty_score":0.9019605},"labels":[],"label_agreement":null},{"id":"W4400231007","doi":"10.1109/iscas58744.2024.10558435","title":"Gated Ring Oscillator Time Amplifier with Pico-Second Sensitivity and Applications in All-Digital Variable-Gain Time Integrator","year":2024,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Science and Engineering Research Council","keywords":"Integrator; Ring oscillator; Sensitivity (control systems); Amplifier; Ring (chemistry); Computer science; Physics; Electronic engineering; Optoelectronics; Engineering; Telecommunications; Bandwidth (computing); CMOS; Chemistry","score_opus":0.007081036567176751,"score_gpt":0.21409104079196897,"score_spread":0.2070100042247922,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4400231007","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6655805,0.0005356348,0.26809615,0.000071341026,0.00009092485,0.0007976091,0.00019343037,0.005125193,0.059509207],"genre_scores_gemma":[0.99195737,0.000016613829,0.004497602,0.00001875707,0.000023133467,0.000037905033,0.000040089566,0.00003538831,0.0033731316],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993533,0.0000058367095,0.00013721251,0.00023087148,0.00006749001,0.00020532077],"domain_scores_gemma":[0.9996773,0.00011163432,0.000009121735,0.00014643089,0.000015731554,0.000039778122],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007734119,0.00016080942,0.00015210861,0.00011568441,0.000029472154,0.00011509978,0.00005416306,0.00008128279,0.00013204037],"category_scores_gemma":[0.000015651856,0.00012363413,0.00001246201,0.00030415895,0.000056913857,0.00028433165,0.000052431744,0.00021019726,0.00011217083],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011789771,0.00043703543,0.019470124,0.0018342911,0.0020365731,0.00038135372,0.0015757617,0.06737269,0.5479199,0.117127374,0.0136744715,0.22805248],"study_design_scores_gemma":[0.0007117781,0.00013308442,0.0005711917,0.00028780717,0.00004962639,0.00008196596,0.0005659238,0.6634343,0.029771138,0.0043413425,0.2988508,0.0012009809],"about_ca_topic_score_codex":0.000003960395,"about_ca_topic_score_gemma":0.00001136579,"teacher_disagreement_score":0.59606165,"about_ca_system_score_codex":0.00006418067,"about_ca_system_score_gemma":0.000011430259,"threshold_uncertainty_score":0.5041654},"labels":[],"label_agreement":null},{"id":"W4400233943","doi":"10.1109/iscas58744.2024.10558639","title":"Back-Gate Coupling Technique for Phase Error Correction in PLL-Based Quadrature VCOs","year":2024,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Phase-locked loop; Quadrature (astronomy); Electronic engineering; Computer science; Coupling (piping); Phase (matter); Control theory (sociology); Phase noise; Physics; Engineering; Artificial intelligence","score_opus":0.018477197338514436,"score_gpt":0.3090559798714314,"score_spread":0.29057878253291697,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4400233943","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008295683,0.00044490205,0.985878,0.0001043258,0.00157105,0.00063050987,0.00002057708,0.0016461696,0.001408811],"genre_scores_gemma":[0.9690292,0.00005046475,0.028890904,0.000035058845,0.00006440429,0.0004922695,0.00003587553,0.000047917947,0.00135389],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994115,0.0000018316857,0.0001641117,0.00017254,0.000053543758,0.00019647743],"domain_scores_gemma":[0.99976206,0.0000642111,0.000009571315,0.00013260124,0.000014622811,0.000016943974],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008786564,0.000133135,0.00011677235,0.00018133578,0.000027174692,0.000030797713,0.000089478475,0.00014522958,0.000093926195],"category_scores_gemma":[0.000022970102,0.00011748985,0.00004086951,0.0002855645,0.000019788982,0.00012328895,0.000012401261,0.00022836287,0.000025093366],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010217478,0.0001602307,0.00010099106,0.0009707485,0.000063207,0.00003004965,0.000114080474,0.7259153,0.20279494,0.0030425312,0.026946507,0.03975923],"study_design_scores_gemma":[0.0003294751,0.00007066127,0.000002224772,0.00015863818,0.0000054565176,0.000002099978,0.000076158554,0.7743685,0.20065592,0.000583061,0.023597794,0.00015000756],"about_ca_topic_score_codex":0.000004170017,"about_ca_topic_score_gemma":0.000020275671,"teacher_disagreement_score":0.96073353,"about_ca_system_score_codex":0.00010408708,"about_ca_system_score_gemma":0.000012653668,"threshold_uncertainty_score":0.4791097},"labels":[],"label_agreement":null},{"id":"W4402265832","doi":"10.1364/cleo_si.2024.sf3d.3","title":"Flexible Data Rate and Power Efficiency Pulse-Position-Modulation Communication with Independent Free-Running Clocks","year":2024,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Pulse-position modulation; Modulation (music); Computer science; Power (physics); Position (finance); Pulse-amplitude modulation; Pulse-width modulation; Pulse (music); Real-time computing; Telecommunications; Physics; Acoustics","score_opus":0.016404471246685596,"score_gpt":0.25872773536627314,"score_spread":0.24232326411958754,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402265832","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15766923,0.0048908275,0.8126117,0.0005120381,0.00024077247,0.00028366016,0.00003346254,0.003089608,0.020668676],"genre_scores_gemma":[0.9857273,0.00032260644,0.013551473,0.000017335733,0.000008843485,0.00001013238,0.00008384995,0.000017062264,0.00026137405],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994868,0.0000065028617,0.000114420436,0.00017954042,0.000094815085,0.000117937925],"domain_scores_gemma":[0.9992316,0.00003562424,0.000011479103,0.0006886146,0.00001560037,0.000017106622],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013117572,0.000094210176,0.00006847887,0.00008399168,0.00008275296,0.000094994975,0.00030906138,0.000051084746,0.000051777046],"category_scores_gemma":[0.00000964299,0.00007499454,0.0000059308722,0.00017475466,0.000044756336,0.00046785522,0.00024023434,0.00015249,0.000009814424],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000076166456,0.00021176609,0.0074758884,0.00072726206,0.00061066035,0.00006499684,0.0024248315,0.17377114,0.027763575,0.19955443,0.015612558,0.5717067],"study_design_scores_gemma":[0.0004965459,0.00012323164,0.005873729,0.00034516453,0.00004303391,0.000031811876,0.00083443674,0.9614846,0.009353497,0.010627691,0.010318751,0.000467496],"about_ca_topic_score_codex":0.000010623671,"about_ca_topic_score_gemma":0.000013823002,"teacher_disagreement_score":0.8280581,"about_ca_system_score_codex":0.000034050845,"about_ca_system_score_gemma":0.0000068907893,"threshold_uncertainty_score":0.30581886},"labels":[],"label_agreement":null},{"id":"W4402474264","doi":"10.1109/ccece59415.2024.10667180","title":"An All Digital PLL in 22-nm FD SOI for Hardware Accelerated Embedded Systems","year":2024,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems; Qualcomm","keywords":"Phase-locked loop; Computer science; Silicon on insulator; Computer hardware; Embedded system; Electronic engineering; Materials science; Optoelectronics; Engineering; Silicon; Jitter; Telecommunications","score_opus":0.03388604372072383,"score_gpt":0.29912327066221434,"score_spread":0.2652372269414905,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402474264","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45705348,0.0046776272,0.47217584,0.00019382706,0.0039136056,0.0021187672,0.00050506566,0.01929847,0.040063318],"genre_scores_gemma":[0.9967392,0.000042405696,0.0012915952,0.00001340253,0.000057576126,0.00013568682,0.00008347567,0.00003978414,0.0015968464],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992767,0.0000031123893,0.00019437414,0.00019516773,0.00007316753,0.00025749308],"domain_scores_gemma":[0.99971795,0.00004143508,0.0000075460343,0.00018499895,0.000017994771,0.000030080453],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000052652165,0.00014335605,0.00014614763,0.00011714647,0.000016942113,0.00023753758,0.00018204034,0.000099373254,0.000032047174],"category_scores_gemma":[0.000016643766,0.000120385834,0.000030067049,0.00016921507,0.000015929307,0.00055160996,0.000028828075,0.00011397571,0.000039230225],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000838099,0.00034338795,0.0015794121,0.0035953796,0.00074708427,0.00026414552,0.0015562085,0.35263857,0.031426884,0.06023556,0.10300416,0.4445254],"study_design_scores_gemma":[0.0004063749,0.0001134315,0.00004177904,0.0001518639,0.000011392516,0.0000073976853,0.0016165308,0.8190731,0.008486328,0.0018130204,0.16785462,0.000424175],"about_ca_topic_score_codex":0.0000054860916,"about_ca_topic_score_gemma":0.000009021114,"teacher_disagreement_score":0.5396857,"about_ca_system_score_codex":0.00006916456,"about_ca_system_score_gemma":0.000008227994,"threshold_uncertainty_score":0.4909192},"labels":[],"label_agreement":null},{"id":"W4402951851","doi":"10.22331/q-2025-12-11-1937","title":"Phase error rate estimation in QKD with imperfect detectors","year":2025,"lang":"en","type":"preprint","venue":"Quantum","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"University of Waterloo; Natural Sciences and Engineering Research Council of Canada; Government of Canada; Innovation, Science and Economic Development Canada","keywords":"Basis (linear algebra); Decoy; Estimation; Computer science; Phase (matter); Statistics; Algorithm; Mathematics; Engineering; Physics; Chemistry","score_opus":0.018709533096702778,"score_gpt":0.30258095715030336,"score_spread":0.2838714240536006,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402951851","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.85146314,0.0005288056,0.14437139,0.00005778383,0.0009157997,0.00048606496,0.00006122382,0.0013784312,0.00073733175],"genre_scores_gemma":[0.9947167,0.00018291031,0.0047201146,0.000010067457,0.000015318976,0.00017367068,0.000045542023,0.000025222907,0.000110469344],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99915355,0.000017332251,0.00023730731,0.00026627938,0.00008678948,0.00023875064],"domain_scores_gemma":[0.9994696,0.000050176932,0.000050803737,0.00039115947,0.00001796752,0.00002031013],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010500535,0.00026361845,0.00028415123,0.00026057826,0.000027256547,0.000025127541,0.00023951218,0.00021267113,0.000016325932],"category_scores_gemma":[0.000059569167,0.00020374307,0.000037293696,0.00020370768,0.00004208295,0.00007289068,0.00015104214,0.0005665915,0.000011613206],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000097284115,0.00016532197,0.00044954396,0.0012106771,0.00015270681,0.000059973896,0.00026161896,0.87814873,0.0014602763,0.001408579,0.00055362296,0.116031684],"study_design_scores_gemma":[0.0011581373,0.00018322842,0.00016670352,0.0006759797,0.00003730933,0.0000017217784,0.00009985644,0.9716681,0.015700612,0.008678053,0.0011769161,0.0004533775],"about_ca_topic_score_codex":0.000023220759,"about_ca_topic_score_gemma":0.00003928876,"teacher_disagreement_score":0.14325352,"about_ca_system_score_codex":0.00014868235,"about_ca_system_score_gemma":0.000035591263,"threshold_uncertainty_score":0.8308401},"labels":[],"label_agreement":null},{"id":"W4403277301","doi":"10.1109/access.2024.3477295","title":"High-Performance Time-to-Digital Conversion on a 16-nm Ultrascale+ FPGA","year":2024,"lang":"en","type":"article","venue":"IEEE Access","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Ontario Ministry of Research, Innovation and Science; Institut de Ciències Fotòniques","keywords":"Field-programmable gate array; Computer science; Embedded system","score_opus":0.010564692816701665,"score_gpt":0.24283088552308985,"score_spread":0.23226619270638818,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4403277301","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9729239,0.00013230518,0.007639061,0.00013914936,0.001671924,0.0001715578,0.000042703872,0.0024261228,0.014853295],"genre_scores_gemma":[0.9973067,0.00008531897,0.0001139613,0.00008998741,0.00011955304,0.000024136216,0.0000103490465,0.000032314678,0.0022176593],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99928755,0.0000020278069,0.00012878103,0.0002019103,0.00014698619,0.00023275363],"domain_scores_gemma":[0.9996733,0.000044898483,0.000009195175,0.00021789728,0.000013106026,0.000041594307],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00003083084,0.00015201687,0.000120679906,0.00013881996,0.000042690255,0.00017825083,0.00037169724,0.00007154942,0.00020396509],"category_scores_gemma":[0.000010477903,0.00013219146,0.000028022489,0.0002887562,0.00003223329,0.0006931525,0.0000541129,0.00017183457,0.003054735],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052544237,0.000054115895,0.00045939983,0.0004959396,0.00013744293,0.000058946876,0.000088969486,0.10476901,0.0067845616,0.00021984978,0.14030917,0.74657005],"study_design_scores_gemma":[0.00039763772,0.00027288756,0.0005925065,0.0005504994,0.000023654895,0.0000094774305,0.00002941785,0.028890561,0.72295886,0.0008592513,0.24468744,0.00072778855],"about_ca_topic_score_codex":0.0000018425876,"about_ca_topic_score_gemma":2.7105176e-7,"teacher_disagreement_score":0.7458423,"about_ca_system_score_codex":0.00009727842,"about_ca_system_score_gemma":0.000005726642,"threshold_uncertainty_score":0.9977215},"labels":[],"label_agreement":null},{"id":"W4404482674","doi":"10.1109/norcas64408.2024.10752455","title":"A Clock Duty Cycle Correction Circuitry for Ultra-Wide Frequency Range using Nested Loops","year":2024,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Duty cycle; Computer science; Range (aeronautics); Electronic engineering; Electrical engineering; Voltage; Materials science; Engineering","score_opus":0.019306150480742364,"score_gpt":0.25991413436629857,"score_spread":0.2406079838855562,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404482674","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13936488,0.0018630398,0.84170806,0.000056860048,0.0042683943,0.00036543125,0.000017677983,0.0043356153,0.0080200415],"genre_scores_gemma":[0.99127614,0.000112983835,0.0077072005,0.000038145292,0.00011081968,0.00005731399,0.000009311222,0.00004341701,0.0006446373],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993348,0.00000407428,0.00017153827,0.00018159146,0.00007283887,0.00023514994],"domain_scores_gemma":[0.9996759,0.00010697326,0.000011419495,0.00015885803,0.000022275972,0.000024549927],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000056881338,0.00013653519,0.000121551704,0.00009829268,0.000065696695,0.000044244178,0.0000953212,0.00010792333,0.00006139651],"category_scores_gemma":[0.00006556582,0.00012542945,0.000059586175,0.00025104548,0.000026728168,0.00023125448,0.000010006921,0.00014072991,0.000022366032],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003605164,0.00014765827,0.014046611,0.0023090541,0.00063726446,0.00009672733,0.00092598627,0.15179096,0.31694564,0.02738059,0.030990575,0.4546929],"study_design_scores_gemma":[0.00074780046,0.00012675364,0.0007277411,0.00041632648,0.00013519103,0.00009531961,0.0010991787,0.8191206,0.11420985,0.03145169,0.030884428,0.0009851287],"about_ca_topic_score_codex":0.000024787858,"about_ca_topic_score_gemma":0.000016046299,"teacher_disagreement_score":0.8519113,"about_ca_system_score_codex":0.000121301106,"about_ca_system_score_gemma":0.0000118508415,"threshold_uncertainty_score":0.5114864},"labels":[],"label_agreement":null},{"id":"W4404989266","doi":"10.1017/9781108779791.015","title":"Phase-Locked Loops and Injection-Locked Oscillators","year":2024,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Injection locking; Phase-locked loop; Phase locking; Phase (matter); Physics; Optics; Quantum mechanics","score_opus":0.01461278075686913,"score_gpt":0.20382681215037904,"score_spread":0.1892140313935099,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404989266","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0020164012,0.0012229676,0.00078784226,0.000006246872,0.00079655816,0.00029542358,0.00028241955,0.0018134464,0.9927787],"genre_scores_gemma":[0.010039513,0.00074205216,0.00014259937,0.0000098606515,0.00009600835,0.0000014092622,0.000030443654,0.000085000625,0.9888531],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989899,0.000004300638,0.00016865837,0.0004179164,0.00016008236,0.00025915675],"domain_scores_gemma":[0.9994028,0.000031294257,0.000052891653,0.0003758157,0.000045201647,0.00009199529],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000033834047,0.00041192275,0.00034995316,0.00029678046,0.000127099,0.000044271786,0.00026302043,0.00042537824,0.000004760835],"category_scores_gemma":[0.0000047863846,0.00047489034,0.00010228627,0.000016739421,0.00027102442,0.00008742263,0.0003216719,0.00059124455,0.000020915799],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000038009566,0.000010767016,0.000001456373,0.00040035925,0.0004901664,0.00028599196,0.000060109924,0.00011778647,0.00019429524,0.94861764,0.036500163,0.013283246],"study_design_scores_gemma":[0.00064440933,0.00010047601,6.091713e-7,0.00019631586,0.00020715229,0.000027827797,0.00008014006,0.0010094807,0.0008728919,0.00019503038,0.9961446,0.0005210694],"about_ca_topic_score_codex":0.000013154348,"about_ca_topic_score_gemma":0.000001376682,"teacher_disagreement_score":0.95964444,"about_ca_system_score_codex":0.00020733186,"about_ca_system_score_gemma":0.000018699766,"threshold_uncertainty_score":0.9997703},"labels":[],"label_agreement":null},{"id":"W4405374849","doi":"10.3390/s24247963","title":"A 6.7 μW Low-Noise, Compact PLL with an Input MEMS-Based Reference Oscillator Featuring a High-Resolution Dead/Blind Zone-Free PFD","year":2024,"lang":"en","type":"article","venue":"Sensors","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Phase-locked loop; Phase noise; dBc; CMOS; Phase frequency detector; Linearity; Voltage-controlled oscillator; Electronic engineering; Digitally controlled oscillator; Frequency synthesizer; Materials science; Electrical engineering; Voltage; Engineering; Capacitor; Variable-frequency oscillator; Charge pump","score_opus":0.018451072675265846,"score_gpt":0.24799838198302157,"score_spread":0.22954730930775571,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405374849","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9884299,0.0005260125,0.006494804,0.00015248074,0.00036001406,0.00023620688,0.00007378951,0.002679143,0.001047638],"genre_scores_gemma":[0.991472,0.000060458333,0.007918896,0.000020724807,0.00008773702,0.000014433885,0.00003647669,0.00006710861,0.00032217408],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99868256,0.000018008925,0.00021162153,0.0003734333,0.00027570414,0.00043866967],"domain_scores_gemma":[0.99911886,0.00006449695,0.000031886946,0.0006442993,0.000048739952,0.00009169595],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00008837118,0.0002992194,0.00024714245,0.00025704174,0.000102895,0.000100061814,0.0003200537,0.00016262138,0.00003141273],"category_scores_gemma":[0.000043512904,0.00024657062,0.000037072412,0.0005031483,0.00011072408,0.00024769656,0.000051146864,0.00042432713,0.00005391791],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040506065,0.00010374661,0.00092708203,0.00071339984,0.00026116704,0.00026391438,0.00039791517,0.9624254,0.017883532,0.0030914105,0.0023023302,0.011225046],"study_design_scores_gemma":[0.004490357,0.0012758878,0.008022126,0.0020893125,0.00021184118,0.00008291818,0.0009855244,0.7826275,0.15512039,0.0023456838,0.040301803,0.0024466428],"about_ca_topic_score_codex":0.00007129404,"about_ca_topic_score_gemma":0.00015486132,"teacher_disagreement_score":0.17979789,"about_ca_system_score_codex":0.00019175088,"about_ca_system_score_gemma":0.000037300164,"threshold_uncertainty_score":0.9999986},"labels":[],"label_agreement":null},{"id":"W4411551353","doi":"10.1109/tcsii.2025.3582500","title":"A Mutually Coupled High Speed Multi-Phase Clock Distribution Scheme for Improved Signal Integrity","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Scheme (mathematics); SIGNAL (programming language); Phase (matter); Computer science; Signal integrity; Clock signal; Electronic engineering; Physics; Telecommunications; Mathematics; Engineering","score_opus":0.023781748093654662,"score_gpt":0.28058629512772204,"score_spread":0.25680454703406735,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411551353","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043939058,0.0003500456,0.9480837,0.000060765808,0.0026044312,0.0015812959,0.0017147883,0.0016095982,0.00005632705],"genre_scores_gemma":[0.9962399,0.00007329347,0.0015760084,0.00003050976,0.00008263266,0.00073114585,0.00011766782,0.000054708526,0.00109412],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980288,0.000035068337,0.0006750526,0.00051562063,0.00019783885,0.0005476198],"domain_scores_gemma":[0.9988619,0.00017167898,0.00010230054,0.00056376524,0.00020744227,0.00009288603],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00020036756,0.00042502792,0.00053415954,0.00019676515,0.00047039462,0.00009449248,0.0004097971,0.0003769323,0.000021635136],"category_scores_gemma":[0.000029952673,0.00043861844,0.00018889767,0.00039856444,0.00011035461,0.00029220848,0.00000574166,0.0006054667,0.000009003288],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003018591,0.0018413676,0.000008287532,0.0012271248,0.0010857476,0.000010644744,0.00040479848,0.1199405,0.79578656,0.0046023936,0.0031385664,0.07165218],"study_design_scores_gemma":[0.008675273,0.00049600494,0.000021327747,0.00070431526,0.00019411667,0.000012378164,0.00063395506,0.72761804,0.23305386,0.00023300816,0.02744951,0.0009082219],"about_ca_topic_score_codex":0.00012838251,"about_ca_topic_score_gemma":0.000024162568,"teacher_disagreement_score":0.95230085,"about_ca_system_score_codex":0.0003905322,"about_ca_system_score_gemma":0.00007428124,"threshold_uncertainty_score":0.9998066},"labels":[],"label_agreement":null},{"id":"W4411726616","doi":"10.1109/iscas56072.2025.11043282","title":"Analog Test Bus Structure for Wide-Bandwidth High-Frequency Measurements","year":2025,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Bandwidth (computing); Computer science; Electronic engineering; Telecommunications; Engineering","score_opus":0.013250579772397244,"score_gpt":0.24054380669814618,"score_spread":0.22729322692574894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411726616","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.102975205,0.002122571,0.8324659,0.00095728243,0.0031992288,0.001345176,0.00024589384,0.0046131704,0.05207556],"genre_scores_gemma":[0.9669293,0.000045138953,0.031638898,0.00014295775,0.000024599618,0.00004728427,0.000020572954,0.000015725556,0.0011355142],"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993098,0.0000024134363,0.0001772047,0.00016731377,0.000098087774,0.00024518988],"domain_scores_gemma":[0.9995667,0.00007778018,0.000017144312,0.0002632301,0.000055196208,0.000019959261],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004151243,0.0001535743,0.00015438575,0.000106570806,0.000070762115,0.000021321004,0.0002345341,0.00010040006,0.000079053825],"category_scores_gemma":[0.0002017245,0.00012810687,0.00003358564,0.00022564728,0.000033755376,0.00009882193,0.0000319575,0.000098594704,0.000004841943],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039091057,0.00019231926,0.26407856,0.0010826194,0.0010239828,0.000009722543,0.00008096106,0.019168777,0.21561426,0.105342835,0.13454257,0.2588243],"study_design_scores_gemma":[0.0028060481,0.00020688024,0.020634923,0.00018590684,0.0001510933,0.0000022458219,0.0001590117,0.0023101412,0.5035794,0.42657736,0.04237739,0.0010096406],"about_ca_topic_score_codex":0.00000896516,"about_ca_topic_score_gemma":0.000050637384,"teacher_disagreement_score":0.8639541,"about_ca_system_score_codex":0.000083034174,"about_ca_system_score_gemma":0.000012795616,"threshold_uncertainty_score":0.5224047},"labels":[],"label_agreement":null},{"id":"W4412836958","doi":"10.1109/ojcas.2025.3586748","title":"Sub-Threshold All-Digital DLL for Clock Generation of SAR ADC","year":2025,"lang":"en","type":"article","venue":"IEEE Open Journal of Circuits and Systems","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University; Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Successive approximation ADC; Computer science; Electrical engineering; Engineering; Capacitor","score_opus":0.06366100198707556,"score_gpt":0.29718583515651653,"score_spread":0.23352483316944098,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4412836958","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8972799,0.0065410975,0.089274764,0.000056384895,0.002694904,0.0005626863,0.000050417282,0.000030061572,0.003509738],"genre_scores_gemma":[0.99917454,0.00031346746,0.00010627643,0.000011767771,0.00011612969,0.0000062515105,0.0000021983485,0.000009332958,0.00026006543],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992509,0.0000058611276,0.0004600635,0.00007286204,0.00009891989,0.00011138921],"domain_scores_gemma":[0.999567,0.000031804444,0.00014425137,0.00010609759,0.00012371683,0.00002717149],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021666769,0.000089122084,0.00028233926,0.00009633871,0.00003547126,0.00014237905,0.00024271272,0.000064671316,0.0000010637289],"category_scores_gemma":[0.0000254074,0.000072032504,0.000042663232,0.00007248724,0.000022720902,0.00038155282,0.00002129148,0.00007963778,4.2163504e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010466983,0.00022305553,0.0067798123,0.0022191901,0.0019263499,0.000039114882,0.0009257687,0.14497903,0.4565768,0.03776715,0.09228084,0.25617823],"study_design_scores_gemma":[0.010619034,0.0020552392,0.0009483452,0.0039546685,0.00046000638,0.00048767644,0.0049343514,0.15169482,0.41455114,0.008296045,0.40052038,0.0014782968],"about_ca_topic_score_codex":0.0000020206146,"about_ca_topic_score_gemma":0.0000013042576,"teacher_disagreement_score":0.30823955,"about_ca_system_score_codex":0.000028021423,"about_ca_system_score_gemma":0.000021080661,"threshold_uncertainty_score":0.29374003},"labels":[],"label_agreement":null},{"id":"W4413178542","doi":"10.1109/isscs66034.2025.11105602","title":"Linearity Improvement in Vernier Delay Chain Based Time Difference Amplifiers for Fluorescence Spectroscopy","year":2025,"lang":"en","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Vernier scale; Linearity; Fluorescence; Materials science; Time-resolved spectroscopy; Amplifier; Spectroscopy; Optoelectronics; Computer science; Electronic engineering; Optics; Physics; CMOS; Engineering","score_opus":0.007589140643162608,"score_gpt":0.2460135864794815,"score_spread":0.2384244458363189,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413178542","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08831514,0.000075549724,0.9079595,0.0001586177,0.000260653,0.0005209367,0.00002096718,0.00059646444,0.0020921396],"genre_scores_gemma":[0.918941,0.00004861867,0.07810532,0.00021522494,0.000019109708,0.0002417902,0.000016266713,0.000017851926,0.0023948168],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99925774,0.0000037197033,0.00018110762,0.0001959685,0.00007248239,0.00028896256],"domain_scores_gemma":[0.99964494,0.00006593233,0.000013966561,0.00023753551,0.000017136987,0.000020519248],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008270977,0.00013784198,0.00015082155,0.00011488992,0.000036517868,0.000018078288,0.00021381037,0.000077796896,0.000045100027],"category_scores_gemma":[0.00005619634,0.0001243627,0.000032131793,0.00019383182,0.00004247876,0.000043383978,0.000047847592,0.00013586486,0.000009564636],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016313854,0.0002864628,0.0096247,0.0005271214,0.000099841396,0.000008020938,0.000076698634,0.02165886,0.7718581,0.019699574,0.006232777,0.16976473],"study_design_scores_gemma":[0.0008756222,0.00011024128,0.0011999455,0.000070657276,0.000008444874,8.7327486e-8,0.000047064346,0.55430406,0.4339371,0.0061343876,0.0030593623,0.00025300795],"about_ca_topic_score_codex":0.000013467905,"about_ca_topic_score_gemma":0.000020375073,"teacher_disagreement_score":0.83062583,"about_ca_system_score_codex":0.00015011005,"about_ca_system_score_gemma":0.00001936397,"threshold_uncertainty_score":0.5071364},"labels":[],"label_agreement":null},{"id":"W4415178824","doi":"10.1109/jmw.2025.3614209","title":"Temperature-Compensated Multi-Level CMOS Modulators Operating From 10 K to 300 K for Cryogenic Interconnects","year":2025,"lang":"en","type":"article","venue":"IEEE Journal of Microwaves","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"Defense Advanced Research Projects Agency","keywords":"CMOS; Transceiver; Modulation (music); Chip; Gigabit; Interconnection; Optical fiber; Transmitter; Amplitude modulation","score_opus":0.028430758290837747,"score_gpt":0.2825399008347819,"score_spread":0.2541091425439442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415178824","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.928636,0.0013641516,0.0678695,0.00014374508,0.0015622716,0.0002053589,0.00005553747,0.0001056941,0.000057733814],"genre_scores_gemma":[0.9003845,0.00007265298,0.09859176,0.00015777613,0.0001411104,0.000008853699,0.0000036274391,0.000028084734,0.00061168114],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99900246,0.00001470365,0.00050129695,0.00014966613,0.00008744976,0.000244412],"domain_scores_gemma":[0.99939674,0.00012111314,0.00008599761,0.00017898373,0.00016268369,0.00005447002],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012630931,0.00020401643,0.0003392289,0.00023245318,0.00007864921,0.000066304514,0.00037405157,0.00012936455,0.000029404851],"category_scores_gemma":[0.0001879585,0.0001755611,0.000119125834,0.00018346247,0.000028383802,0.00017392133,0.000045404995,0.000267678,0.000010481292],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032031967,0.0000287384,0.0000822376,0.000032758773,0.0002364296,0.0000069854686,0.0001849381,0.022207096,0.960133,0.000019988078,0.007913903,0.009121862],"study_design_scores_gemma":[0.0011062723,0.00010428167,0.0005423072,0.0004033827,0.000044372682,0.000010912166,0.0004578011,0.0037307169,0.9872197,0.0004245793,0.005730141,0.00022551858],"about_ca_topic_score_codex":0.0000032003377,"about_ca_topic_score_gemma":0.000016585216,"teacher_disagreement_score":0.030722255,"about_ca_system_score_codex":0.00010518834,"about_ca_system_score_gemma":0.000032283646,"threshold_uncertainty_score":0.7159174},"labels":[],"label_agreement":null},{"id":"W4416965780","doi":"10.1109/access.2025.3639098","title":"A 8.9 to 10-GHz −97.86-dBc Reference Spur Pulser-Free Continuous Charge Pump Sub-Sampling PLL With Fine-Tunable Dead-Zone Generator in 65-nm CMOS Process","year":2025,"lang":"en","type":"article","venue":"IEEE Access","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nexen (Canada)","funders":"Kwangwoon University","keywords":"Spur; Phase-locked loop; Jitter; Charge pump; CMOS; Generator (circuit theory); Electrical impedance; Phase frequency detector; Voltage","score_opus":0.030381572397682605,"score_gpt":0.2957172110035921,"score_spread":0.2653356386059095,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416965780","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94549567,0.0005317267,0.0486271,0.00022225673,0.0004491721,0.00076116173,0.00005279694,0.00091259356,0.0029475538],"genre_scores_gemma":[0.9936062,0.00012342856,0.0030482963,0.00019336186,0.00009608552,0.0006584515,0.000019598483,0.00006537605,0.0021892178],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99789315,0.000015359574,0.00047091287,0.000580293,0.0002829347,0.00075734645],"domain_scores_gemma":[0.9987899,0.00006997931,0.00007909799,0.00080531894,0.00016562451,0.000090044035],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016091118,0.0004100762,0.00051369495,0.00038637413,0.00012385265,0.00019684235,0.0014802176,0.00020242343,0.000091994734],"category_scores_gemma":[0.0001608357,0.00037102328,0.00003441639,0.0012476961,0.000059159793,0.0006505273,0.00027141228,0.00041500916,0.00007242837],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013895887,0.0012844347,0.11957733,0.005830728,0.001000509,0.0006085325,0.0013805486,0.48382944,0.16515623,0.0042752726,0.025715588,0.18995178],"study_design_scores_gemma":[0.003038043,0.0002591754,0.0023404192,0.0012786224,0.00007756925,0.000010576022,0.0002924761,0.009506326,0.9478556,0.0030454714,0.030715339,0.0015803972],"about_ca_topic_score_codex":0.000084877385,"about_ca_topic_score_gemma":0.0007115035,"teacher_disagreement_score":0.78269935,"about_ca_system_score_codex":0.00015527151,"about_ca_system_score_gemma":0.00007403831,"threshold_uncertainty_score":0.9998742},"labels":[],"label_agreement":null},{"id":"W4417404009","doi":"10.1109/impact67645.2025.11281706","title":"Advanced Flat Cable Innovations for Scalable and Flexible System Architectures","year":2025,"lang":"","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"MD Precision (Canada)","funders":"","keywords":"Flexibility (engineering); Scalability; PCI Express; Interconnection; Cable harness; SIGNAL (programming language); Channel (broadcasting); Equalization (audio)","score_opus":0.010511671329491004,"score_gpt":0.2642840596441624,"score_spread":0.2537723883146714,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4417404009","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021968007,0.005883948,0.90438104,0.0006265702,0.0013782042,0.00141358,0.00007685628,0.0019207272,0.062351096],"genre_scores_gemma":[0.83025676,0.00031014747,0.13462777,0.00010203213,0.00004600925,0.00044651888,0.00001387,0.00004163673,0.034155253],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983636,0.000008136989,0.00050982693,0.0004419911,0.00010604604,0.0005703827],"domain_scores_gemma":[0.9990981,0.00020089593,0.000061374056,0.0004654998,0.00013245924,0.00004165256],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00014104616,0.00033744014,0.00041076177,0.00044505275,0.0004236079,0.00009996991,0.00025683484,0.00021392142,0.000041024716],"category_scores_gemma":[0.00014339604,0.00032146365,0.000055552595,0.0009833049,0.00013800696,0.00015516812,0.00021577405,0.00024326376,0.0000074610216],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007883598,0.000037149523,0.00056812447,0.004275368,0.00034318137,0.0000016019151,0.000094065144,0.16610508,0.009752304,0.6030583,0.0061990153,0.20948702],"study_design_scores_gemma":[0.0036306705,0.00031830737,0.0002895964,0.0019963966,0.00022768379,0.000012254681,0.0049154325,0.37534216,0.26576233,0.057575915,0.28870443,0.0012248326],"about_ca_topic_score_codex":0.000023445724,"about_ca_topic_score_gemma":0.000016190506,"teacher_disagreement_score":0.80828875,"about_ca_system_score_codex":0.00017846386,"about_ca_system_score_gemma":0.000052879666,"threshold_uncertainty_score":0.99992377},"labels":[],"label_agreement":null},{"id":"W640367897","doi":"10.3384/diss.diva-110398","title":"Analysis and Design of DLL-Based Frequency Synthesizers for Ultra-Wideband Communication","year":2015,"lang":"en","type":"book","venue":"Linköping University Electronic Press eBooks","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Engineering Link (Canada)","funders":"","keywords":"Electronic engineering; Wideband; Jitter; Sideband; Computer science; Wireless; Frequency synthesizer; Direct digital synthesizer; Phase noise; Phase-locked loop; Frequency offset; Bandwidth (computing); Ultra-wideband; Electrical engineering; Engineering; Channel (broadcasting); Telecommunications; Radio frequency; Orthogonal frequency-division multiplexing","score_opus":0.021228167295118713,"score_gpt":0.2123965838204636,"score_spread":0.1911684165253449,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W640367897","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00008000329,0.0046310923,0.8896734,0.000009552378,0.000036266414,0.0008369653,0.00011124852,0.00055268867,0.104068756],"genre_scores_gemma":[0.39047134,0.013684098,0.07743229,0.00007558708,0.00013080536,0.00009709074,0.0011028559,0.00044767995,0.51655823],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99904746,0.0000475613,0.00020400617,0.00024749036,0.00013272301,0.00032076877],"domain_scores_gemma":[0.99875426,0.0003829448,0.00017688586,0.00052911637,0.00011126457,0.00004552381],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000229438,0.00025483282,0.00047828685,0.00035042048,0.00009986948,0.000014302305,0.00050262344,0.0003705446,0.0000018035124],"category_scores_gemma":[0.000043160217,0.00030219482,0.00012195984,0.000053539636,0.00019788013,0.00006917708,0.000045712404,0.00040298727,1.9876555e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012118921,0.00018159374,0.0001932457,0.005414357,0.029373867,0.000032318047,0.002428636,0.4556603,0.011926592,0.39553317,0.012616152,0.08542785],"study_design_scores_gemma":[0.007775018,0.0016632453,0.000013708683,0.0024908362,0.022427678,0.000007934699,0.0005409806,0.16965151,0.096009634,0.16122624,0.5331004,0.0050927713],"about_ca_topic_score_codex":0.000035100187,"about_ca_topic_score_gemma":0.000037584086,"teacher_disagreement_score":0.81224114,"about_ca_system_score_codex":0.00053022464,"about_ca_system_score_gemma":0.00023974705,"threshold_uncertainty_score":0.999943},"labels":[],"label_agreement":null},{"id":"W6889399416","doi":"10.25549/whit-c170-42485","title":"Intersection of Ramona Street and Valley Boulevard, El Monte, CA, 1934","year":2021,"lang":"en","type":"dataset","venue":"University of Southern California Digital Library","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Intersection (aeronautics); Sign (mathematics); Quarter (Canadian coin); Mount; Envelope (radar)","score_opus":0.004551005735487657,"score_gpt":0.15581593374778327,"score_spread":0.1512649280122956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6889399416","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0110712005,0.0004228885,0.00021975045,0.0000107803635,0.000059847287,0.00007785171,0.9872757,0.0001477307,0.0007142127],"genre_scores_gemma":[0.014441494,0.0008222748,0.0003229642,0.000008218433,0.00003027786,2.777214e-7,0.98407984,0.00003187113,0.00026275776],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993433,0.000008356774,0.00017454328,0.00019654367,0.00013481133,0.00014249241],"domain_scores_gemma":[0.9995237,0.000032198324,0.000103877166,0.00027143306,0.000019865267,0.000048947448],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000015137225,0.00020639336,0.00031626562,0.0001554061,0.000034174955,0.000025284051,0.0002813897,0.00023153017,0.00032541066],"category_scores_gemma":[0.000014157223,0.00022791496,0.0000978999,0.000119104734,0.00019693292,0.00024609262,0.0003771535,0.00022627352,0.00013442386],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004506541,0.000058038317,0.0009972515,0.0005005041,0.00020900146,0.000051752086,0.00003068339,0.0002595876,0.00001060162,0.000004269566,0.9945579,0.003275337],"study_design_scores_gemma":[0.00025896906,0.000039072434,0.000010737383,0.00021686658,0.000050716935,0.0000031699064,0.003703509,0.00017234591,0.00008913955,0.00026757503,0.9949589,0.00022904105],"about_ca_topic_score_codex":0.000051222276,"about_ca_topic_score_gemma":0.000020386758,"teacher_disagreement_score":0.0036728256,"about_ca_system_score_codex":0.000025988422,"about_ca_system_score_gemma":0.000026383274,"threshold_uncertainty_score":0.9294102},"labels":[],"label_agreement":null},{"id":"W6931607648","doi":"10.5281/zenodo.5242546","title":"Antennoseius (Vitzthumia) perseus Beaulieu & Déchêne & Walter 2008, sp. nov.","year":2008,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Agriculture and Agri-Food Canada","funders":"","keywords":"Seta; Shield; Dorsum; Femur; Cuticle (hair)","score_opus":0.03610163850707371,"score_gpt":0.22883332648793253,"score_spread":0.19273168798085882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6931607648","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.51779,0.0020811283,0.057876088,0.0013827122,0.0011166427,0.0013220075,0.00052042474,0.019872421,0.39803854],"genre_scores_gemma":[0.9936517,0.0012264292,0.0013244187,0.00011738918,0.00015102632,8.7946596e-8,0.0003881374,0.0013508135,0.0017899815],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9986835,0.000042734842,0.00022933233,0.00030608923,0.00027927957,0.00045902943],"domain_scores_gemma":[0.9991717,0.00001265584,0.00004111575,0.0004762417,0.00019478344,0.000103506485],"candidate_categories":["sts","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0001485449,0.00018565923,0.00016424904,0.00020942846,0.0018510203,0.000117533295,0.000817597,0.000083599785,0.004374947],"category_scores_gemma":[0.00017413052,0.00019152834,0.00004948026,0.00046918754,0.00022868965,0.00027796952,0.00079682865,0.00033078875,0.005813117],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000076744385,0.00026634175,0.000061312574,0.00016165191,0.00018704204,0.00028270364,0.0031205427,0.002695183,0.04250801,0.0025703774,0.7260584,0.22201167],"study_design_scores_gemma":[0.00038178772,0.00010626526,0.00033612628,0.00001934699,0.000007673469,0.00024424482,0.00028752215,0.0012482348,0.0027378707,0.000119259224,0.99426407,0.0002475965],"about_ca_topic_score_codex":0.0000034234004,"about_ca_topic_score_gemma":1.3449142e-7,"teacher_disagreement_score":0.47586167,"about_ca_system_score_codex":0.00012639888,"about_ca_system_score_gemma":0.0000016370275,"threshold_uncertainty_score":0.9994484},"labels":[],"label_agreement":null},{"id":"W6958607079","doi":"10.6084/m9.figshare.9992276.v1","title":"Scholarship and Publishing. 10 practical tips for new writers.","year":2019,"lang":"en","type":"other","venue":"Figshare","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Scholarship; Session (web analytics); Key (lock)","score_opus":0.08835640600101641,"score_gpt":0.3068958512006492,"score_spread":0.2185394451996328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6958607079","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[5.159261e-7,0.009812225,0.00045354638,0.00045196066,0.00042551357,0.0011180075,0.2306971,0.003461329,0.7535798],"genre_scores_gemma":[0.000029684754,0.000102124526,0.0115064215,0.00012166503,0.0006094599,0.00019877376,0.043131087,0.00055870734,0.9437421],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99934036,0.0000037507996,0.00009936903,0.00022187555,0.00010663924,0.00022802813],"domain_scores_gemma":[0.999527,0.00010566162,0.000052006468,0.00023804247,0.000020815567,0.000056470726],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0000227812,0.00020167716,0.00019033432,0.00011979155,0.000017826687,0.00026561177,0.00022230207,0.0005046385,0.08772272],"category_scores_gemma":[0.0018550246,0.00019442756,0.000036113208,0.000064403735,0.0000048964143,0.000411476,0.00011861505,0.0003816551,0.0015261517],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021248463,0.0000029388432,0.000002637385,0.00051386614,0.000034928667,0.000002474146,0.0000037914879,0.0000019484596,0.000001427386,0.00007061146,0.9797784,0.019584863],"study_design_scores_gemma":[0.0002230222,0.00002157479,0.000009562472,0.0014217726,0.000009724669,0.000005561855,0.000008552147,0.00010186147,0.000032552503,0.00021744927,0.997716,0.00023233899],"about_ca_topic_score_codex":9.1956343e-7,"about_ca_topic_score_gemma":0.000005885012,"teacher_disagreement_score":0.19016227,"about_ca_system_score_codex":0.000028117605,"about_ca_system_score_gemma":0.000027726268,"threshold_uncertainty_score":0.99925125},"labels":[],"label_agreement":null},{"id":"W6991583167","doi":"","title":"High-resolution time measurement and calibration for on-chip test systems","year":2004,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Calibration; Test (biology); Test method; Electronic circuit; Bandwidth (computing); Key (lock)","score_opus":0.01844844568781251,"score_gpt":0.21853797470745773,"score_spread":0.20008952901964522,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6991583167","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9200667,0.0050753355,0.00032954445,0.000071183844,0.011639678,0.0087257195,0.009740588,0.008168186,0.036183022],"genre_scores_gemma":[0.99358577,0.00038276167,0.0016320703,0.000041466512,0.00009097028,0.00076138263,0.0014847523,0.00023701545,0.0017837929],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99744934,0.0000392968,0.0006632164,0.00066390977,0.00064649794,0.0005377204],"domain_scores_gemma":[0.9987854,0.00013786262,0.0002344262,0.0004669328,0.00022660436,0.00014878664],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000431694,0.00066511903,0.0005735838,0.00033064262,0.00059902476,0.00009720783,0.0003106742,0.0007423755,0.000018471295],"category_scores_gemma":[0.00075797987,0.00069100474,0.000120511,0.00023038004,0.000038342223,0.0004744608,0.000038368325,0.00068037456,0.00006539383],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004935892,0.00060503196,0.000015598067,0.007067196,0.0010829334,0.000037733982,0.00002166108,0.08486013,0.3382907,0.376489,0.00029729036,0.19073914],"study_design_scores_gemma":[0.00821803,0.0027160316,0.00053426286,0.009452978,0.0012046129,0.00004765918,0.00075985864,0.023021983,0.6746512,0.13216309,0.14036052,0.006869781],"about_ca_topic_score_codex":0.000049461098,"about_ca_topic_score_gemma":0.00009473139,"teacher_disagreement_score":0.33636048,"about_ca_system_score_codex":0.0012948913,"about_ca_system_score_gemma":0.000029949424,"threshold_uncertainty_score":0.9995541},"labels":[],"label_agreement":null},{"id":"W6999734194","doi":"","title":"Design and modeling of a CMOS VCO using wave digital filters / by WeiBo Li.","year":2007,"lang":"en","type":"dissertation","venue":"Knowledge Commons (Lakehead University)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Lakehead University","keywords":"Voltage-controlled oscillator; CMOS; Digital filter; Filter (signal processing); Signal processing; Phase noise","score_opus":0.044508324271016586,"score_gpt":0.2586421372748071,"score_spread":0.21413381300379053,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6999734194","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49808216,0.0035074116,0.44843373,0.000003441237,0.0005058628,0.00040376355,0.00011823005,0.00054609537,0.0483993],"genre_scores_gemma":[0.99416757,0.00004479082,0.0014916154,2.7283656e-7,0.000019590132,0.000001071367,0.00025809032,0.000064074906,0.0039529554],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99901754,0.000017815268,0.0002509838,0.0002778273,0.00011624802,0.00031959265],"domain_scores_gemma":[0.9993466,0.00010024028,0.00008483254,0.0002830679,0.00011050173,0.00007476451],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000059280384,0.00034478106,0.00040500975,0.0006621028,0.00013249347,0.00003254734,0.00029463382,0.00038265332,0.000008468235],"category_scores_gemma":[0.000022709426,0.0004180523,0.00008113671,0.0004904015,0.00009055537,0.00032250048,0.00009575987,0.00039128854,0.0000035626601],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015074766,0.0014549807,0.003212646,0.0069600255,0.0035116083,0.00064831343,0.0155548975,0.3844514,0.031214345,0.009414534,0.009312669,0.5327571],"study_design_scores_gemma":[0.0021490324,0.00036175296,0.00007785144,0.0021890365,0.00059456914,0.000023663164,0.0070856884,0.92407286,0.014738449,0.00095533894,0.045320787,0.002430984],"about_ca_topic_score_codex":0.0000062762438,"about_ca_topic_score_gemma":0.0007272439,"teacher_disagreement_score":0.5396215,"about_ca_system_score_codex":0.00022272045,"about_ca_system_score_gemma":0.000045166613,"threshold_uncertainty_score":0.99982715},"labels":[],"label_agreement":null},{"id":"W7018042235","doi":"","title":"A coherent subsampling test system arrangement with amplitude and phase noise measuring capabilities","year":2017,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Amplitude; Bandwidth (computing); SIGNAL (programming language); Phase (matter); Amplitude modulation; Noise (video); Measure (data warehouse); Sampling (signal processing); Frequency modulation","score_opus":0.024018724025988467,"score_gpt":0.2465842999098563,"score_spread":0.22256557588386783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7018042235","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9591735,0.0013671421,0.000012599171,0.0000032252929,0.0009620069,0.0012100555,0.0011922319,0.001991232,0.034088023],"genre_scores_gemma":[0.9954499,0.00047981663,0.0014692541,0.000009813835,0.000048685677,0.00066968,0.0003321237,0.0002565274,0.0012842224],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9968635,0.000040898078,0.00072437566,0.00091901195,0.0006576868,0.00079454255],"domain_scores_gemma":[0.99778175,0.0002133519,0.00038352844,0.0011287641,0.00023352755,0.00025909115],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040232463,0.0009703248,0.00091302226,0.000320497,0.0012347648,0.00023130713,0.0006980545,0.00049255654,0.000032234653],"category_scores_gemma":[0.0005153172,0.0009114798,0.00013516108,0.00015244656,0.0001263932,0.000648435,0.000102387436,0.0011158625,0.000029104307],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00083554327,0.0009844684,0.0011655119,0.02810575,0.0026764432,0.0004486983,0.00020328499,0.0023805988,0.19521278,0.051248707,0.000018338704,0.71671987],"study_design_scores_gemma":[0.018445283,0.0026108301,0.0034001414,0.033632617,0.003094536,0.00033220634,0.025566211,0.0017440135,0.7375812,0.013825542,0.14691277,0.012854678],"about_ca_topic_score_codex":0.000080194244,"about_ca_topic_score_gemma":0.00056013715,"teacher_disagreement_score":0.7038652,"about_ca_system_score_codex":0.00094498234,"about_ca_system_score_gemma":0.000025552503,"threshold_uncertainty_score":0.99933356},"labels":[],"label_agreement":null},{"id":"W7024681469","doi":"","title":"Shikun &amp;amp; Binui Schedules Fourth Quarter and Full Year 2015 Results Release for Tuesday, March 29, 2016 - Today's Market News (MARKCOMM) News","year":2016,"lang":"en","type":"other","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Quarter (Canadian coin); Trend analysis; Schedule; Period (music)","score_opus":0.018789803527812614,"score_gpt":0.27444421404952113,"score_spread":0.2556544105217085,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7024681469","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00013515711,0.0043516485,0.11734294,0.002619635,0.0018060673,0.001939835,0.002390084,0.003534188,0.8658804],"genre_scores_gemma":[0.000084989646,0.008870638,0.13197257,0.000091474416,0.0006786716,0.00018262649,0.00020371351,0.00061675004,0.85729855],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99757266,0.00004808999,0.00057783455,0.00074234337,0.0002795513,0.000779491],"domain_scores_gemma":[0.9980298,0.00025509685,0.0001810582,0.0013026125,0.000051004572,0.00018042441],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0002520829,0.00072396,0.0006799959,0.00047427896,0.00007324293,0.000087738365,0.0005712351,0.0007367878,0.0043665906],"category_scores_gemma":[0.00020324632,0.0005360536,0.00015427175,0.00012713997,0.00020222939,0.00017466876,0.000245919,0.00039590723,0.0012022362],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022874605,0.000027886386,0.00004189839,0.00022877697,0.00016774015,0.0000030386047,0.000019075493,0.0000050068097,0.00008352336,0.00049026986,0.96627903,0.032425012],"study_design_scores_gemma":[0.0017637722,0.00007874323,0.000016196369,0.00047337022,0.000050910767,0.0000051835295,0.00013415793,0.000090988295,0.000029490056,0.0020770358,0.99447584,0.00080431986],"about_ca_topic_score_codex":0.00014248864,"about_ca_topic_score_gemma":0.0026621497,"teacher_disagreement_score":0.031620692,"about_ca_system_score_codex":0.00010599606,"about_ca_system_score_gemma":0.000042724027,"threshold_uncertainty_score":0.9997091},"labels":[],"label_agreement":null},{"id":"W7027895056","doi":"","title":"The design of low-voltage high-frequency CMOS LC-based oscillators /","year":2001,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; National Research Council Canada; Bibliothèque et Archives nationales du Québec","funders":"","keywords":"CMOS; Circuit design; Integrated circuit; Digital electronics; Integrated circuit design","score_opus":0.012358657441022535,"score_gpt":0.22089608810700828,"score_spread":0.20853743066598573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7027895056","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90160817,0.0036140326,0.00044514888,0.000023202496,0.008953786,0.0032022956,0.0022123745,0.0046930425,0.07524794],"genre_scores_gemma":[0.9886359,0.0023043803,0.0039941473,0.000057856425,0.000046164234,0.00033478203,0.00043612477,0.00034726915,0.003843401],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9963377,0.00011906563,0.0011059064,0.0007149572,0.0008041551,0.00091819244],"domain_scores_gemma":[0.99727607,0.0004781633,0.0004684359,0.0013108222,0.00028345734,0.00018307751],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00060644065,0.00092720456,0.00079774257,0.0003991675,0.00090267294,0.00006343908,0.0014058225,0.00097549806,0.00013669481],"category_scores_gemma":[0.0009272025,0.0007933351,0.00028639418,0.0008829557,0.00016564319,0.00042313398,0.00008195138,0.0014955652,0.00010978753],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003876091,0.00034364988,0.000115158036,0.0023905188,0.0011421797,0.0001983391,0.000012267315,0.04351827,0.24813117,0.19553588,0.00012097465,0.50810397],"study_design_scores_gemma":[0.0019816835,0.00039678323,0.00029148944,0.0017047846,0.00037101112,0.00001285538,0.0005230051,0.0012691705,0.79358035,0.13634102,0.060656548,0.0028712694],"about_ca_topic_score_codex":0.00005164621,"about_ca_topic_score_gemma":0.000110841895,"teacher_disagreement_score":0.5454492,"about_ca_system_score_codex":0.00062418525,"about_ca_system_score_gemma":0.00005950176,"threshold_uncertainty_score":0.99945176},"labels":[],"label_agreement":null},{"id":"W7029779788","doi":"","title":"Land use in Intermountain Conservation District, interactions between forestry and agriculture","year":2000,"lang":"en","type":"other","venue":"Library and Archives Canada (Government of Canada)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Agriculture; Land use; Sustainability; Watershed; Land management; Land-use planning; Land use, land-use change and forestry; Local government","score_opus":0.0041362438463478,"score_gpt":0.15116613382528146,"score_spread":0.14702988997893365,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7029779788","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07131609,0.0011164778,0.0002825979,0.0007032109,0.0002638434,0.00035168193,0.0022717395,0.0001437464,0.9235506],"genre_scores_gemma":[0.86116606,0.002326466,0.0011241301,0.00019821603,0.000096091564,0.000021990232,0.00017023168,0.00012302061,0.1347738],"study_design_codex":"observational","study_design_gemma":"not_applicable","domain_scores_codex":[0.99930394,0.0000096942695,0.00015878219,0.00013113847,0.0002580211,0.00013843554],"domain_scores_gemma":[0.9997001,0.00009309793,0.000056249468,0.00009835137,8.397737e-8,0.00005210015],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000016463272,0.0001642942,0.00019276964,0.000038950257,0.000026043637,0.000016198957,0.00009264492,0.000049868846,0.000030769792],"category_scores_gemma":[0.0000014068601,0.000146878,0.0000090521235,0.000053995176,0.000043415177,0.00017635785,0.000052839434,0.00018156965,1.282019e-9],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000722381,0.000024518742,0.78418237,0.00081992237,0.00031395897,0.00012764287,0.00004674781,0.00029487928,0.0008836734,0.006270319,0.1687543,0.038209442],"study_design_scores_gemma":[0.00033824754,0.000025427147,0.17099832,0.00067519955,0.000028522041,0.0000056827016,0.0005174732,0.0007216234,0.0024453087,0.00046021715,0.8233715,0.000412435],"about_ca_topic_score_codex":0.003608559,"about_ca_topic_score_gemma":0.12176924,"teacher_disagreement_score":0.78984994,"about_ca_system_score_codex":0.0000066476114,"about_ca_system_score_gemma":0.0000663784,"threshold_uncertainty_score":0.8942562},"labels":[],"label_agreement":null},{"id":"W7083875087","doi":"","title":"News Espresso: Indonesia earthquake, Kavanaugh probe, North American trade pact","year":2018,"lang":"en","type":"other","venue":"Internet Archive (Internet Archive)","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Supreme court; Death toll; Nomination; Charter; Midnight; Free trade","score_opus":0.010983185190226775,"score_gpt":0.23012840106335966,"score_spread":0.21914521587313288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7083875087","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0104926685,0.00052628166,0.07043419,0.000092217015,0.0017225696,0.0014658704,0.0011696587,0.0046835532,0.909413],"genre_scores_gemma":[0.13812111,0.0014656286,0.01357952,0.00023050008,0.0012843453,0.00033720236,0.0009595772,0.0018014888,0.8422206],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9960685,0.0001420368,0.0008369028,0.0011949299,0.0005038781,0.001253803],"domain_scores_gemma":[0.9977694,0.00018532907,0.0004588694,0.0012639682,0.000016397029,0.00030601316],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["metaepi_narrow","insufficient_payload"],"category_scores_codex":[0.0000694194,0.0013366548,0.0012487358,0.0010074436,0.000037841182,0.00013819996,0.0020019934,0.00022264117,0.0022129782],"category_scores_gemma":[0.000049687384,0.0012352924,0.000417294,0.00032979465,0.0013511911,0.00014412453,0.00074167625,0.001215201,0.0021953522],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001005676,0.000106877036,0.0072706765,0.00023137098,0.0008350186,0.00013075378,0.0007871227,0.000072006296,0.000091434296,0.00037206625,0.97475874,0.015243337],"study_design_scores_gemma":[0.00060013327,0.00055924,0.007043651,0.0007528519,0.00010331331,0.000044848617,0.00008542144,0.001772679,0.00061268156,0.0006017794,0.9864604,0.0013629884],"about_ca_topic_score_codex":0.0030503918,"about_ca_topic_score_gemma":0.048937704,"teacher_disagreement_score":0.12762845,"about_ca_system_score_codex":0.0000833398,"about_ca_system_score_gemma":0.000037276597,"threshold_uncertainty_score":0.9999385},"labels":[],"label_agreement":null},{"id":"W7116972952","doi":"10.1109/jssc.2025.3642231","title":"Modern Wireline Transceivers","year":2025,"lang":"","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Wireline; Transceiver; Network topology; Bandwidth (computing); Electronic circuit; Clock recovery; Context (archaeology); Modulation (music); Signal processing; Wireless","score_opus":0.015931489253423574,"score_gpt":0.27680406181894895,"score_spread":0.2608725725655254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7116972952","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25807527,0.018955901,0.70335495,0.0009964012,0.011804573,0.00041797475,0.00020847743,0.00028221417,0.0059042424],"genre_scores_gemma":[0.9766894,0.020556474,0.0004382315,0.00017586107,0.00027782994,0.0000037912232,0.000001391938,0.00006541901,0.001791631],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9965117,0.00005148443,0.0017392401,0.000323456,0.00055213395,0.00082199083],"domain_scores_gemma":[0.9982069,0.000147213,0.00053383084,0.00044536073,0.00047608744,0.00019061189],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00046093942,0.000555233,0.0009879995,0.0008461036,0.00018503542,0.00007674637,0.0009913666,0.0003182081,0.000073652765],"category_scores_gemma":[0.00010354636,0.0005596437,0.00043699407,0.00073496415,0.00027911324,0.0007266752,0.0000306929,0.0013488093,0.000030346195],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009102027,0.00024922486,0.00021813775,0.0005914272,0.0014127567,0.00044029794,0.0016214115,0.4499738,0.08897516,0.000242216,0.0048994957,0.45128506],"study_design_scores_gemma":[0.01647519,0.0019686634,0.0015841022,0.009811884,0.0024607268,0.00072757684,0.003919405,0.10723276,0.63623554,0.13144937,0.08460152,0.0035332583],"about_ca_topic_score_codex":0.0000032917699,"about_ca_topic_score_gemma":0.0000053090703,"teacher_disagreement_score":0.7186141,"about_ca_system_score_codex":0.00044892723,"about_ca_system_score_gemma":0.00026857445,"threshold_uncertainty_score":0.9996855},"labels":[],"label_agreement":null},{"id":"W7124187219","doi":"10.37665/lervull59598","title":"Reliable Serial Backplane Data Transmission at 10 Gb/s","year":2002,"lang":"","type":"article","venue":"Specialized and Legacy Electronics Manufacturing Conferences","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Forming Technologies (Canada)","funders":"","keywords":"Backplane; Channel (broadcasting); Equalization (audio); Data transmission; Transmission (telecommunications); Intersymbol interference","score_opus":0.037941004335341276,"score_gpt":0.25395274656378153,"score_spread":0.21601174222844025,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7124187219","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55372983,0.18487331,0.009346435,0.0047012283,0.0076276055,0.0032385676,0.000742238,0.0036287128,0.2321121],"genre_scores_gemma":[0.8277827,0.15008387,0.0024112866,0.000049612754,0.0011060889,0.000021267877,0.00034300104,0.00010251803,0.018099632],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99571484,0.000067707784,0.0008548552,0.0012974499,0.00052296807,0.0015421902],"domain_scores_gemma":[0.9980999,0.00013107643,0.00023646717,0.0012488283,0.000042936066,0.00024077154],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0003039118,0.00086522114,0.0009067129,0.00022536571,0.00077577244,0.0006761034,0.0014640371,0.00052921876,0.019131465],"category_scores_gemma":[0.000038071397,0.0008120901,0.0001018207,0.0001836975,0.00034233645,0.0013051485,0.00070834253,0.00096447684,0.00026849197],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007598486,0.0002974999,0.00009522897,0.0008899632,0.0007716496,0.00009492093,0.0010098763,0.0012464662,0.0033912486,0.010737704,0.034780312,0.9459253],"study_design_scores_gemma":[0.0020206857,0.00037486156,0.00005112456,0.00021613322,0.00017547411,0.000034439272,0.0001946582,0.013114605,0.052924413,0.004348278,0.9255301,0.0010152524],"about_ca_topic_score_codex":0.000093926545,"about_ca_topic_score_gemma":0.00016063063,"teacher_disagreement_score":0.94491005,"about_ca_system_score_codex":0.00026095964,"about_ca_system_score_gemma":0.00010264902,"threshold_uncertainty_score":0.999433},"labels":[],"label_agreement":null},{"id":"W7124437836","doi":"10.52202/083084-0100","title":"PocketQube with Laser-Interrogated Corner Cube Reflectors (CCRs)","year":2025,"lang":"","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Corner reflector; Cube (algebra); Reflection (computer programming); Intersection (aeronautics)","score_opus":0.008706023983167237,"score_gpt":0.2535863127348128,"score_spread":0.24488028875164555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7124437836","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31641525,0.002344503,0.17999204,0.001867752,0.0042606588,0.0012403721,0.00005367851,0.006390807,0.48743495],"genre_scores_gemma":[0.9440214,0.0005402698,0.008180098,0.000297573,0.000043584827,0.000054209595,0.000014217278,0.00006397489,0.046784643],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9977883,0.000024594963,0.0005504041,0.00061472756,0.00023429558,0.00078769523],"domain_scores_gemma":[0.9987636,0.000088253386,0.00007933913,0.00086549984,0.00011815004,0.000085155654],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00009722881,0.0005860647,0.00051243627,0.00038332454,0.00018119965,0.00009626935,0.00058098545,0.00033704465,0.001347369],"category_scores_gemma":[0.00008181984,0.00046505223,0.00009926431,0.0012672035,0.0002709555,0.00029713707,0.00030590486,0.0006306819,0.00020897604],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021386314,0.0017732648,0.03924764,0.0029059038,0.0091736205,0.00075818656,0.0013960551,0.07977925,0.033594567,0.11044437,0.1823751,0.53641343],"study_design_scores_gemma":[0.005302901,0.0014304,0.001655911,0.0022753258,0.0006672906,0.000036599802,0.006180045,0.06061156,0.50354743,0.0075821383,0.40787923,0.002831147],"about_ca_topic_score_codex":0.0000459915,"about_ca_topic_score_gemma":0.00019287725,"teacher_disagreement_score":0.62760615,"about_ca_system_score_codex":0.00028370632,"about_ca_system_score_gemma":0.00007016018,"threshold_uncertainty_score":0.9997801},"labels":[],"label_agreement":null},{"id":"W7132888185","doi":"","title":"Broadband Analog Time-Interleaving for 200+ GBaud Fibreoptic Systems","year":2025,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Keysight Technologies; CMC Microsystems","keywords":"Multiplexer; Terabit; Broadband; CMOS; Bandwidth (computing); BiCMOS; Symbol rate; Scalability; Schematic","score_opus":0.01554069207938093,"score_gpt":0.31651813191907724,"score_spread":0.3009774398396963,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132888185","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22566369,0.109039724,0.41167864,0.0008815152,0.034685448,0.013319743,0.0007755984,0.005927906,0.19802773],"genre_scores_gemma":[0.26097053,0.0027214072,0.009106946,0.000027716853,0.0005399828,0.0010168734,0.0013870847,0.00026735582,0.7239621],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972232,0.000029645378,0.0007922822,0.00079293054,0.00027527308,0.0008866902],"domain_scores_gemma":[0.9980926,0.00045861216,0.00033688062,0.00080567476,0.00021497504,0.00009129032],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00018639708,0.0008513742,0.0010676356,0.0005369235,0.00031262037,0.0002242621,0.00071294967,0.00085999497,0.00026232973],"category_scores_gemma":[0.00038516213,0.0009319393,0.000295358,0.00051458937,0.000057943285,0.00020419153,0.00010523187,0.0006296077,0.00018604615],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018435161,0.00068330875,0.00062058214,0.09322232,0.00904862,0.000120827455,0.01925313,0.3789812,0.07951678,0.024872215,0.12028997,0.27154753],"study_design_scores_gemma":[0.0062343627,0.002835427,0.0002316563,0.033353403,0.0034315044,0.000044451026,0.057977162,0.6219796,0.048020173,0.0056269094,0.21233475,0.007930599],"about_ca_topic_score_codex":0.00010985573,"about_ca_topic_score_gemma":0.00003752429,"teacher_disagreement_score":0.5259344,"about_ca_system_score_codex":0.00037674082,"about_ca_system_score_gemma":0.00010867247,"threshold_uncertainty_score":0.9993131},"labels":[],"label_agreement":null},{"id":"W7132928205","doi":"","title":"A &apos;Phase Reset&apos; Scheme for an 8-11Gb/s Bang-Bang CDR in 65nm CMOS","year":2013,"lang":"en","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Process (computing); Scheme (mathematics); Phase (matter); Integrated circuit design; Phase-locked loop","score_opus":0.07600558910277247,"score_gpt":0.4405432334715375,"score_spread":0.364537644368765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132928205","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97635007,0.0029772685,0.003646492,0.00010670299,0.0014120655,0.0018677372,0.000079221114,0.0017052364,0.011855191],"genre_scores_gemma":[0.8167519,0.001322297,0.060527146,0.00012972768,0.0008241935,0.004738211,0.007219507,0.0008424521,0.10764456],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984569,0.000013928027,0.00036250497,0.00042567556,0.00018448805,0.0005565221],"domain_scores_gemma":[0.999067,0.00006918695,0.00010548498,0.00059508404,0.00008593505,0.000077303375],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00012358233,0.00043146926,0.00044223425,0.00033762946,0.00007720396,0.00006481829,0.0004672917,0.00053958583,0.00014888946],"category_scores_gemma":[0.00015804627,0.00044598008,0.00009005771,0.00028593105,0.000034704834,0.00028579845,0.00003512443,0.00052364595,0.000077322045],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014345817,0.0017792638,0.0005040812,0.009305218,0.0010623436,0.0001226838,0.036626942,0.014625602,0.28218344,0.015175639,0.24117155,0.39600867],"study_design_scores_gemma":[0.011227664,0.002231181,0.0006262417,0.0028158433,0.00027881406,0.000015009695,0.06626849,0.13447453,0.18800943,0.011760302,0.5764524,0.0058401464],"about_ca_topic_score_codex":0.00013513131,"about_ca_topic_score_gemma":0.00082402135,"teacher_disagreement_score":0.39016852,"about_ca_system_score_codex":0.00016125655,"about_ca_system_score_gemma":0.000035855566,"threshold_uncertainty_score":0.9997992},"labels":[],"label_agreement":null},{"id":"W7132944908","doi":"","title":"High-speed clock and data recovery circuits in CMOS technology","year":2003,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bibliographical Society of Canada","funders":"University of Toronto","keywords":"Jitter; Clock recovery; CMOS; Data recovery; Repeater (horology); Data transmission; Clock signal; Serial communication; Clock skew; Voltage-controlled oscillator","score_opus":0.029170665755386474,"score_gpt":0.32574620374105046,"score_spread":0.296575537985664,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132944908","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93792623,0.041384112,0.0032426731,0.0011917482,0.004322106,0.001490755,0.00016535091,0.001086827,0.009190204],"genre_scores_gemma":[0.88930005,0.060404684,0.012861827,0.00007013644,0.00015253737,0.00012550374,0.0021612407,0.000366637,0.034557395],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9970311,0.000034115717,0.00067470584,0.0012242653,0.00024191612,0.0007939266],"domain_scores_gemma":[0.99747044,0.0001325082,0.00025624025,0.0020126496,0.00006182607,0.00006633123],"candidate_categories":["metaepi_narrow","research_integrity"],"consensus_categories":[],"category_scores_codex":[0.0002252831,0.00072771305,0.0008817277,0.0010046421,0.00012591785,0.00006773324,0.0012118553,0.0015262121,0.0002155928],"category_scores_gemma":[0.00068625057,0.00085331086,0.000038375438,0.001219244,0.0001694563,0.00039291914,0.00041951376,0.0013961259,0.000082386265],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023568165,0.0006277768,0.009088985,0.004660726,0.0012325507,0.00045190085,0.0032808427,0.015124347,0.051838845,0.06990565,0.0074927993,0.83605987],"study_design_scores_gemma":[0.021677896,0.0033133035,0.0134574985,0.014648156,0.002061666,0.0005081528,0.14796753,0.034703806,0.19216025,0.20427832,0.34377605,0.021447377],"about_ca_topic_score_codex":0.00012775983,"about_ca_topic_score_gemma":0.0003363432,"teacher_disagreement_score":0.8146125,"about_ca_system_score_codex":0.00022059176,"about_ca_system_score_gemma":0.000075806514,"threshold_uncertainty_score":0.99977005},"labels":[],"label_agreement":null},{"id":"W7133056778","doi":"","title":"A 4PAM/2PAM coaxial cable driver targeting 40Gb/s in 0.13mum CMOS","year":2008,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Coaxial; Coaxial cable; Current-mode logic; Circuit design; Mode (computer interface); Modulation (music); Transmitter","score_opus":0.014072692291803442,"score_gpt":0.2985684545667016,"score_spread":0.28449576227489815,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133056778","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9095129,0.012530681,0.011138012,0.00039858514,0.0067126276,0.002071256,0.000043162854,0.0017286179,0.0558642],"genre_scores_gemma":[0.92685455,0.01115197,0.010996155,0.000036339243,0.00043276785,0.0002669443,0.0005314408,0.00028604714,0.049443796],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9963389,0.000047892518,0.0008959495,0.00089805084,0.00052522094,0.00129398],"domain_scores_gemma":[0.9986099,0.00016508468,0.00032891775,0.00065241347,0.00012232491,0.00012135297],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00017564683,0.0009635501,0.0009911238,0.0005583984,0.00033503235,0.00006775857,0.0007181181,0.0011015959,0.0011518162],"category_scores_gemma":[0.00040240458,0.0011175371,0.00020373127,0.0008589457,0.00016075437,0.00036310204,0.00017869119,0.0016852807,0.0004122263],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011054383,0.0014462647,0.020096982,0.006312213,0.0013645092,0.0019097343,0.12143356,0.579188,0.113568984,0.004350171,0.065209776,0.08401439],"study_design_scores_gemma":[0.012423829,0.0012998858,0.007620686,0.0072966767,0.0006234079,0.00012020219,0.17105195,0.17279038,0.17570058,0.005589243,0.43179485,0.0136883035],"about_ca_topic_score_codex":0.0009749625,"about_ca_topic_score_gemma":0.00042404706,"teacher_disagreement_score":0.40639758,"about_ca_system_score_codex":0.00056474475,"about_ca_system_score_gemma":0.00013454177,"threshold_uncertainty_score":0.9997613},"labels":[],"label_agreement":null},{"id":"W7133070206","doi":"","title":"Segmented ring-oscillator based 8-bit digital pulse width modulator power controller IC","year":2007,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Library and Archives Canada","funders":"","keywords":"Pulse-width modulation; Field-programmable gate array; Digital control; CMOS; Power (physics); Process (computing); Controller (irrigation); Matching (statistics); Delta-sigma modulation","score_opus":0.010471109375181484,"score_gpt":0.305628185205677,"score_spread":0.29515707583049555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133070206","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.78510106,0.0051245117,0.13882287,0.00033917723,0.0061932034,0.0032002998,0.00030066015,0.0030952243,0.057823017],"genre_scores_gemma":[0.97246635,0.00013551199,0.003022296,0.00008021244,0.00017797707,0.00011712777,0.00048272448,0.00031643585,0.023201387],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9952367,0.000025260608,0.0010996679,0.00118468,0.0009432913,0.0015103817],"domain_scores_gemma":[0.9975596,0.00026192435,0.0004928888,0.0010794516,0.00028499402,0.00032112343],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.00023622351,0.0014508533,0.0012857936,0.000764776,0.0003263638,0.0003265829,0.0007735044,0.0012436615,0.0016159773],"category_scores_gemma":[0.00043146996,0.0015130906,0.00046047848,0.00083009497,0.00018560112,0.0005380021,0.00013349843,0.0012510527,0.0005674637],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.012594571,0.007242121,0.024632387,0.009517508,0.014349502,0.0015018635,0.016556002,0.38283888,0.21235979,0.01590499,0.01464609,0.2878563],"study_design_scores_gemma":[0.045220904,0.004936798,0.016491195,0.007678814,0.0022225254,0.00007699554,0.030089874,0.47227538,0.2225697,0.0054455083,0.17165127,0.021341026],"about_ca_topic_score_codex":0.000027595328,"about_ca_topic_score_gemma":0.00002023198,"teacher_disagreement_score":0.26651528,"about_ca_system_score_codex":0.0006660313,"about_ca_system_score_gemma":0.0001177542,"threshold_uncertainty_score":0.9998241},"labels":[],"label_agreement":null},{"id":"W7133088237","doi":"","title":"Data Recovery in High Speed Wireline Communication","year":2024,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"Wireline; Noise (video); Equalization (audio); Feed forward; Filter (signal processing); Maximum likelihood sequence estimation; Power (physics); Intersymbol interference; Waveform","score_opus":0.04468172221340763,"score_gpt":0.36363544730788744,"score_spread":0.31895372509447983,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133088237","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.80470014,0.12445493,0.0036453183,0.006621257,0.011096782,0.0023130432,0.00088985683,0.0027338222,0.043544877],"genre_scores_gemma":[0.7587106,0.11598439,0.023470607,0.00005091628,0.0003007265,0.00007129179,0.03130628,0.00035257183,0.0697526],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978724,0.00004380081,0.0006887101,0.00070653035,0.00026266515,0.00042590793],"domain_scores_gemma":[0.9964288,0.00020955788,0.00017385189,0.0030961286,0.00005088937,0.000040785337],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003346554,0.0005146638,0.0005450077,0.00045810928,0.00008155059,0.00011271004,0.0019274781,0.0006246626,0.0004174569],"category_scores_gemma":[0.00032723875,0.00057644397,0.00005678077,0.000769793,0.000070671995,0.0004393731,0.0007717227,0.001415395,0.0006017713],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010352702,0.001058043,0.0008181062,0.014324768,0.0022824479,0.00029836726,0.022522094,0.21341062,0.022286464,0.0366755,0.10433979,0.58094853],"study_design_scores_gemma":[0.0035366279,0.00052621687,0.0031334406,0.02050718,0.001210361,0.000024845009,0.06429927,0.5493737,0.012489047,0.098877534,0.24009672,0.0059250924],"about_ca_topic_score_codex":0.0007098927,"about_ca_topic_score_gemma":0.0019321203,"teacher_disagreement_score":0.5750234,"about_ca_system_score_codex":0.00029872148,"about_ca_system_score_gemma":0.000064112224,"threshold_uncertainty_score":0.9996687},"labels":[],"label_agreement":null},{"id":"W7133089125","doi":"","title":"A Power-Performance Comparison of CMOS Tunable-Delay Clock Buffers","year":2023,"lang":"","type":"dissertation","venue":"TSpace","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Multiplexer; Clock generator; Capacitor; Inductor; Buffer (optical fiber); Transmitter","score_opus":0.02616120552093833,"score_gpt":0.3493243832110505,"score_spread":0.3231631776901122,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133089125","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9709596,0.0038642087,0.0014228389,0.00010269449,0.0035729082,0.0007435525,0.000024336574,0.0011527536,0.018157106],"genre_scores_gemma":[0.9654131,0.0032277335,0.0016364688,0.0000058357646,0.00005898778,0.0001172524,0.00019959873,0.0002048002,0.029136207],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.996848,0.00002540855,0.0010485429,0.00061947,0.0005951038,0.0008635126],"domain_scores_gemma":[0.9980501,0.00020082657,0.0005536645,0.00091665227,0.0001792239,0.00009953131],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00017227417,0.0008010975,0.001204627,0.0004894945,0.00020333163,0.00003869444,0.0008395791,0.0008298437,0.00047949902],"category_scores_gemma":[0.00017908512,0.00087290985,0.00021192999,0.0010847407,0.0001560152,0.00020484891,0.00016231074,0.0011023387,0.0005182898],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014288077,0.0010389626,0.03126713,0.021841154,0.00338613,0.00007204534,0.09772546,0.6123672,0.050961103,0.00777081,0.025399707,0.14674148],"study_design_scores_gemma":[0.0038969512,0.0032042258,0.010107707,0.008400029,0.00085407397,0.000013902703,0.22367942,0.29605168,0.4010243,0.0012222104,0.04594447,0.005601014],"about_ca_topic_score_codex":0.00009781873,"about_ca_topic_score_gemma":0.000046246754,"teacher_disagreement_score":0.3500632,"about_ca_system_score_codex":0.0002546912,"about_ca_system_score_gemma":0.00007887801,"threshold_uncertainty_score":0.9993722},"labels":[],"label_agreement":null},{"id":"W71333070","doi":"10.82308/18616","title":"Integrated solutions for timing jitter measurement","year":2011,"lang":"en","type":"article","venue":"Open MIND","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems; McGill University","keywords":"Jitter; Electronic engineering; Amplifier; Sampling (signal processing); Computer science; Calibration; Linearity; System of measurement; Electrical engineering; Engineering; Physics; Filter (signal processing)","score_opus":0.2952264391655505,"score_gpt":0.30753877799357854,"score_spread":0.012312338828028013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W71333070","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06634733,0.00032872142,0.7842555,0.00013306222,0.00093908823,0.0014171413,0.00006646602,0.0001237603,0.14638893],"genre_scores_gemma":[0.7748223,0.000010567993,0.22440395,0.00001276497,0.000015919479,0.00011810314,0.000007760657,0.000015656611,0.00059299136],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9995611,0.0000025451857,0.00009960463,0.0000961986,0.000053262596,0.00018732382],"domain_scores_gemma":[0.99978745,0.000005716758,0.000012604618,0.00014020473,0.00003769347,0.00001631631],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013575205,0.000071601506,0.00007356084,0.000031041134,0.0000667545,0.000022396724,0.00023981436,0.00003765975,0.0006755487],"category_scores_gemma":[0.000026000867,0.00006225779,0.000018356035,0.000054737087,0.000020719715,0.00013197098,0.000079606514,0.000054629712,0.000107361026],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016703105,0.000054023098,0.00011623357,0.000012063224,0.00009762189,0.0000021067938,0.0007335576,0.0003608601,0.0104975905,0.00038390426,0.007478204,0.98024714],"study_design_scores_gemma":[0.0006731191,0.000106714666,0.00023551588,0.00009444426,0.00004941966,0.0000030494123,0.0014337243,0.009290593,0.17948456,0.0026901655,0.8055397,0.00039895927],"about_ca_topic_score_codex":0.000004340009,"about_ca_topic_score_gemma":0.00002030511,"teacher_disagreement_score":0.97984815,"about_ca_system_score_codex":0.000052844116,"about_ca_system_score_gemma":0.000008404747,"threshold_uncertainty_score":0.7396784},"labels":[],"label_agreement":null},{"id":"W7135044624","doi":"10.1109/vlsi-soc64688.2025.11421742","title":"CMOS Time Register With High Dynamic Range","year":2025,"lang":"","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"CMOS; Process (computing); Overhead (engineering); Process corners; Voltage; Process variation; Key (lock); Line (geometry)","score_opus":0.0038373156537739104,"score_gpt":0.21449360209599072,"score_spread":0.21065628644221682,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7135044624","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04428223,0.004238811,0.6011752,0.004537126,0.0023100423,0.0011676742,0.0000420807,0.0037079747,0.33853886],"genre_scores_gemma":[0.65655804,0.00062579475,0.027150191,0.00024693998,0.000021934431,0.000055207423,0.000009025086,0.000046065074,0.3152868],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9986613,0.000010524725,0.00030906274,0.00039791994,0.00015378621,0.00046743688],"domain_scores_gemma":[0.99904925,0.000056239405,0.00004487045,0.00077171216,0.0000434591,0.000034477325],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00006443848,0.00035045994,0.00035561324,0.00019205685,0.00010310628,0.00005808737,0.00039853685,0.00021160537,0.0012229722],"category_scores_gemma":[0.00002269995,0.00027871822,0.000053664695,0.0005008686,0.0001853193,0.0002092859,0.00019079194,0.00031695567,0.00047734502],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007779695,0.0006804064,0.004373737,0.0027954823,0.0037529184,0.0002683503,0.0004300992,0.03535175,0.009737237,0.14503776,0.094098546,0.7026957],"study_design_scores_gemma":[0.010078081,0.0012541644,0.0061362404,0.003249211,0.0009854537,0.000043535045,0.0014145141,0.18786618,0.015868764,0.037982427,0.73105997,0.004061481],"about_ca_topic_score_codex":0.000017858725,"about_ca_topic_score_gemma":0.000022912776,"teacher_disagreement_score":0.69863427,"about_ca_system_score_codex":0.00018534393,"about_ca_system_score_gemma":0.000026521793,"threshold_uncertainty_score":0.9999665},"labels":[],"label_agreement":null},{"id":"W7139945814","doi":"10.23919/cnc-usnc-ursi64444.2025.11420171","title":"Wide-Band Component Less Bias Tee Compatible with Standard PCB Process","year":2025,"lang":"","type":"article","venue":"","topic":"Advancements in PLL and VCO Technologies","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut National de la Recherche Scientifique; Université du Québec à Montréal","funders":"","keywords":"Component (thermodynamics); Process (computing); Manufacturing process; Noise (video); Printed circuit board","score_opus":0.027536346951981292,"score_gpt":0.27389259376003255,"score_spread":0.24635624680805127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7139945814","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55019295,0.0024941463,0.37021607,0.0011686593,0.0008302581,0.00096665235,0.00006866864,0.0015398356,0.072522745],"genre_scores_gemma":[0.9889882,0.0005900899,0.006510305,0.00013949192,0.000025476496,0.0000858939,0.000014991002,0.000051516774,0.0035940285],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9975375,0.000023536519,0.0006385227,0.00058473286,0.0004737576,0.00074198033],"domain_scores_gemma":[0.99870425,0.00018568644,0.00011798654,0.0006882256,0.00021807809,0.00008574023],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00017770071,0.0005892224,0.00074662967,0.0003423588,0.00031629062,0.00017365333,0.00062049914,0.00021431908,0.00025293542],"category_scores_gemma":[0.00006333221,0.0004688785,0.00007038547,0.0009966324,0.00037079144,0.0003368674,0.00016259211,0.00054695975,0.000027035238],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022098643,0.0013822352,0.28859088,0.009904362,0.0034745955,0.00019813883,0.0027711773,0.3672144,0.0031645894,0.07075162,0.03081469,0.21952344],"study_design_scores_gemma":[0.012856426,0.0023815834,0.00635743,0.00760852,0.0007798886,0.000027266042,0.03111104,0.052724827,0.65018904,0.029730154,0.20190676,0.004327074],"about_ca_topic_score_codex":0.000058375095,"about_ca_topic_score_gemma":0.00015122889,"teacher_disagreement_score":0.64702445,"about_ca_system_score_codex":0.00036113357,"about_ca_system_score_gemma":0.00014591879,"threshold_uncertainty_score":0.9997763},"labels":[],"label_agreement":null}]}