{"meta":{"query_hash":"a0ceefc2e3c7","filters":{"topic":"Embedded Systems Design Techniques"},"cohort_total":754,"direct_labels_cover":0,"predictions_cover":754,"exported":754,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/a0ceefc2e3c7","api":"https://metacan.xera.ac/api/v1/cohort?topic=Embedded+Systems+Design+Techniques"},"results":[{"id":"W1011787058","doi":"10.1007/978-1-4419-0739-4_6","title":"Navigating the Gap using Transistor Sizing","year":2010,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Sizing; Computer science; Field-programmable gate array; Process (computing); Transistor; Selection (genetic algorithm); Computer architecture; Design space exploration; Product (mathematics); Electronic engineering; Embedded system; Engineering; Electrical engineering; Mathematics; Artificial intelligence","score_opus":0.06583560171561549,"score_gpt":0.29964206006927396,"score_spread":0.2338064583536585,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1011787058","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000013607032,0.00035685065,0.5980881,0.0002764047,0.0004941947,0.00037224052,0.0000015536274,0.00071150064,0.39968553],"genre_scores_gemma":[0.014863741,0.000027322947,0.8246681,0.001076514,0.0008871499,0.000026811029,0.0000029306188,0.00016758683,0.1582798],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9980997,0.000047665373,0.0004976051,0.00056445465,0.00049457327,0.00029602737],"domain_scores_gemma":[0.99781454,0.00022469931,0.00033595928,0.0014152532,0.00013200007,0.00007754218],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00076450955,0.0003720091,0.00036904926,0.000047111622,0.00031561003,0.00028512342,0.001895988,0.0004902409,0.00007620785],"category_scores_gemma":[0.000018723043,0.00026149227,0.00023084808,0.000050592047,0.00011611692,0.00027229535,0.00023332014,0.0017955494,0.00005767171],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.3311727e-7,0.000004417841,0.0000011803477,0.000056849603,0.000039296647,0.000037427144,0.0012546739,0.000002987059,0.017603613,0.947099,0.00031191908,0.033587836],"study_design_scores_gemma":[0.00036686563,0.00019288532,0.0000022447423,0.0046148575,0.00016177027,0.0011113273,0.000078703066,0.040058393,0.053768665,0.44003898,0.45602688,0.0035784326],"about_ca_topic_score_codex":0.00011566209,"about_ca_topic_score_gemma":0.00004899815,"teacher_disagreement_score":0.50706,"about_ca_system_score_codex":0.00010593955,"about_ca_system_score_gemma":0.00013284727,"threshold_uncertainty_score":0.9999837},"labels":[],"label_agreement":null},{"id":"W112262545","doi":"10.1007/978-1-4419-0739-4_4","title":"Automated Transistor Sizing for FPGAs","year":2010,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Sizing; Field-programmable gate array; Transistor; Computer science; Embedded system; Materials science; Electrical engineering; Engineering; Art; Voltage","score_opus":0.027786391216193876,"score_gpt":0.2621112206895368,"score_spread":0.23432482947334293,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W112262545","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[3.6146454e-7,0.00011502353,0.57873577,0.00016095374,0.00045201683,0.0006789988,0.000008322329,0.0053197425,0.41452882],"genre_scores_gemma":[0.0005772029,0.000008852755,0.5176815,0.0002685915,0.00018206066,0.000091282316,0.000009083362,0.00007719009,0.48110428],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981945,0.00001585944,0.00048825634,0.00068235514,0.0003126834,0.00030633813],"domain_scores_gemma":[0.9980837,0.00019484168,0.00023367882,0.0011480624,0.00022401186,0.00011566872],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00043481233,0.0003920818,0.0004965562,0.00024095856,0.00011106944,0.0001589718,0.001417682,0.00077938277,0.00007988215],"category_scores_gemma":[0.00002132199,0.00036255666,0.00029370913,0.000032740052,0.0000528321,0.0002285423,0.00009629508,0.00039015652,0.000110312],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000023863772,0.0000069387156,7.706142e-8,0.00012261081,0.000039893315,0.000012272472,0.00015429802,3.7399232e-7,0.006665634,0.966179,0.018808123,0.00800835],"study_design_scores_gemma":[0.00021739485,0.00013534984,4.3395977e-7,0.00026567065,0.00003074378,0.000052889165,0.0000011964215,0.015029772,0.02153062,0.10012687,0.8617983,0.0008107882],"about_ca_topic_score_codex":0.000015010546,"about_ca_topic_score_gemma":0.000042372874,"teacher_disagreement_score":0.86605215,"about_ca_system_score_codex":0.000088844914,"about_ca_system_score_gemma":0.00014193822,"threshold_uncertainty_score":0.99988264},"labels":[],"label_agreement":null},{"id":"W14318839","doi":"","title":"Aplicação de dispositivos analógicos reconfiguráveis","year":2010,"lang":"pt","type":"article","venue":"Oral health","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science","score_opus":0.044353498335205924,"score_gpt":0.3564013244725416,"score_spread":0.31204782613733567,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W14318839","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05798668,0.0012831527,0.8999985,0.01922334,0.003951285,0.003146337,0.0001238841,0.0021335639,0.01215329],"genre_scores_gemma":[0.936239,0.00011648066,0.051773086,0.00575717,0.00046805004,0.00009835773,0.000011361009,0.00006787104,0.0054686423],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99542236,0.00078226184,0.00088592403,0.0009995818,0.0005050168,0.0014048754],"domain_scores_gemma":[0.9963149,0.00018402528,0.000537185,0.0017861397,0.00019846506,0.0009793268],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0030600238,0.00043487496,0.00070911826,0.00026660087,0.00048085215,0.00041014902,0.0016655801,0.00040828815,0.00020480878],"category_scores_gemma":[0.00008737283,0.0004397745,0.00019630053,0.00080006814,0.00012420365,0.00059799576,0.0002485042,0.0013038593,0.00051959406],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005846395,0.0006943009,0.008368447,0.0008327973,0.00006911393,0.00017203219,0.0076700486,0.000003400946,0.015179634,0.10848103,0.10473367,0.7537371],"study_design_scores_gemma":[0.0043032463,0.010410694,0.11118952,0.0034270633,0.00011748626,0.003441233,0.0007592148,0.26246688,0.07736999,0.03236784,0.48727497,0.006871865],"about_ca_topic_score_codex":0.0024486296,"about_ca_topic_score_gemma":0.0015390053,"teacher_disagreement_score":0.8782523,"about_ca_system_score_codex":0.0003882947,"about_ca_system_score_gemma":0.0013460559,"threshold_uncertainty_score":0.9998054},"labels":[],"label_agreement":null},{"id":"W1480097620","doi":"10.1007/978-3-540-39929-2_9","title":"Architectures for Widget-Level Plasticity","year":2003,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Computer science; Programming language","score_opus":0.03654779486286341,"score_gpt":0.26912467825436814,"score_spread":0.23257688339150473,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1480097620","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000030135718,0.00028306857,0.9921281,0.00042779147,0.0015947905,0.0012904189,0.000029023515,0.00048262172,0.0037340512],"genre_scores_gemma":[0.04554637,0.000007741862,0.95062906,0.0025616258,0.00046428203,0.00007783008,0.000003435652,0.0000730287,0.0006366235],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99480814,0.000073739895,0.0007869587,0.0021590954,0.0011467972,0.0010252907],"domain_scores_gemma":[0.9957924,0.0014867157,0.00044797838,0.001635451,0.000390668,0.00024680787],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012937054,0.0008126012,0.000849876,0.001184434,0.00033209778,0.0005721826,0.0048465747,0.0005629818,0.000009613608],"category_scores_gemma":[0.00036888281,0.0007367475,0.0002614255,0.00054593803,0.00072836585,0.00022293617,0.0008957147,0.0009223408,0.000021171463],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028183109,0.000092223076,0.000050578827,0.00036632855,0.00005889158,0.00013846424,0.0015283487,0.030683054,0.0014618986,0.17999887,0.0012940728,0.7842991],"study_design_scores_gemma":[0.0004082072,0.00048022933,0.000045757923,0.0006515922,0.000014260655,0.00021408159,8.159443e-8,0.22779113,0.019279761,0.74455637,0.005171415,0.0013870946],"about_ca_topic_score_codex":0.000017365577,"about_ca_topic_score_gemma":0.000067756584,"teacher_disagreement_score":0.78291196,"about_ca_system_score_codex":0.00042097588,"about_ca_system_score_gemma":0.0006135241,"threshold_uncertainty_score":0.9995084},"labels":[],"label_agreement":null},{"id":"W1482238126","doi":"10.1109/fccm.2001.41","title":"System on a FPGA Virtual Concatenation","year":2001,"lang":"en","type":"article","venue":"Field-Programmable Custom Computing Machines","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Field-programmable gate array; Computer science; Concatenation (mathematics); Nios II; Computer architecture; Embedded system; Architecture; Adaptation (eye); Transmission (telecommunications); Computer hardware; Telecommunications","score_opus":0.01670682121958473,"score_gpt":0.2687938451588098,"score_spread":0.25208702393922505,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1482238126","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042793706,0.00011591213,0.93517804,0.00078993005,0.0013657816,0.00069772545,0.0000012042232,0.0044476013,0.014610076],"genre_scores_gemma":[0.96068674,0.0000058357773,0.03757837,0.00048273205,0.00043166493,0.00004769691,0.000007691416,0.000035544483,0.00072372594],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99713457,0.0002531396,0.0006085072,0.00077497156,0.000563704,0.0006651015],"domain_scores_gemma":[0.9978955,0.00043827426,0.0002691641,0.001001164,0.00023086251,0.00016504803],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000994566,0.00038037173,0.0004273691,0.00032050486,0.00038933792,0.0005498889,0.0014238772,0.0002322605,0.000009420846],"category_scores_gemma":[0.00014210342,0.0003382446,0.00015964525,0.0008563592,0.000036292768,0.00039243797,0.00036387597,0.00042358338,0.00017828825],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054675547,0.00018957104,0.0016887365,0.00015159333,0.000071377886,0.00029654658,0.0008698535,0.0030802558,0.0007014427,0.22426654,0.0076748435,0.76095456],"study_design_scores_gemma":[0.00081319344,0.0011021666,0.00029543182,0.0004967325,0.000017572593,0.00045180912,0.00011700182,0.9677107,0.0053374046,0.0011115244,0.021788195,0.0007582903],"about_ca_topic_score_codex":0.00035777,"about_ca_topic_score_gemma":0.000018824865,"teacher_disagreement_score":0.9646304,"about_ca_system_score_codex":0.00016027842,"about_ca_system_score_gemma":0.00006301291,"threshold_uncertainty_score":0.99990696},"labels":[],"label_agreement":null},{"id":"W1485470282","doi":"10.1007/3-540-45706-2_74","title":"CODACS Project: A Demand-Data Driven Reconfigurable Architecture","year":2002,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"European Regional Development Fund; National Research Council Canada; Regione Campania","keywords":"Dataflow; Dataflow architecture; Computer science; Computer architecture; Field-programmable gate array; Scalability; Parallel computing; Graph; Data flow diagram; Asynchronous communication; Computation; Data-flow analysis; Architecture; Embedded system; Operating system; Programming language; Theoretical computer science; Database","score_opus":0.04655560963749491,"score_gpt":0.27458807653917555,"score_spread":0.22803246690168064,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1485470282","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000061863116,0.0008996718,0.9699261,0.0007879912,0.0012500595,0.0014384167,0.000034343822,0.00088268076,0.024774551],"genre_scores_gemma":[0.0201051,0.00023489886,0.973844,0.0016002584,0.0009746108,0.00006127998,0.000036532576,0.00012917636,0.0030141596],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9924801,0.00015440768,0.0010135422,0.0035009119,0.0016531744,0.0011978647],"domain_scores_gemma":[0.99162996,0.00074015086,0.00064800214,0.0063998685,0.00033708307,0.00024494293],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.0019639793,0.0009815221,0.0010841967,0.0017814309,0.0003624228,0.0011692196,0.014361302,0.00076376885,0.000051396884],"category_scores_gemma":[0.00021822324,0.0008745014,0.00017628576,0.001241333,0.0008001803,0.001216615,0.003031649,0.0018078015,0.00011707446],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012006439,0.000095227464,0.00003689982,0.00028310865,0.00006479873,0.0006424854,0.00288268,0.009387109,0.0006017687,0.023716236,0.0037051605,0.9585725],"study_design_scores_gemma":[0.00046828817,0.0004462252,0.000011195782,0.0019063014,0.000025898882,0.0009321777,2.5890657e-7,0.77540404,0.0030166253,0.18652137,0.029211933,0.00205567],"about_ca_topic_score_codex":0.000077409,"about_ca_topic_score_gemma":0.00012784373,"teacher_disagreement_score":0.95651686,"about_ca_system_score_codex":0.00043869807,"about_ca_system_score_gemma":0.0008864885,"threshold_uncertainty_score":0.9998677},"labels":[],"label_agreement":null},{"id":"W1485517334","doi":"10.1109/fccm.2015.48","title":"Rapid Overlay Builder for Xilinx FPGAs","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Field-programmable gate array; Compiler; Overlay; Image stitching; Speedup; VHDL; Router; Computer architecture; Embedded system; Parallel computing; Operating system; Computer network","score_opus":0.0842296478240552,"score_gpt":0.30328731936603515,"score_spread":0.21905767154197994,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1485517334","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00030956158,0.00019014876,0.9592424,0.0008035237,0.00038342256,0.00044075624,0.0000010556132,0.0009833983,0.03764574],"genre_scores_gemma":[0.20292291,0.0000040110554,0.7887329,0.0009817632,0.00017535157,0.00013839437,0.0000013441539,0.000017577662,0.007025737],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99890774,0.000057073838,0.00021671374,0.0003209705,0.0002456929,0.00025178984],"domain_scores_gemma":[0.9987859,0.00011185799,0.000061637504,0.00069561036,0.00019904342,0.00014595366],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007806949,0.000115450785,0.00015699986,0.000080125006,0.000037620663,0.00011920787,0.0008251106,0.000078095465,0.00001360563],"category_scores_gemma":[0.000099197205,0.000094108975,0.00006899898,0.00017458537,0.000021274043,0.0004279961,0.00014596712,0.000055701334,0.000085295134],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006025912,0.000044048116,0.00005619686,0.00001684954,0.000014236197,0.0000049713176,0.00051988434,0.000009145326,0.0016132004,0.3760197,0.59572905,0.02596669],"study_design_scores_gemma":[0.0010611785,0.0006516713,0.00004194976,0.00003430816,0.000007456113,0.000069232636,0.000085311294,0.06503252,0.15943559,0.09338709,0.67961043,0.00058323785],"about_ca_topic_score_codex":0.000034303783,"about_ca_topic_score_gemma":0.0000056405033,"teacher_disagreement_score":0.28263262,"about_ca_system_score_codex":0.00005440377,"about_ca_system_score_gemma":0.00010915683,"threshold_uncertainty_score":0.38376528},"labels":[],"label_agreement":null},{"id":"W1488145066","doi":"10.1109/acssc.1995.540524","title":"An applicative framework for video-rate systems programming","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Computer science; Programming language; Synchronization (alternating current); Transformation (genetics); Digital signal processing; Computer architecture; Computer hardware","score_opus":0.04533143238917918,"score_gpt":0.30847124709551144,"score_spread":0.26313981470633224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1488145066","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00012896348,0.00023390226,0.9930171,0.00017759106,0.00017062854,0.0018227921,0.0000016764019,0.0019514738,0.0024959117],"genre_scores_gemma":[0.38107583,0.0000021411668,0.61685365,0.00019315969,0.00011405082,0.0014245078,6.796987e-7,0.000016776075,0.00031920974],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983925,0.00014423297,0.0003236182,0.0005691886,0.00018960494,0.00038085942],"domain_scores_gemma":[0.9980887,0.00031464297,0.00016626558,0.0011335022,0.00015957226,0.00013731759],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007130363,0.00017474535,0.00023080484,0.00009044963,0.00013687677,0.00047511674,0.0012500301,0.00012278615,0.000007745318],"category_scores_gemma":[0.000059626993,0.00014884058,0.00008446539,0.00037811568,0.00003301211,0.0006063945,0.000073260046,0.00012747424,0.00007847518],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013357597,0.000071867544,0.000037208796,0.000050511608,0.000016139622,0.000002716741,0.0007012768,0.00001359695,0.0008534169,0.9669285,0.0026653584,0.028658083],"study_design_scores_gemma":[0.0002941773,0.00089696323,0.000021527232,0.00021989981,0.000015123711,0.000049747825,0.00037340572,0.78845745,0.017602324,0.10273059,0.08845649,0.0008823315],"about_ca_topic_score_codex":0.000040892817,"about_ca_topic_score_gemma":0.000002173793,"teacher_disagreement_score":0.8641979,"about_ca_system_score_codex":0.00005754293,"about_ca_system_score_gemma":0.00001160105,"threshold_uncertainty_score":0.6069543},"labels":[],"label_agreement":null},{"id":"W1491226057","doi":"10.1109/ccece.1995.528158","title":"Functional/physical codesign","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Computer science; Realization (probability); Functional requirement; Functional programming; Functional design; Physical system; Functional approach; Functional integration; Parametric statistics; Space (punctuation); Functional specification; Systems engineering; Distributed computing; Software engineering; Theoretical computer science; Programming language; Human–computer interaction; Engineering; Mathematics; Software development; Physics; Software","score_opus":0.05161193165469609,"score_gpt":0.2415433754877046,"score_spread":0.18993144383300853,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1491226057","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00039826302,0.000029717108,0.90126514,0.0005243175,0.0001049511,0.00009200244,1.4280091e-7,0.0011377023,0.096447766],"genre_scores_gemma":[0.91190696,0.0000022417864,0.07569416,0.00042744787,0.000116137286,0.00002653334,2.0200662e-7,0.0000070723127,0.0118192695],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992041,0.00005795631,0.00010741812,0.00023787373,0.00023732199,0.00015534619],"domain_scores_gemma":[0.9993136,0.000088343026,0.000028782144,0.00046365187,0.00004738739,0.00005822029],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00012356984,0.000081495324,0.00009606401,0.000057236244,0.000049516795,0.000078492434,0.00044269307,0.000033201937,0.00016896756],"category_scores_gemma":[0.000014071689,0.00006718604,0.00005047927,0.00022440891,0.000019110259,0.0003528272,0.00007460923,0.00006984917,0.001367272],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.863933e-7,0.000077839206,0.000036424968,0.0000031963034,0.0000062095733,0.000008399479,0.00021731546,0.000008268316,0.005988529,0.6843047,0.29911304,0.010235692],"study_design_scores_gemma":[0.00033703202,0.00026997642,0.0005074981,0.000019181036,0.0000054263,0.00011953737,0.000018702085,0.77489007,0.10302727,0.08865627,0.03157333,0.0005756852],"about_ca_topic_score_codex":0.000006031654,"about_ca_topic_score_gemma":4.5696356e-7,"teacher_disagreement_score":0.9115087,"about_ca_system_score_codex":0.000025660473,"about_ca_system_score_gemma":0.0000061714254,"threshold_uncertainty_score":0.9994103},"labels":[],"label_agreement":null},{"id":"W149351066","doi":"","title":"Experience with Maintenance of a Functional GUI Test Suite using IBM Rational Functional Tester.","year":2010,"lang":"en","type":"article","venue":"Software Engineering and Knowledge Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"IBM; Functional testing; Computer science; Test suite; Suite; Operating system; Software engineering; Test (biology); Programming language; Reliability engineering; Embedded system; Engineering; Test case","score_opus":0.012993329703437478,"score_gpt":0.21322557326662267,"score_spread":0.2002322435631852,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W149351066","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.115452625,0.0002044415,0.8827579,0.000009246034,0.00069164805,0.00015400501,0.00000594892,0.0006865761,0.00003763251],"genre_scores_gemma":[0.75087875,0.0000019239878,0.24871024,0.0000055345913,0.0002056958,0.000054315584,0.0000035020244,0.000034051896,0.000105970685],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985384,0.000010269788,0.0003618973,0.00044246553,0.0002851753,0.0003618278],"domain_scores_gemma":[0.9985128,0.00052889675,0.000090569425,0.00042170336,0.00029588715,0.00015015285],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00029223296,0.00030305778,0.00027566127,0.0002820935,0.00009076623,0.00009727162,0.00031931375,0.00012342412,0.000009914402],"category_scores_gemma":[0.0006713196,0.00028561454,0.00005846994,0.00051627523,0.000057247347,0.00059341674,0.00014730368,0.0003763163,0.000003518848],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024778234,0.00022295193,0.03987187,0.00084753835,0.000121863326,0.000043876356,0.0026696268,0.12982729,0.78560954,0.03745759,0.00041688865,0.002886184],"study_design_scores_gemma":[0.00056402263,0.00014313965,0.024517708,0.00049448205,0.000015345304,0.0006567849,0.000027383898,0.9430802,0.027711736,0.00005725126,0.0019932066,0.0007387532],"about_ca_topic_score_codex":0.000006859392,"about_ca_topic_score_gemma":0.0000038096116,"teacher_disagreement_score":0.81325287,"about_ca_system_score_codex":0.00005857699,"about_ca_system_score_gemma":0.00012952737,"threshold_uncertainty_score":0.9999596},"labels":[],"label_agreement":null},{"id":"W1494819527","doi":"10.1109/ahs.2015.7231167","title":"Mapping applications on two-level configurable hardware","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Field-programmable gate array; Computer architecture; Throughput; Context (archaeology); Reconfigurable computing; Routing (electronic design automation); Embedded system; Architecture; Latency (audio); Computer hardware; High-level synthesis; Hardware architecture; Matrix multiplication; Parallel computing; Software; Operating system; Wireless","score_opus":0.1193645571988839,"score_gpt":0.308766610336623,"score_spread":0.1894020531377391,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1494819527","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000046211866,0.000024930103,0.74352396,0.00045197576,0.00006957806,0.0003253079,0.0000017236142,0.0008469024,0.25470942],"genre_scores_gemma":[0.4964283,0.0000017724428,0.4869247,0.0013051227,0.00012186838,0.00044884838,0.000003945151,0.000016486223,0.0147489235],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989241,0.00006098659,0.0001990847,0.0003268154,0.00028076643,0.00020825602],"domain_scores_gemma":[0.99869907,0.00006265366,0.00006602188,0.00085018313,0.00017718707,0.00014486942],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00045279873,0.000109847315,0.00012935058,0.0001230794,0.00007048517,0.00014251775,0.0008907147,0.00004669639,0.000015098763],"category_scores_gemma":[0.000026336487,0.000096494725,0.000034326393,0.0003505137,0.000019273199,0.00027853457,0.00010025922,0.00009629545,0.0007853084],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011324933,0.000045645415,0.00007903371,0.000011326928,0.000009438121,0.0000053990466,0.0005897801,0.000045469147,0.0026566267,0.91726416,0.06244976,0.016842227],"study_design_scores_gemma":[0.001203011,0.00029167815,0.00023381163,0.00015377725,0.0000047497715,0.0001068671,0.00070191734,0.04556159,0.14932865,0.13757949,0.6637603,0.0010741639],"about_ca_topic_score_codex":0.000089316716,"about_ca_topic_score_gemma":0.000006566635,"teacher_disagreement_score":0.77968466,"about_ca_system_score_codex":0.00008333137,"about_ca_system_score_gemma":0.000095248295,"threshold_uncertainty_score":0.99999267},"labels":[],"label_agreement":null},{"id":"W1500543375","doi":"10.4271/2006-01-1554","title":"Implementing Automotive Microcontroller Abstraction Layer (MCAL) on 32 bit Architectures","year":2006,"lang":"en","type":"article","venue":"SAE technical papers on CD-ROM/SAE technical paper series","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Microcontroller; Computer science; Layer (electronics); Automotive industry; Abstraction; Embedded system; Abstraction layer; Bit (key); Computer architecture; Computer hardware; Computer network; Engineering; Materials science; Operating system; Software; Nanotechnology","score_opus":0.012687738547746132,"score_gpt":0.2627504694239946,"score_spread":0.2500627308762485,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1500543375","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5795419,0.00085455447,0.0012451371,0.018859424,0.0013630019,0.008305168,0.00017770704,0.032572348,0.35708076],"genre_scores_gemma":[0.9683749,0.000033879962,0.026327847,0.002973635,0.00044132824,0.00075973815,0.0000322813,0.00016307876,0.0008932934],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.99130106,0.000510684,0.002008286,0.0023837972,0.0017143398,0.0020818363],"domain_scores_gemma":[0.9947143,0.0011660198,0.0007464578,0.0026901562,0.00028880604,0.00039426115],"candidate_categories":["metaepi_narrow"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0019232249,0.0012879226,0.0013583078,0.00070509483,0.00089349726,0.0005304077,0.0028697893,0.0010937817,0.00024531203],"category_scores_gemma":[0.0005422909,0.0010954371,0.0008431421,0.0012685879,0.00064663106,0.00076630927,0.0009960487,0.0021733912,0.00029918033],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017682945,0.0005027091,0.00010768946,0.000042600856,0.000059071368,0.00011122433,0.000056135705,0.00007420181,0.9289827,0.05250925,0.008752199,0.00862542],"study_design_scores_gemma":[0.0012927789,0.0019535923,0.86391795,0.000381205,0.00006390156,0.00027645816,0.000045337973,0.0000015132729,0.009028546,0.027127013,0.09448361,0.0014281224],"about_ca_topic_score_codex":0.00034159387,"about_ca_topic_score_gemma":0.05127779,"teacher_disagreement_score":0.9199541,"about_ca_system_score_codex":0.000692889,"about_ca_system_score_gemma":0.00016161338,"threshold_uncertainty_score":0.99998724},"labels":[],"label_agreement":null},{"id":"W1509625542","doi":"10.1109/icm.2004.1434594","title":"Enhancing ESys.Net with a semi-formal verification layer","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Computer science; Formal verification; Layer (electronics); Functional verification; Net (polyhedron); Intelligent verification; Formal methods; Logic simulation; Verification; Software engineering; Computer architecture; Programming language; Distributed computing; Logic gate; Algorithm; Software development; Software","score_opus":0.01489729370746125,"score_gpt":0.24520809332024582,"score_spread":0.23031079961278456,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1509625542","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013911641,0.000030660853,0.9602861,0.0003525031,0.000037889353,0.00019169584,2.8166247e-7,0.0008047648,0.024384456],"genre_scores_gemma":[0.7050331,0.0000018321629,0.29333645,0.000270356,0.0000663863,0.000031071806,8.685077e-7,0.0000067121987,0.0012532325],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989749,0.00004388179,0.00020961577,0.00026970782,0.00024677944,0.00025510314],"domain_scores_gemma":[0.99917084,0.000030649077,0.00007843063,0.00058419816,0.00007373135,0.00006215161],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041115613,0.000108766806,0.00010975156,0.00008053812,0.000071354334,0.00012305997,0.0005137205,0.000056401488,0.000036912694],"category_scores_gemma":[0.0000081028575,0.00008247689,0.000023140394,0.000241426,0.000015064124,0.0012769952,0.0000757108,0.0000880382,0.00018510527],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028198994,0.00017739237,0.0011050206,0.00008322609,0.000053126532,0.00002221219,0.005926758,0.0002659674,0.3431517,0.5372536,0.018127752,0.09380503],"study_design_scores_gemma":[0.00021091862,0.00014980891,0.0003821972,0.000052817923,0.0000035053529,0.000086661224,0.000052423242,0.041831177,0.93689895,0.0003730871,0.019672427,0.00028603474],"about_ca_topic_score_codex":0.000047603327,"about_ca_topic_score_gemma":0.00009824535,"teacher_disagreement_score":0.69112146,"about_ca_system_score_codex":0.0000696004,"about_ca_system_score_gemma":0.00005293854,"threshold_uncertainty_score":0.33633098},"labels":[],"label_agreement":null},{"id":"W1517429564","doi":"","title":"Testing Real-Time Properties of Embedded Systems.","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Emulation; Computer science; Executable; Embedded system; Memory footprint; Distributed computing; Operating system","score_opus":0.06630077967883338,"score_gpt":0.23838749679642224,"score_spread":0.17208671711758886,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1517429564","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3274535,0.00048381448,0.4396852,0.000076246535,0.00031559658,0.0012957428,0.0000014906668,0.0049360734,0.22575232],"genre_scores_gemma":[0.87283736,0.0000057356615,0.1245843,0.000014200755,0.000035307272,0.000035740602,1.7165888e-7,0.000012447223,0.0024747],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99842113,0.00018766786,0.00048101958,0.00030189514,0.00036395658,0.00024435407],"domain_scores_gemma":[0.9985925,0.00011893938,0.00019536677,0.0007201092,0.00030775773,0.00006530224],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005736365,0.00014402899,0.00031039762,0.00013342459,0.00009124743,0.000043619333,0.0008522854,0.000072822615,0.0000047631765],"category_scores_gemma":[0.00017152229,0.00010983009,0.000047753896,0.00045812325,0.00007699017,0.00043241453,0.00018730426,0.00006620322,0.00008216892],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000022625725,0.00004100349,0.00054956763,0.0001243474,0.000014059306,0.000027897331,0.0010795012,0.000035212877,0.9808695,0.012605383,0.004141657,0.0005096106],"study_design_scores_gemma":[0.00020438756,0.00023359687,0.0005166603,0.00046378703,0.000005329314,0.00061804615,0.00008776197,0.14978758,0.8472308,0.0002970554,0.00013380544,0.0004211831],"about_ca_topic_score_codex":0.00058071193,"about_ca_topic_score_gemma":6.823758e-7,"teacher_disagreement_score":0.5453839,"about_ca_system_score_codex":0.00003859523,"about_ca_system_score_gemma":0.00012441353,"threshold_uncertainty_score":0.4478741},"labels":[],"label_agreement":null},{"id":"W1525869084","doi":"","title":"Issues in Recording and Streaming SMART Board™ Interactions","year":2004,"lang":"en","type":"article","venue":"EdMedia: World Conference on Educational Media and Technology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Multimedia; Internet privacy","score_opus":0.030699055276696655,"score_gpt":0.2993691257847579,"score_spread":0.26867007050806124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1525869084","genre_codex":"commentary","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07437175,0.0008994942,0.0078218235,0.90995306,0.0022594195,0.00047277,0.0000043971945,0.0005914031,0.0036258749],"genre_scores_gemma":[0.97244716,0.00023553339,0.026498504,0.000140199,0.00013912522,0.00018956784,0.000004703214,0.00000901235,0.0003361891],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99875474,0.00004384301,0.0002890003,0.0004778688,0.00016591274,0.0002686341],"domain_scores_gemma":[0.9989436,0.00040336407,0.000104260536,0.0003442038,0.00010927459,0.00009528454],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019483484,0.00017323902,0.00023981712,0.0012533871,0.000093896764,0.00009060831,0.00040348407,0.000111858826,0.000029625891],"category_scores_gemma":[0.0003303436,0.00017383067,0.00001592092,0.00080652465,0.0001996399,0.00035254247,0.00014807034,0.00042482966,0.00001874485],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000020852897,0.000076954355,0.011441651,0.000011777115,0.0000068743284,0.000008214883,0.0009251311,3.577056e-7,0.0011990533,0.9748987,0.00041087874,0.011018313],"study_design_scores_gemma":[0.00022176736,0.00006398655,0.0060205697,0.00030591685,0.000003083413,0.000046483565,0.00011648117,0.00017700651,0.0039658165,0.9885313,0.00035916225,0.0001884513],"about_ca_topic_score_codex":0.00022141752,"about_ca_topic_score_gemma":0.0017524641,"teacher_disagreement_score":0.90981287,"about_ca_system_score_codex":0.00011135594,"about_ca_system_score_gemma":0.0002495137,"threshold_uncertainty_score":0.70886093},"labels":[],"label_agreement":null},{"id":"W1528551039","doi":"10.1007/3-540-44798-9_29","title":"Refinement-Based Formal Verification of Asynchronous Wrappers for Independently Clocked Domains in Systems on Chip","year":2001,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Asynchronous communication; Computer science; Transfer (computing); Chip; Distributed computing; Data transmission; Computer architecture; Theoretical computer science; Embedded system; Parallel computing; Computer hardware; Computer network; Telecommunications","score_opus":0.021180798399374593,"score_gpt":0.2581024404083027,"score_spread":0.23692164200892812,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1528551039","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005910994,0.00021305241,0.9929406,0.0001610214,0.0010739634,0.0020181832,0.00001464161,0.0001992212,0.002788219],"genre_scores_gemma":[0.8081017,0.000016625681,0.19104649,0.00032653485,0.0002064225,0.00016359134,0.000017410153,0.000048003683,0.000073198],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99527264,0.00009302779,0.0011300409,0.0014642873,0.0012443941,0.0007956077],"domain_scores_gemma":[0.99639755,0.0005716092,0.0008023525,0.0018032332,0.00030134307,0.0001239055],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0022942787,0.000572351,0.00079122325,0.0018245428,0.00015870592,0.00025335254,0.0032113683,0.00051957084,0.0000034946274],"category_scores_gemma":[0.000090143665,0.00054986676,0.00017546724,0.0007722638,0.00035343028,0.00050989696,0.00032362354,0.0006045392,0.000006628185],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022232789,0.00041497452,0.00052532856,0.0011093843,0.000055562163,0.00013514457,0.0020330993,0.21442798,0.004321009,0.3132882,0.00011514285,0.46335185],"study_design_scores_gemma":[0.0018104397,0.0017911516,0.00023610084,0.0025998913,0.000014126985,0.000051376475,0.0000017886395,0.9479416,0.018782789,0.024255736,0.0013033781,0.0012116089],"about_ca_topic_score_codex":0.00011357146,"about_ca_topic_score_gemma":0.00012823328,"teacher_disagreement_score":0.8075106,"about_ca_system_score_codex":0.0008995423,"about_ca_system_score_gemma":0.0007334666,"threshold_uncertainty_score":0.9996953},"labels":[],"label_agreement":null},{"id":"W1531515217","doi":"10.1007/978-3-540-31810-1_8","title":"Early Validation of Deployment and Scheduling Constraints for MSC Specifications","year":2005,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Software deployment; Scheduling (production processes); Software requirements specification; Abstraction; Functional requirement; Functional specification; System requirements specification; Distributed computing; Requirements analysis; Non-functional requirement; Software engineering; Real-time computing; Programming language; Software development; Software; Software design; Mathematical optimization; Software construction","score_opus":0.047847728617715406,"score_gpt":0.2779854075615198,"score_spread":0.23013767894380438,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1531515217","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00048746084,0.00033021887,0.99662566,0.00031772954,0.00035696843,0.0008943006,0.000009191498,0.00015343519,0.0008250545],"genre_scores_gemma":[0.30327788,0.000028104716,0.69633305,0.00009246687,0.00016694379,0.000023207915,0.0000023099549,0.000017620841,0.00005843177],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9975145,0.000029215842,0.0006152595,0.0009650838,0.0005463233,0.0003296462],"domain_scores_gemma":[0.9977131,0.0005226696,0.00042460862,0.0008961933,0.00034493406,0.000098526085],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010395068,0.0003029645,0.0004048606,0.0006476631,0.00013476925,0.000268608,0.0014578009,0.00022672642,0.0000070500496],"category_scores_gemma":[0.00008487252,0.00030034906,0.00008188594,0.00026978014,0.0006893977,0.00047344534,0.00037735698,0.00027680988,0.000004054789],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000052745804,0.000038610327,0.000106863285,0.00012141449,0.000021143616,0.0000058105015,0.0015114584,0.0051396796,0.0057781665,0.21194175,0.000016751537,0.7753131],"study_design_scores_gemma":[0.00071998144,0.00060614554,0.00027255766,0.0017571071,0.000032609358,0.00012087605,9.3490604e-7,0.38543257,0.20906898,0.3994626,0.0011761305,0.0013494771],"about_ca_topic_score_codex":0.00000749387,"about_ca_topic_score_gemma":0.0000067438646,"teacher_disagreement_score":0.77396363,"about_ca_system_score_codex":0.0001762665,"about_ca_system_score_gemma":0.00028892737,"threshold_uncertainty_score":0.99994487},"labels":[],"label_agreement":null},{"id":"W1531741303","doi":"10.1007/978-3-642-00255-7_19","title":"Formal Probabilistic Analysis of Stuck-at Faults in Reconfigurable Memory Arrays","year":2009,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Spare part; Computer science; Row; Probabilistic logic; Row and column spaces; Parallel computing; Probabilistic analysis of algorithms; Embedded system; Algorithm; Computer engineering; Theoretical computer science; Programming language; Artificial intelligence; Engineering","score_opus":0.01928086620038324,"score_gpt":0.2522945175376208,"score_spread":0.23301365133723753,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1531741303","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006752653,0.00031143244,0.9820042,0.00014483911,0.0004637834,0.0008870651,0.00000933087,0.00021457311,0.0152894715],"genre_scores_gemma":[0.6637963,0.000041321367,0.33426768,0.00056495686,0.00015119434,0.000038990158,0.000014583513,0.00004217005,0.0010828174],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9944534,0.00011627299,0.0013538272,0.0018454236,0.0013120102,0.00091907906],"domain_scores_gemma":[0.9956944,0.00066820794,0.0007888673,0.0023147403,0.00036712326,0.00016666108],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0026064154,0.0006423329,0.0014410033,0.0036206408,0.0001470923,0.00017875277,0.0043423674,0.00049351656,0.00002886525],"category_scores_gemma":[0.00016199666,0.0005984003,0.0003202762,0.0028909524,0.00053580845,0.00093803095,0.00072200265,0.0007603204,0.000013593914],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003558877,0.0001393716,0.00024754365,0.00022806774,0.00015136052,0.00022331104,0.0040125297,0.24442151,0.001756735,0.0185584,0.000052048763,0.7301735],"study_design_scores_gemma":[0.00040434158,0.0005768282,0.0006367733,0.0009698984,0.000099504214,0.0000665956,6.243354e-7,0.8504663,0.012092168,0.13328086,0.0002100369,0.0011960389],"about_ca_topic_score_codex":0.00010728872,"about_ca_topic_score_gemma":0.00097608607,"teacher_disagreement_score":0.7289775,"about_ca_system_score_codex":0.0009441764,"about_ca_system_score_gemma":0.00050739,"threshold_uncertainty_score":0.9996467},"labels":[],"label_agreement":null},{"id":"W1538034288","doi":"10.1109/ahs.2015.7231173","title":"Addressing processor back-end issues with RCUs","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Compiler; Computer architecture; Transistor; Embedded system; Microarchitecture; Interconnection; Electrical engineering; Engineering; Operating system; Voltage; Telecommunications","score_opus":0.14358718259598208,"score_gpt":0.34030905507044545,"score_spread":0.19672187247446338,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1538034288","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009905534,0.00040594963,0.84610426,0.0009938327,0.000087199354,0.0002707959,3.6564597e-7,0.0011168175,0.15003024],"genre_scores_gemma":[0.45427158,0.000002633847,0.53611356,0.00022639369,0.000092161376,0.000033672135,6.701815e-7,0.000017180724,0.009242177],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987193,0.000072291194,0.00017828197,0.00034678637,0.00042977295,0.0002535875],"domain_scores_gemma":[0.99891686,0.0000291263,0.00008463581,0.00057836046,0.00023972994,0.00015128903],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004309741,0.00014070286,0.00017324516,0.00008760046,0.000054778993,0.00032526994,0.00081878505,0.000059453334,0.000028107363],"category_scores_gemma":[0.000031391693,0.00009558712,0.000018840774,0.0003512065,0.000047693742,0.0009367453,0.00014403861,0.00009095745,0.00023854586],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007012367,0.00038257756,0.005198041,0.00043316046,0.00010967681,0.00036588838,0.015851371,0.000092294016,0.008045995,0.33139217,0.55696464,0.08109407],"study_design_scores_gemma":[0.0026254,0.0025145332,0.0005044088,0.0013347574,0.000029006704,0.0011274463,0.0018275166,0.047576506,0.68106747,0.05740656,0.20120694,0.0027794503],"about_ca_topic_score_codex":0.0001136069,"about_ca_topic_score_gemma":0.000027565451,"teacher_disagreement_score":0.6730215,"about_ca_system_score_codex":0.000046340363,"about_ca_system_score_gemma":0.00015246696,"threshold_uncertainty_score":0.38979298},"labels":[],"label_agreement":null},{"id":"W1538922477","doi":"10.1109/cicc.2003.1249356","title":"SoC implementation issues for synthesizable embedded programmable logic cores","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Programmable logic device; Simple programmable logic device; Logic synthesis; Programmable Array Logic; Programmable logic array; Overhead (engineering); Computer architecture; Logic optimization; Embedded system; Erasable programmable logic device; Logic gate; Complex programmable logic device; Logic family; Programming language; Algorithm","score_opus":0.03999388652967029,"score_gpt":0.3603434133190945,"score_spread":0.3203495267894242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1538922477","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00079255964,0.000120210876,0.9913388,0.0011934846,0.0001726224,0.0015287676,0.0000027670883,0.0014700508,0.0033807566],"genre_scores_gemma":[0.17716879,0.000012649699,0.8202745,0.00033155543,0.00013186141,0.0007117999,0.000008236401,0.000019282552,0.001341385],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985038,0.000049380924,0.00033755327,0.00042589492,0.00024865085,0.00043473582],"domain_scores_gemma":[0.99903196,0.00008167984,0.00012907486,0.0005284928,0.00015701627,0.00007178383],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056575,0.00016982066,0.00021081184,0.00010563997,0.00016012616,0.0003154926,0.00072680775,0.00007654635,0.000040711722],"category_scores_gemma":[0.00003529846,0.00014386831,0.00008777177,0.00025638554,0.000031896725,0.00070526265,0.000105023,0.000051736508,0.000051971634],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000075008984,0.00010052274,0.00008947653,0.00007769069,0.000029429882,0.000006088443,0.00093833084,0.00006963412,0.010127231,0.9379029,0.023785472,0.026865726],"study_design_scores_gemma":[0.0007469982,0.0006316898,0.00003653216,0.000046900193,0.000011779117,0.000022961494,0.00050121685,0.0022304794,0.6578796,0.3167818,0.02070645,0.00040365342],"about_ca_topic_score_codex":0.00035147186,"about_ca_topic_score_gemma":0.00009157275,"teacher_disagreement_score":0.64775234,"about_ca_system_score_codex":0.000114497525,"about_ca_system_score_gemma":0.000104018465,"threshold_uncertainty_score":0.58667797},"labels":[],"label_agreement":null},{"id":"W1542357591","doi":"10.1007/3-540-44687-7_6","title":"Macrocell Architectures for Product Term Embedded Memory Arrays","year":2001,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Macrocell; Computer science; Term (time); Granularity; Product (mathematics); Field-programmable gate array; Computer architecture; Embedded system; Computer hardware; Computer network; Operating system","score_opus":0.021381264471036512,"score_gpt":0.263721263431414,"score_spread":0.2423399989603775,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1542357591","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00010413473,0.00085628283,0.9814715,0.00053055363,0.0019883527,0.0023680944,0.000013529694,0.000926371,0.011741204],"genre_scores_gemma":[0.092771895,0.000033915356,0.90083236,0.0016089006,0.0019344793,0.00017993135,0.000010787381,0.00014743056,0.002480286],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9929923,0.00008329597,0.001021802,0.0031732558,0.0013817206,0.0013476526],"domain_scores_gemma":[0.9945474,0.0007623185,0.0006411859,0.0032584378,0.0004962392,0.00029437873],"candidate_categories":["metaepi_narrow","open_science"],"consensus_categories":[],"category_scores_codex":[0.0018329864,0.0010824597,0.001090637,0.0015568184,0.00040129654,0.0007837485,0.0069085835,0.00049802446,0.000021190612],"category_scores_gemma":[0.00020614607,0.0009781363,0.00035677673,0.000793271,0.0008640983,0.00032795334,0.0013218786,0.001146837,0.00003675031],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029489705,0.00007959037,0.0000328062,0.00039989263,0.00004205657,0.00021800378,0.0027259702,0.014210042,0.004784455,0.010535751,0.000587912,0.966354],"study_design_scores_gemma":[0.000839326,0.0007820859,0.000038231734,0.0015208686,0.0000360919,0.00090134784,5.720941e-7,0.23045366,0.10859554,0.6480518,0.005781525,0.002998941],"about_ca_topic_score_codex":0.000019000103,"about_ca_topic_score_gemma":0.00006311325,"teacher_disagreement_score":0.96335506,"about_ca_system_score_codex":0.00046470063,"about_ca_system_score_gemma":0.0008290407,"threshold_uncertainty_score":0.9992669},"labels":[],"label_agreement":null},{"id":"W1543656447","doi":"10.1109/iwrsp.1992.243914","title":"A system level synthesis framework for computer architectures","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Digital subscriber line; Programming language; Representation (politics); Process (computing); Simple (philosophy); High-level synthesis; Intermediate language; Theoretical computer science; Embedded system","score_opus":0.04531830970143845,"score_gpt":0.2770887652301592,"score_spread":0.23177045552872072,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1543656447","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0002661075,0.000052222607,0.99098754,0.00014804855,0.00040144933,0.00063075376,0.000004499333,0.0014119002,0.006097473],"genre_scores_gemma":[0.38910696,2.6975795e-7,0.6102852,0.000187916,0.00006822329,0.00021685389,1.1716984e-7,0.000013506255,0.00012094337],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9983595,0.00022426393,0.00031761816,0.0004834499,0.00024491176,0.00037026196],"domain_scores_gemma":[0.99751395,0.0012835554,0.00010373314,0.00090297114,0.000094484596,0.000101334794],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007076383,0.0002002206,0.00029352496,0.00015011149,0.00012628334,0.00019483027,0.0009429913,0.00015107848,0.000007990923],"category_scores_gemma":[0.0002047517,0.00016032672,0.00014400449,0.0002472609,0.00002687373,0.00009396183,0.00008369112,0.000121708574,0.000035537654],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018001731,0.000018124163,0.00003653701,0.000101418496,0.000021323647,0.000004594607,0.00018229632,0.000041357536,0.00013982892,0.98726934,0.0027069133,0.009476435],"study_design_scores_gemma":[0.00058480655,0.0005717183,0.00037850093,0.0015325762,0.000049094186,0.0007602071,0.0002183116,0.18564734,0.384155,0.40100682,0.023034347,0.0020612762],"about_ca_topic_score_codex":0.000015508527,"about_ca_topic_score_gemma":0.0000029332055,"teacher_disagreement_score":0.5862625,"about_ca_system_score_codex":0.00007413016,"about_ca_system_score_gemma":0.000056762787,"threshold_uncertainty_score":0.6537934},"labels":[],"label_agreement":null},{"id":"W1551897364","doi":"10.1109/ahs.2015.7231176","title":"Mitigation of variations in environmental conditions by SoPC architecture adaptation","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Control reconfiguration; Flexibility (engineering); Computer science; Field-programmable gate array; Embedded system; Software deployment; Adaptation (eye); Resource (disambiguation); Real-time computing; Distributed computing; Computer architecture; Operating system","score_opus":0.017158348946369466,"score_gpt":0.23960690490599293,"score_spread":0.22244855595962346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1551897364","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010339529,0.00002810338,0.98542124,0.00032596727,0.00003822742,0.00021144067,0.000015656009,0.00010319122,0.0035166638],"genre_scores_gemma":[0.9057382,0.0000011527335,0.09394324,0.000057163612,0.000007868317,0.000035842,0.000037721045,0.0000036021515,0.00017521145],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992389,0.000107797016,0.000221238,0.00014727627,0.00019920678,0.00008558252],"domain_scores_gemma":[0.9995732,0.00005529871,0.00008803586,0.00021735959,0.000019094234,0.00004703818],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022881922,0.000060923954,0.00008190951,0.00012162119,0.000019572839,0.000019552745,0.00021441122,0.00004962502,0.000012152503],"category_scores_gemma":[0.000024774608,0.000060396673,0.00001986146,0.0001766776,0.000027749466,0.00031372314,0.000036154113,0.000059848087,0.000013089788],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000809314,0.0005692725,0.005464934,0.000027161537,0.00003217089,0.0000060393445,0.021784652,0.00483461,0.25026068,0.6717744,0.03355142,0.011686576],"study_design_scores_gemma":[0.0015871024,0.00047482803,0.010589657,0.00008394622,0.00001354055,0.000044465705,0.0014844605,0.5027963,0.17773885,0.30246136,0.0021084726,0.00061702286],"about_ca_topic_score_codex":0.00009612925,"about_ca_topic_score_gemma":0.00003366715,"teacher_disagreement_score":0.8953987,"about_ca_system_score_codex":0.00007579423,"about_ca_system_score_gemma":0.000043181342,"threshold_uncertainty_score":0.24629048},"labels":[],"label_agreement":null},{"id":"W1562926252","doi":"10.1109/mwscas.2002.1187273","title":"Minimizing the number of registers and the number of phases in synchronous digital designs with minimal clock period","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Computer science; Schedule; Software pipelining; Scheduling (production processes); Integer (computer science); Parallel computing; Modulo; Process (computing); Shift register; Arithmetic; Software; Algorithm; Mathematical optimization; Mathematics; Discrete mathematics","score_opus":0.01936207199177201,"score_gpt":0.2660815031957872,"score_spread":0.2467194312040152,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1562926252","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58427644,0.0002395005,0.32311776,0.00040650903,0.000060264407,0.00089927856,0.0000035176938,0.00011753086,0.09087919],"genre_scores_gemma":[0.9546576,0.0000074435043,0.044794135,0.00006198876,0.0000079866195,0.000035919093,2.1064845e-7,0.000011558714,0.0004231554],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99849206,0.00024874046,0.00043789035,0.00029240572,0.00029388088,0.00023499216],"domain_scores_gemma":[0.9984252,0.0005529537,0.00024098816,0.00065739907,0.00008449695,0.000038981703],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006525168,0.00017325496,0.0003361712,0.000042475596,0.00006123323,0.00014111339,0.000610887,0.000055724453,0.000017161277],"category_scores_gemma":[0.000099036486,0.00008781079,0.000063005646,0.00033688595,0.00052892894,0.00041764398,0.00010124779,0.00010856798,0.0000026161572],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00055389997,0.00064471096,0.20689958,0.00029608433,0.0002733738,0.00011694744,0.034060866,0.000046295605,0.0027103394,0.74265873,0.0027485848,0.008990577],"study_design_scores_gemma":[0.07411533,0.0063894843,0.034725275,0.008447842,0.0007723455,0.042594183,0.11372873,0.06238935,0.54325575,0.0869461,0.01566973,0.01096585],"about_ca_topic_score_codex":0.00013247455,"about_ca_topic_score_gemma":0.000017455888,"teacher_disagreement_score":0.65571266,"about_ca_system_score_codex":0.00002869857,"about_ca_system_score_gemma":0.0001064796,"threshold_uncertainty_score":0.358082},"labels":[],"label_agreement":null},{"id":"W1563631148","doi":"10.1007/978-1-4615-2323-9_6","title":"An ILP-Based Approach to Code Generation","year":2002,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Integer programming; Computer science; Code (set theory); Set (abstract data type); Integer (computer science); Linear programming; Parallel computing; Code generation; Function (biology); Theoretical computer science; Programming language; Algorithm","score_opus":0.0831170871273927,"score_gpt":0.265921366933002,"score_spread":0.18280427980560932,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1563631148","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[4.4279864e-7,0.000024633118,0.5303827,0.00005963555,0.00010794705,0.00041466136,0.0000044679073,0.00076645426,0.46823907],"genre_scores_gemma":[0.0028090216,0.0000037427187,0.6046628,0.001331028,0.00026038135,0.0000795869,0.000038418955,0.000056081342,0.390759],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99785244,0.000058302543,0.00040701672,0.00091317965,0.00052661804,0.00024243738],"domain_scores_gemma":[0.9976189,0.000026691705,0.00015124455,0.001828651,0.00016899129,0.0002055192],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003652735,0.0003652878,0.00035217882,0.00034495295,0.00007989678,0.000303005,0.0014752977,0.0004052793,0.00009811763],"category_scores_gemma":[0.0000067357887,0.00034276984,0.00010465752,0.00006640041,0.000022945509,0.00029169864,0.000095297175,0.00021933271,0.00035574663],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.184287e-7,0.00003457491,4.058103e-7,0.00001923674,0.000009331785,0.0000064992178,0.00009463762,0.00023935846,0.00096549524,0.9249609,0.067303285,0.0063655498],"study_design_scores_gemma":[0.00015775036,0.00041483215,8.875318e-7,0.00008857897,0.000015032868,0.00002640251,0.000001483384,0.7551539,0.009113124,0.009759727,0.2241143,0.0011539643],"about_ca_topic_score_codex":0.000017959037,"about_ca_topic_score_gemma":0.000012005347,"teacher_disagreement_score":0.9152012,"about_ca_system_score_codex":0.00014251994,"about_ca_system_score_gemma":0.000070522554,"threshold_uncertainty_score":0.9999024},"labels":[],"label_agreement":null},{"id":"W1565467519","doi":"10.1109/pacrim.2005.1517280","title":"Loop sensitive context switching between partitions in a co-design virtual machine","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Computer science; Context switch; Heuristics; Context (archaeology); Virtual machine; Java; Page fault; Parallel computing; Execution time; Embedded system; Virtual memory; Operating system; Memory management","score_opus":0.03922009176728663,"score_gpt":0.2951121289392139,"score_spread":0.25589203717192727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1565467519","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009837833,0.000033878394,0.98054886,0.0011602793,0.000037807193,0.0004623076,0.0000051768366,0.0007232093,0.007190672],"genre_scores_gemma":[0.90842974,0.0000032499845,0.0900499,0.0007142153,0.00009911454,0.00004013972,0.0000034382201,0.000014147815,0.000646083],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99801284,0.00043002545,0.0004662141,0.00043899223,0.0002820429,0.0003699091],"domain_scores_gemma":[0.9986518,0.0005444777,0.00010459874,0.0005115199,0.00006859237,0.000118984455],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010992644,0.00019538592,0.0003091743,0.0002610535,0.000100715806,0.00014143121,0.00054025656,0.000104354505,0.000034213772],"category_scores_gemma":[0.000061354884,0.00018121216,0.00006255738,0.0003815266,0.000033150318,0.0008097297,0.0001272382,0.00027569558,0.0002881152],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003545219,0.00044225925,0.007780089,0.000025611413,0.00013548823,0.00027103268,0.014690521,0.0013547213,0.036785625,0.36781234,0.020734707,0.5499321],"study_design_scores_gemma":[0.00236582,0.0010087357,0.004655129,0.00039266038,0.000027459364,0.00018567579,0.0009478469,0.41578624,0.55236757,0.014716936,0.0057084584,0.0018374847],"about_ca_topic_score_codex":0.0004238476,"about_ca_topic_score_gemma":0.00033022987,"teacher_disagreement_score":0.8985919,"about_ca_system_score_codex":0.00015397884,"about_ca_system_score_gemma":0.000076394914,"threshold_uncertainty_score":0.73896176},"labels":[],"label_agreement":null},{"id":"W1567289442","doi":"10.1007/978-0-387-21798-7_18","title":"High-level circuit design","year":2003,"lang":"en","type":"book-chapter","venue":"Texts and monographs in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland; University of Toronto","funders":"","keywords":"Handshaking; Computer science; Electronic circuit; State (computer science); Programming language; Netlist; Computer engineering; Function (biology); Computer architecture; Theoretical computer science; Computer hardware; Electrical engineering; Engineering","score_opus":0.062305487236828355,"score_gpt":0.251453121900335,"score_spread":0.18914763466350662,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1567289442","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000028812065,0.0010428495,0.98029035,0.000079858946,0.0010323124,0.0007545076,0.0000070935484,0.00044826715,0.016315944],"genre_scores_gemma":[0.014690455,0.0005565593,0.97347116,0.0011541792,0.00014753823,0.00005626088,0.00000225541,0.000064366905,0.009857238],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99560773,0.000094152114,0.00074704736,0.0018325605,0.00093751046,0.0007810152],"domain_scores_gemma":[0.99714226,0.00020147095,0.00037584035,0.0017448252,0.00022323002,0.00031236987],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0024406917,0.0006378021,0.0007137149,0.0018086727,0.00030465485,0.00080554077,0.0032285484,0.00036076905,0.00001062142],"category_scores_gemma":[0.000015705613,0.0006094155,0.00013269238,0.00072497537,0.0009273547,0.000996853,0.0009103159,0.00057292747,0.000023033575],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001986825,0.000017094137,0.00001819885,0.00003640852,0.000015079432,0.00010521371,0.00042554367,0.000056306802,0.00009211922,0.7864663,0.0037560943,0.20900968],"study_design_scores_gemma":[0.0005473143,0.00058995024,0.00021625597,0.00087587524,0.000017332553,0.0003296641,0.0000015943344,0.024683729,0.0013992307,0.9528263,0.0166321,0.0018806618],"about_ca_topic_score_codex":0.000031750165,"about_ca_topic_score_gemma":0.0000074454338,"teacher_disagreement_score":0.20712902,"about_ca_system_score_codex":0.00018680231,"about_ca_system_score_gemma":0.00037649082,"threshold_uncertainty_score":0.9996357},"labels":[],"label_agreement":null},{"id":"W1583760723","doi":"10.1109/iembs.2003.1280509","title":"Cardiac tissue simulation using graphics hardware","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Graphics; Cellular automaton; Computer graphics; Graphics hardware; General-purpose computing on graphics processing units; Computer hardware; Graphics processing unit; Parallel computing; Computational science; Computer graphics (images); Artificial intelligence","score_opus":0.04193181062037241,"score_gpt":0.31652770803017416,"score_spread":0.2745958974098017,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1583760723","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006574162,0.00007981849,0.9897234,0.00009645752,0.00022759198,0.00022536886,7.6269356e-7,0.0008387778,0.0022336715],"genre_scores_gemma":[0.7733658,0.0000024156063,0.22634968,0.000112435504,0.000053427833,0.0000046510327,5.575687e-7,0.000008112676,0.00010292873],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990656,0.000054938013,0.00018824109,0.00025614788,0.00026061333,0.0001744745],"domain_scores_gemma":[0.9992149,0.00004325729,0.000059434522,0.00052002515,0.00010666718,0.000055716187],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002762379,0.000101360456,0.00013383606,0.00012225799,0.00008632677,0.00011842405,0.00039841107,0.00008026333,0.0000039052766],"category_scores_gemma":[0.000023632472,0.0000954442,0.000052711126,0.0004006335,0.000017729615,0.00055331143,0.00009730515,0.000074114076,0.000029285959],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018737608,0.000053605498,0.00048185582,0.000049112306,0.0000346088,0.000034398076,0.0014247423,0.13666835,0.037601203,0.8145667,0.0006020561,0.008481519],"study_design_scores_gemma":[0.0004502072,0.00020320146,0.0005833818,0.00016676809,0.000020470605,0.000029181925,0.00005098821,0.56294817,0.30931067,0.108735435,0.016556635,0.00094487803],"about_ca_topic_score_codex":0.0002655455,"about_ca_topic_score_gemma":0.00000547636,"teacher_disagreement_score":0.76679164,"about_ca_system_score_codex":0.00008684946,"about_ca_system_score_gemma":0.00005641504,"threshold_uncertainty_score":0.38921013},"labels":[],"label_agreement":null},{"id":"W1587957916","doi":"10.1007/1-4020-8149-9_30","title":"Engineering Concurrent and Reactive Systems with Distributed Real-Time Abstract State Machines","year":2004,"lang":"en","type":"book-chapter","venue":"IFIP International Federation for Information Processing/IFIP","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Concurrency; Computer science; Abstract state machines; Distributed computing; Flexibility (engineering); Agile software development; State (computer science); Concurrency control; Finite-state machine; Software engineering; Programming language","score_opus":0.01085746907472298,"score_gpt":0.23704685816785376,"score_spread":0.22618938909313077,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1587957916","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00007997344,0.00010536241,0.92023,0.00030791364,0.0007043275,0.0016946513,0.0006939955,0.00088414113,0.075299665],"genre_scores_gemma":[0.84311026,0.00028150325,0.06267083,0.00043231132,0.0012046187,0.0020913573,0.016303556,0.00034930228,0.07355627],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973256,0.000012041544,0.0011195726,0.00044381715,0.00083916396,0.00025980204],"domain_scores_gemma":[0.9964552,0.00013506027,0.0013872288,0.00028410082,0.0016123469,0.00012608866],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0004770362,0.00051768456,0.00043729856,0.00049244845,0.00029869212,0.0026877285,0.00054091716,0.0002719162,0.000017891329],"category_scores_gemma":[0.00008127597,0.0004758307,0.0000855389,0.00007626753,0.00005719064,0.0049340664,0.00009477181,0.0003144905,0.00005361778],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015562441,0.00005903019,0.000014031464,0.0019435267,0.0004106131,0.000013978372,0.0025397749,0.013430939,0.0007234996,0.93367434,0.0038945351,0.043140087],"study_design_scores_gemma":[0.0030944168,0.0005668685,0.00020558022,0.0061460207,0.00010534417,0.0004717115,0.00008249298,0.817297,0.0034766987,0.023234345,0.14260562,0.002713932],"about_ca_topic_score_codex":0.000052957137,"about_ca_topic_score_gemma":0.0000052145647,"teacher_disagreement_score":0.91044,"about_ca_system_score_codex":0.0006341778,"about_ca_system_score_gemma":0.00040310953,"threshold_uncertainty_score":0.99976933},"labels":[],"label_agreement":null},{"id":"W1588798419","doi":"10.1109/parelec.2004.60","title":"Re-Configurable Parallel Stream Processor with Self-Assembling and Self-Restorable Micro-Architecture","year":2004,"lang":"en","type":"article","venue":"Parallel Computing in Electrical Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Field-programmable gate array; Stream processing; Computer architecture; Architecture; Task (project management); Workload; Embedded system; Data stream; Virtex; Parallel computing; Operating system; Engineering","score_opus":0.006423967429367285,"score_gpt":0.2161408886968601,"score_spread":0.2097169212674928,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1588798419","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.090856746,0.0011057947,0.9045834,0.00020865435,0.000054601867,0.0005905488,2.502784e-7,0.002249325,0.00035070957],"genre_scores_gemma":[0.55114514,0.000022926391,0.44866055,0.00004791316,0.000049091654,0.00003153758,8.924065e-7,0.000034767047,0.000007218241],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99705964,0.00007568195,0.0005428198,0.00087006943,0.0004194699,0.0010323157],"domain_scores_gemma":[0.9987142,0.00030238216,0.00016295571,0.0005088712,0.000096763164,0.00021484043],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00060409936,0.00046519455,0.0005415454,0.00048339696,0.00015635557,0.00030103806,0.0008692663,0.00020771548,5.8251936e-7],"category_scores_gemma":[0.00007961763,0.00043059792,0.000057040128,0.0015310887,0.000017034128,0.00035368226,0.0001594712,0.00082034845,0.00000526313],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020057676,0.00025226024,0.0010169476,0.00026440955,0.000069166555,0.00014627563,0.0018427076,0.98427147,0.0037831224,0.0069657085,0.00003714768,0.0013307215],"study_design_scores_gemma":[0.0017998592,0.00054476317,0.001102895,0.00050790736,0.000018887515,0.00030613082,0.000018012395,0.98662555,0.006274662,0.0014672442,0.00038445723,0.00094962626],"about_ca_topic_score_codex":0.00012841419,"about_ca_topic_score_gemma":0.000017328506,"teacher_disagreement_score":0.46028838,"about_ca_system_score_codex":0.00037867707,"about_ca_system_score_gemma":0.00020125328,"threshold_uncertainty_score":0.99981457},"labels":[],"label_agreement":null},{"id":"W1590938412","doi":"10.1007/3-540-44687-7_49","title":"Reconfigurable Breakpoints for Co-debug","year":2001,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Xilinx (Canada)","funders":"","keywords":"Debugging; Computer science; Field-programmable gate array; Embedded system; Computer hardware; Software; Digital clock manager; Synchronization (alternating current); Clock synchronization; Synchronous circuit; Clock signal; Operating system; Channel (broadcasting)","score_opus":0.02793450416272618,"score_gpt":0.2777546043234521,"score_spread":0.24982010016072592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1590938412","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000005201823,0.00035031617,0.93617904,0.0005430396,0.0014514682,0.001290951,0.000012510293,0.00068121677,0.059486285],"genre_scores_gemma":[0.02518036,0.00011899659,0.96357375,0.0028800122,0.001208245,0.00016168976,0.000018453891,0.0001446311,0.0067138723],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9948453,0.000055327982,0.0008657906,0.0021783684,0.0010100205,0.0010452153],"domain_scores_gemma":[0.995513,0.0009237158,0.0005042214,0.002352436,0.00046118282,0.00024543636],"candidate_categories":["metaepi_narrow","open_science"],"consensus_categories":[],"category_scores_codex":[0.0019962697,0.0007291103,0.00086692447,0.001139557,0.00032427863,0.0007909734,0.005386028,0.0005981483,0.000046641235],"category_scores_gemma":[0.00014701107,0.0006945982,0.00025445002,0.00058598816,0.000534,0.00087382854,0.00044219327,0.0007521446,0.00010874071],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000138111955,0.00004391361,0.000026252677,0.00014144865,0.000025480074,0.00013456642,0.00060983305,0.0012766882,0.00096311787,0.07058826,0.0021793996,0.9239972],"study_design_scores_gemma":[0.0005155662,0.00053694303,0.000013883573,0.0010979284,0.000012137266,0.00050800113,1.610659e-7,0.18650132,0.024325265,0.73167855,0.053223938,0.0015863073],"about_ca_topic_score_codex":0.000044052173,"about_ca_topic_score_gemma":0.000055850087,"teacher_disagreement_score":0.9224109,"about_ca_system_score_codex":0.0005501101,"about_ca_system_score_gemma":0.000699272,"threshold_uncertainty_score":0.9999953},"labels":[],"label_agreement":null},{"id":"W1591138133","doi":"10.1109/ccece.1996.548062","title":"Performance analysis for hardware/software co-synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; Block (permutation group theory); Set (abstract data type); Interconnection; Architecture; Upper and lower bounds; Source code; Software; Code (set theory); Computer hardware; Parallel computing; Embedded system; Operating system; Programming language; Computer network","score_opus":0.04732557914718518,"score_gpt":0.26250560167359965,"score_spread":0.21518002252641447,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1591138133","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024233505,0.000057740475,0.98359734,0.00018981824,0.00005691635,0.0002893309,0.0000064796673,0.0012077246,0.012171294],"genre_scores_gemma":[0.61909,0.000019233225,0.37649068,0.00017296449,0.000032752647,0.00025361776,0.0000013092726,0.000010189227,0.003929222],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99866736,0.00005306046,0.0002847964,0.00042276568,0.00026570488,0.00030631333],"domain_scores_gemma":[0.9984386,0.00034868545,0.00009610421,0.000909239,0.00012352515,0.00008382288],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039748874,0.00015241417,0.00029573642,0.00034184527,0.0001420719,0.00014028852,0.0010550668,0.00008012192,0.0002680787],"category_scores_gemma":[0.000119281875,0.00013117418,0.00022131021,0.0008819771,0.000024844929,0.00053626247,0.00007196008,0.000057236695,0.00016619235],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016066895,0.00042194332,0.14161211,0.0004195447,0.0018336183,0.000022709719,0.0024227533,0.00068709184,0.0018584128,0.028107,0.31711194,0.5054868],"study_design_scores_gemma":[0.00018138089,0.00016773384,0.0033153594,0.00003419471,0.00016292528,0.0000135948985,0.000018150255,0.873783,0.09204525,0.00038429812,0.029268907,0.0006251864],"about_ca_topic_score_codex":0.000014057698,"about_ca_topic_score_gemma":0.0000050955214,"teacher_disagreement_score":0.8730959,"about_ca_system_score_codex":0.000053736523,"about_ca_system_score_gemma":0.00001031836,"threshold_uncertainty_score":0.53491277},"labels":[],"label_agreement":null},{"id":"W1600183590","doi":"10.1109/fpt.2002.1188675","title":"Implementing logic in FPGA memory arrays: heterogeneous memory architectures","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Field-programmable gate array; Computing with Memory; Computer architecture; Embedded system; Registered memory; Memory architecture; Implementation; Partition (number theory); Interleaved memory; Auxiliary memory; Parallel computing; Semiconductor memory; Vendor; Memory management; Computer hardware","score_opus":0.027541298743652732,"score_gpt":0.27607177929092314,"score_spread":0.2485304805472704,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1600183590","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039616544,0.00036482612,0.8779905,0.00016565567,0.00022699789,0.00061044964,8.975044e-7,0.00096473657,0.08005938],"genre_scores_gemma":[0.83431214,0.000003389846,0.1643633,0.0007120554,0.000033257227,0.00006834692,6.491142e-7,0.00001705189,0.00048983825],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99736077,0.0004414717,0.000513835,0.00059597637,0.00033393607,0.0007539999],"domain_scores_gemma":[0.9986878,0.00014905138,0.00013061169,0.0008897307,0.00004459196,0.00009820391],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014489057,0.00024034639,0.0002836155,0.00031608564,0.000108487395,0.00013811933,0.0009823601,0.00009248087,0.00009952426],"category_scores_gemma":[0.00009913021,0.00020789988,0.0000997844,0.00042478804,0.00003754801,0.00015220013,0.0002445772,0.00021482148,0.000055804587],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035826364,0.001043442,0.0066880495,0.0006294841,0.00027747903,0.0027503415,0.021910077,0.015045945,0.21720019,0.4000415,0.013118084,0.3212596],"study_design_scores_gemma":[0.00067200535,0.00022871827,0.00014994844,0.000078706245,0.000006132523,0.00067425304,0.00033780516,0.006489462,0.9093231,0.076961264,0.004164879,0.0009137356],"about_ca_topic_score_codex":0.0001378026,"about_ca_topic_score_gemma":0.0002981225,"teacher_disagreement_score":0.79469556,"about_ca_system_score_codex":0.00008812838,"about_ca_system_score_gemma":0.00006855395,"threshold_uncertainty_score":0.8477911},"labels":[],"label_agreement":null},{"id":"W1600324942","doi":"10.1109/fccm.2015.25","title":"Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Debugging; Tracing; Compiler; Place and route; Field-programmable gate array; Embedded system; Toolchain; Parallel computing; Computer architecture; Programming language; Software","score_opus":0.10469031865307946,"score_gpt":0.3358906502979773,"score_spread":0.23120033164489787,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1600324942","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016518068,0.000034558856,0.9621214,0.0002426366,0.0003308395,0.0006162185,0.0000014063213,0.0014069489,0.018727886],"genre_scores_gemma":[0.6634175,6.972892e-7,0.3353793,0.00071661297,0.00003909499,0.000020735893,8.622502e-7,0.00002259807,0.00040256418],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99745035,0.00027560897,0.000474581,0.00066004833,0.00062830583,0.0005111134],"domain_scores_gemma":[0.998066,0.00018396125,0.00013944277,0.0009704983,0.00023897145,0.00040111365],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011172297,0.00027770468,0.0003998893,0.00036018694,0.000112460264,0.00030100823,0.001217297,0.00012276186,0.000019383166],"category_scores_gemma":[0.00008051566,0.0002539114,0.00009115085,0.00064116606,0.000024464822,0.0005270478,0.00028465365,0.0001932119,0.0002816041],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016443916,0.0010584047,0.00070462225,0.00022985855,0.00029471316,0.0007712667,0.01663759,0.38277823,0.3084613,0.11447862,0.051104993,0.12331595],"study_design_scores_gemma":[0.0006905626,0.00039145566,0.000046444387,0.0002519656,0.0000094647985,0.000110704714,0.00010604093,0.94858605,0.04411331,0.0047904896,0.00027405182,0.0006294902],"about_ca_topic_score_codex":0.00018147816,"about_ca_topic_score_gemma":0.000022200009,"teacher_disagreement_score":0.64689946,"about_ca_system_score_codex":0.00040273796,"about_ca_system_score_gemma":0.00016784879,"threshold_uncertainty_score":0.9999913},"labels":[],"label_agreement":null},{"id":"W1601188317","doi":"10.1007/978-3-540-39893-6_13","title":"Modeling SystemC Fixed-Point Arithmetic in HOL","year":2003,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Fixed-point arithmetic; HOL; Computer science; Netlist; Fixed point; Rounding; Arithmetic; Floating point; Theoretical computer science; Algorithm; Programming language; Embedded system; Mathematics","score_opus":0.023627698849976793,"score_gpt":0.2517938118826556,"score_spread":0.2281661130326788,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1601188317","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00006313622,0.0010396477,0.99087656,0.0003480453,0.0016183225,0.0010674484,0.0000026857654,0.0004446487,0.0045395107],"genre_scores_gemma":[0.33793065,0.000049148483,0.6598773,0.0014522027,0.0002587131,0.00006362128,0.000002173005,0.00008108868,0.00028507947],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99356914,0.00018206515,0.0012841894,0.0024132456,0.0014681225,0.0010832392],"domain_scores_gemma":[0.9960856,0.00041244668,0.00035492974,0.002605112,0.0003196937,0.00022223465],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0030632522,0.0008373828,0.0010797987,0.0021638963,0.00018068809,0.00077956356,0.00491234,0.0006563814,0.000008322616],"category_scores_gemma":[0.00017205164,0.0008023233,0.00019490786,0.0011795295,0.00035991674,0.00092929445,0.0012156938,0.0014474005,0.00005351334],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009381777,0.00012107496,0.00008830439,0.0006280069,0.000031152515,0.0011449157,0.0034163853,0.6780961,0.00088110345,0.09863591,0.000115498886,0.21683213],"study_design_scores_gemma":[0.00016896371,0.00011557484,0.0000019872998,0.001691727,0.0000046176765,0.00023786564,3.3532325e-7,0.8604226,0.001482083,0.13493417,0.0001435624,0.0007965126],"about_ca_topic_score_codex":0.00012457963,"about_ca_topic_score_gemma":0.00015182844,"teacher_disagreement_score":0.33786753,"about_ca_system_score_codex":0.0010345757,"about_ca_system_score_gemma":0.00060056604,"threshold_uncertainty_score":0.99944276},"labels":[],"label_agreement":null},{"id":"W1617123517","doi":"10.1109/pacrim.1999.799534","title":"Embedded memory in FPGAs: recent research results","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Computer architecture; Interconnection; Embedded system; Architecture; Semiconductor memory; Memory architecture; Electronic circuit; Computer hardware; Engineering; Electrical engineering; Telecommunications","score_opus":0.12783155128493645,"score_gpt":0.3826384227332632,"score_spread":0.25480687144832675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1617123517","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0039202594,0.000286789,0.14441682,0.0014824386,0.00036787125,0.0009170698,9.919581e-7,0.0008636766,0.8477441],"genre_scores_gemma":[0.7377127,0.00015096058,0.24916524,0.00038021768,0.000052669155,0.00015941652,0.0000014026238,0.000025762298,0.01235165],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99592596,0.001462784,0.0005490883,0.00066371274,0.00076731376,0.00063113036],"domain_scores_gemma":[0.9976117,0.00044342005,0.00006430885,0.0014485258,0.00030235382,0.00012969524],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.008101815,0.00014011562,0.00020607609,0.0005376494,0.000087983055,0.0001609698,0.0012305117,0.00013406514,0.000049254268],"category_scores_gemma":[0.0011703554,0.00012377012,0.000036910023,0.0017946196,0.0000611693,0.00043829958,0.00021207138,0.00042868117,0.0002693768],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044688262,0.0003829899,0.00014417557,0.000044400145,0.0000144049,0.00030792688,0.0063771415,0.00006011741,0.011781569,0.69907665,0.23764645,0.044119477],"study_design_scores_gemma":[0.0025160871,0.00060402794,0.0003628934,0.00026702852,0.0000018863576,0.00014177324,0.0014950027,0.008864597,0.6596506,0.13611887,0.18899119,0.0009860132],"about_ca_topic_score_codex":0.00014503651,"about_ca_topic_score_gemma":0.00012910127,"teacher_disagreement_score":0.8353924,"about_ca_system_score_codex":0.00023391914,"about_ca_system_score_gemma":0.00023009282,"threshold_uncertainty_score":0.5047199},"labels":[],"label_agreement":null},{"id":"W1625164006","doi":"","title":"Romantiki OS — A single stack multitasking operating system for resource limited embedded devices","year":2010,"lang":"en","type":"article","venue":"International Conference on Informatics and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Human multitasking; Computer science; Debugging; Embedded system; Architecture; Coding (social sciences); Resource (disambiguation); Operating system; Computer architecture; Computer network","score_opus":0.05399397795293049,"score_gpt":0.2943677351579061,"score_spread":0.2403737572049756,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1625164006","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.121598326,0.00003349721,0.8080295,0.00020983053,0.0024610162,0.0015699766,0.00006865692,0.00072811777,0.0653011],"genre_scores_gemma":[0.954158,0.0000018908685,0.045152415,0.000105082734,0.00016839399,0.00017671616,0.000022739147,0.000015727554,0.00019903408],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99788016,0.00006870361,0.00096049614,0.0002602809,0.0005431271,0.00028722995],"domain_scores_gemma":[0.9978886,0.0002852176,0.00057179714,0.00049275486,0.0006426809,0.00011892517],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0010111902,0.00024539113,0.00032492052,0.00027745528,0.00022600955,0.0019346825,0.0010782292,0.00016069874,0.0000036227],"category_scores_gemma":[0.00014526161,0.00021139135,0.00006600151,0.00012733671,0.000041595777,0.00090263254,0.00018789258,0.00025133233,0.00001746995],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017801434,0.000058144673,0.00030384844,0.00064452045,0.00009578503,0.0000067939077,0.005969628,0.00024563188,0.020535946,0.96694124,0.000918899,0.0042617507],"study_design_scores_gemma":[0.00045060724,0.00017250868,0.000034604098,0.0007713674,0.000006101249,0.00010367442,0.0035409548,0.9857191,0.0028764734,0.00013527532,0.0059007546,0.00028860295],"about_ca_topic_score_codex":0.000051361494,"about_ca_topic_score_gemma":0.000022525566,"teacher_disagreement_score":0.98547345,"about_ca_system_score_codex":0.000077266675,"about_ca_system_score_gemma":0.000069738795,"threshold_uncertainty_score":0.9991014},"labels":[],"label_agreement":null},{"id":"W1626850856","doi":"10.1109/ccece.2001.933608","title":"A dynamic programming approach to complex allocation in a DSP pipelined processor","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Digital signal processing; Parallel computing; Computer architecture; Computer hardware","score_opus":0.048662790175859026,"score_gpt":0.28037903394360464,"score_spread":0.2317162437677456,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1626850856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001507693,0.000035277124,0.98255885,0.0007756626,0.000025399775,0.0012069811,3.1628647e-7,0.0009378082,0.012952036],"genre_scores_gemma":[0.53712016,8.447761e-7,0.46171528,0.00020070178,0.0000069391804,0.00030327606,0.0000015839814,0.000007822503,0.00064335123],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984445,0.00008162288,0.00036393848,0.0004936954,0.00028607826,0.00033018691],"domain_scores_gemma":[0.999183,0.000029145622,0.00007224942,0.0005239653,0.00010148417,0.00009015457],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044761496,0.0001484872,0.00018950042,0.0002863847,0.00004472656,0.00017242685,0.00089423935,0.00006801656,0.000007845069],"category_scores_gemma":[0.000053173786,0.00013533043,0.000031662643,0.001134693,0.000015714068,0.00038159627,0.00013931704,0.00010162688,0.000061642335],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019717008,0.0028906893,0.0013543208,0.0007242386,0.000035613048,0.000032040487,0.027535243,0.001015113,0.028137177,0.15376583,0.01717737,0.76731265],"study_design_scores_gemma":[0.0001871335,0.00008305734,0.00035050057,0.000038175956,0.0000012172385,0.000022114484,0.00008394134,0.9960306,0.0006139309,0.0005845833,0.0017804691,0.00022427537],"about_ca_topic_score_codex":0.00008002148,"about_ca_topic_score_gemma":0.00007582909,"teacher_disagreement_score":0.9950155,"about_ca_system_score_codex":0.00012722376,"about_ca_system_score_gemma":0.000019689278,"threshold_uncertainty_score":0.5518614},"labels":[],"label_agreement":null},{"id":"W164673785","doi":"","title":"Instance-Specific Versus Parameter-Specific Circuit Generation.","year":2005,"lang":"en","type":"article","venue":"ERSA","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Lethbridge","funders":"","keywords":"Computer science; Computation; Autocorrelation; Algorithm; Theoretical computer science; Mathematics; Statistics","score_opus":0.09630303658222256,"score_gpt":0.27089493862217,"score_spread":0.17459190203994746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W164673785","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007696094,0.0022343914,0.9629359,0.0005234907,0.0014794336,0.00031036724,0.0000024694325,0.00089392794,0.023923915],"genre_scores_gemma":[0.81194896,0.00020218406,0.18561383,0.00023403026,0.001108807,0.00006708889,0.000005107889,0.000024239038,0.00079575804],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981614,0.00011622122,0.00036635256,0.0005734791,0.00041981187,0.0003627864],"domain_scores_gemma":[0.9983796,0.00012900584,0.00012216969,0.0011609123,0.00009461845,0.00011369447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035699393,0.00019770018,0.00020520092,0.0001622499,0.00014677641,0.00031430786,0.0010554882,0.000115523784,0.00008537428],"category_scores_gemma":[0.00002144804,0.00020231264,0.00009166711,0.00045910964,0.000052391588,0.0008414144,0.00010725702,0.00019125431,0.0007166398],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019055478,0.00011962783,0.00003910695,0.0000087510625,0.000033904977,0.00004561469,0.0025689115,0.00021412307,0.032359097,0.38703427,0.29753974,0.2800178],"study_design_scores_gemma":[0.000810008,0.00015955966,0.0000715493,0.000023371369,0.0000030058104,0.000023637815,0.00003667561,0.008071143,0.04297154,0.002357675,0.94498575,0.00048607646],"about_ca_topic_score_codex":0.000004526576,"about_ca_topic_score_gemma":0.000011850164,"teacher_disagreement_score":0.80425286,"about_ca_system_score_codex":0.00029035434,"about_ca_system_score_gemma":0.000049536884,"threshold_uncertainty_score":0.9211194},"labels":[],"label_agreement":null},{"id":"W1653341055","doi":"10.1109/iscas.1989.100555","title":"A multi-level simulation system for MOS VLSI networks","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Very-large-scale integration; Mode (computer interface); Embedded system; Operating system","score_opus":0.08239592341745731,"score_gpt":0.30852552161992663,"score_spread":0.2261295982024693,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1653341055","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000107845925,0.000063121915,0.9949504,0.00001741314,0.00033640265,0.0009139398,0.0000012102589,0.0011250298,0.0024846336],"genre_scores_gemma":[0.56216294,3.4194977e-7,0.4369285,0.00005313703,0.000027418691,0.000098224584,6.9945116e-7,0.000009372931,0.0007193747],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987697,0.00013222196,0.00031264083,0.00035127174,0.00015879582,0.000275382],"domain_scores_gemma":[0.99881846,0.00025478206,0.00010901068,0.00057563285,0.00017087167,0.0000712439],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069471484,0.00013765728,0.00017852793,0.00007758734,0.00010321839,0.00013179277,0.00045225926,0.00012146478,0.000002597549],"category_scores_gemma":[0.00007764749,0.00012063805,0.000076259865,0.00024306703,0.00001030848,0.0003441356,0.000042685362,0.000062904975,0.000016583856],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008715468,0.00012379004,0.00034881866,0.00022615619,0.000050491548,0.0000103939765,0.00055001676,0.1661341,0.0026185885,0.8056092,0.0041553043,0.020164391],"study_design_scores_gemma":[0.00030399888,0.000043490098,0.00004595159,0.0000400516,0.000003195449,0.000009899135,0.000027432781,0.9931637,0.004391017,0.00032936677,0.0014801619,0.00016175924],"about_ca_topic_score_codex":0.00001302019,"about_ca_topic_score_gemma":0.00000645082,"teacher_disagreement_score":0.8270296,"about_ca_system_score_codex":0.00010165843,"about_ca_system_score_gemma":0.00003566501,"threshold_uncertainty_score":0.49194768},"labels":[],"label_agreement":null},{"id":"W1657896522","doi":"10.5555/2685048.2685101","title":"User-guided device driver synthesis","year":2014,"lang":"en","type":"article","venue":"Operating Systems Design and Implementation","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":47,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Flexibility (engineering); Automation; Abstraction; Embedded system; High-level synthesis; Software engineering; Programming language; Engineering; Field-programmable gate array","score_opus":0.03934264712630248,"score_gpt":0.3200072981216438,"score_spread":0.2806646509953413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1657896522","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012591941,0.0000646038,0.9849577,0.00012173005,0.00023011061,0.0009704349,0.0000015806479,0.00036411616,0.000697809],"genre_scores_gemma":[0.7779696,0.0000081372455,0.22127941,0.00016553624,0.00009104852,0.00031842294,0.0000032152948,0.000018460414,0.00014619315],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99726576,0.0010879949,0.0005743435,0.0004629278,0.00031145636,0.0002975424],"domain_scores_gemma":[0.998636,0.00045484537,0.00021857477,0.00043913792,0.00015369624,0.00009773817],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0022182416,0.0002048859,0.00026836424,0.00013304017,0.00032209008,0.00081395876,0.0004040888,0.000072160496,0.00001213292],"category_scores_gemma":[0.00010597301,0.00018729022,0.000032964617,0.00021854667,0.000019613593,0.0009068014,0.00009697534,0.000074227915,0.000029231063],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007769537,0.000080530146,0.01015403,0.00062269985,0.0001732496,0.000015592434,0.0089011965,0.001383558,0.3239038,0.4684579,0.04327233,0.14302734],"study_design_scores_gemma":[0.0014246465,0.0006861762,0.0025041802,0.0006189198,0.000071155235,0.0003228239,0.0019931265,0.75119543,0.2200349,0.00072428834,0.018969385,0.0014549851],"about_ca_topic_score_codex":0.0005051384,"about_ca_topic_score_gemma":0.000011354262,"teacher_disagreement_score":0.76537764,"about_ca_system_score_codex":0.00007769212,"about_ca_system_score_gemma":0.00004748476,"threshold_uncertainty_score":0.7849023},"labels":[],"label_agreement":null},{"id":"W1675192307","doi":"10.1063/1.3026417","title":"A Statistical Model for Scalar Collision-Sequence Interference","year":2008,"lang":"en","type":"article","venue":"AIP conference proceedings","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Collision; Computer science; Sequence (biology); Interference (communication); Scalar (mathematics); Statistical model; Algorithm; Artificial intelligence; Computer network; Mathematics; Computer security; Geometry","score_opus":0.09067455683538253,"score_gpt":0.30726296698524536,"score_spread":0.21658841014986283,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1675192307","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010773804,0.000027331258,0.9848476,0.0004956139,0.000098299526,0.0008202681,0.00002647037,0.0007536898,0.0021569214],"genre_scores_gemma":[0.67135286,0.000031295313,0.32751083,0.00024729013,0.000030375906,0.00034994667,0.0000028468658,0.00001681504,0.00045771195],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975023,0.000018697732,0.00052757526,0.0008781932,0.00047115088,0.00060204684],"domain_scores_gemma":[0.9978366,0.00019460397,0.00021018808,0.000384725,0.0011266944,0.0002472246],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005107165,0.0003151078,0.00040602064,0.0001745399,0.00029701926,0.0002969177,0.001908503,0.00017684237,0.00000955522],"category_scores_gemma":[0.00043176234,0.00029547783,0.00007943387,0.0003722034,0.00025939097,0.0012809882,0.00035744085,0.0002623234,0.000043952055],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000401068,0.000105814695,0.0027169678,0.00014443803,0.000019178786,0.000019120904,0.006433575,0.000008339085,0.03565564,0.9352244,0.016109597,0.0035227926],"study_design_scores_gemma":[0.00025025004,0.00028255524,0.00014540914,0.00013752801,0.0000063464136,0.0001373647,0.000060310133,0.91827863,0.0066372044,0.07340819,0.0002758284,0.00038037766],"about_ca_topic_score_codex":0.000025487436,"about_ca_topic_score_gemma":0.000002899564,"teacher_disagreement_score":0.9182703,"about_ca_system_score_codex":0.0001300653,"about_ca_system_score_gemma":0.00047310747,"threshold_uncertainty_score":0.99994975},"labels":[],"label_agreement":null},{"id":"W1675622250","doi":"10.1109/icm.1998.825557","title":"Dynamic configuration using pyramidal architecture FPGA and a built-in RISC processer","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Field-programmable gate array; Computer science; Reduced instruction set computing; Embedded system; Microprocessor; FPGA prototype; Computer hardware; Computer architecture; Instruction set","score_opus":0.022060565556501887,"score_gpt":0.2650856954047033,"score_spread":0.2430251298482014,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1675622250","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06865874,0.00025437243,0.92492133,0.00041071736,0.00004382328,0.00033099577,4.2751486e-7,0.00036018016,0.0050193914],"genre_scores_gemma":[0.9009891,0.0000070918886,0.098278396,0.000113856004,0.000011333504,0.000016080798,3.478573e-7,0.000008518639,0.00057523797],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99899215,0.00006693465,0.00022067394,0.00033851204,0.00017502032,0.00020669479],"domain_scores_gemma":[0.99947715,0.000039440565,0.0000683174,0.0003219793,0.000044358378,0.00004875548],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019255969,0.00012716276,0.0001443968,0.00017531104,0.000050903487,0.00016545573,0.00033780944,0.00008622674,0.000027692355],"category_scores_gemma":[0.00002468594,0.00010845847,0.000020001866,0.00025557805,0.00003738809,0.00039019794,0.00007557677,0.00013936362,0.000013411407],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003629191,0.0006897774,0.006368459,0.0011607928,0.000103093014,0.00043411634,0.030715067,0.0046309824,0.55441976,0.09119139,0.00364405,0.30660623],"study_design_scores_gemma":[0.00021818888,0.000057326506,0.00067842135,0.00007411667,0.0000030455087,0.00013606559,0.000029549155,0.9727792,0.01666144,0.008852229,0.00027217495,0.00023822006],"about_ca_topic_score_codex":0.0001300357,"about_ca_topic_score_gemma":0.00019037368,"teacher_disagreement_score":0.96814823,"about_ca_system_score_codex":0.000043740176,"about_ca_system_score_gemma":0.000018387538,"threshold_uncertainty_score":0.4422808},"labels":[],"label_agreement":null},{"id":"W1680850720","doi":"10.1109/ipdpsw.2015.98","title":"Intermediate-Level Synthesis of a Gauss-Jordan Elimination Linear Solver","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Compiler; Solver; Parallel computing; Field-programmable gate array; Scalability; Blocking (statistics); Computer architecture; Embedded system; Programming language","score_opus":0.0754310617534069,"score_gpt":0.29326679144637713,"score_spread":0.21783572969297021,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1680850720","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007656502,0.000022627893,0.9756111,0.0002898392,0.0002173329,0.0001905751,0.000002525072,0.0003703381,0.015639175],"genre_scores_gemma":[0.79950655,0.0000030504427,0.19971247,0.0000685699,0.000041932006,0.000030445908,6.5454304e-7,0.000008477352,0.0006278351],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99874514,0.000111099136,0.00034112777,0.00024857075,0.00038015467,0.00017389582],"domain_scores_gemma":[0.9986938,0.0001691735,0.00015067772,0.0005757043,0.00030534776,0.00010529337],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008501885,0.00011480334,0.0002029368,0.00018659697,0.000017998782,0.000036287227,0.0008212671,0.00008060566,0.000012157958],"category_scores_gemma":[0.00038235149,0.00009571102,0.000057792633,0.000263952,0.000043483575,0.00047852393,0.00021712814,0.000069106325,0.00007497442],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000635399,0.00066805957,0.0021458971,0.0003105132,0.00014212143,0.00006685297,0.0107689295,0.00005642909,0.034981526,0.6144355,0.10584252,0.23051809],"study_design_scores_gemma":[0.0003128375,0.00032526773,0.0013341447,0.0001571789,0.000013987599,0.000027650396,0.0002832137,0.0828916,0.90146947,0.011342362,0.0014634955,0.0003787814],"about_ca_topic_score_codex":0.00009750715,"about_ca_topic_score_gemma":0.000016697453,"teacher_disagreement_score":0.866488,"about_ca_system_score_codex":0.00006417812,"about_ca_system_score_gemma":0.00010050935,"threshold_uncertainty_score":0.39029822},"labels":[],"label_agreement":null},{"id":"W1711936803","doi":"10.1109/rta.1993.263115","title":"On the design of real-time telecommunication systems","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Digital subscriber line; Computer science; Modular design; VHDL; Abstraction; Representation (politics); Electronic design automation; Programming language; Software engineering; Design language; Computer architecture; Embedded system; Telecommunications","score_opus":0.05477233047134013,"score_gpt":0.2507128631397671,"score_spread":0.19594053266842698,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1711936803","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0004210503,0.00008308423,0.90589106,0.000501935,0.00004395013,0.0005274064,2.7291165e-7,0.00043250335,0.09209874],"genre_scores_gemma":[0.9308232,0.00007240666,0.06565358,0.00008130057,0.000012559034,0.00007383866,1.9522078e-7,0.000008728211,0.0032741772],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99860865,0.0006096525,0.00026973974,0.00015417025,0.00023259908,0.00012516609],"domain_scores_gemma":[0.99719906,0.00096037466,0.00014877936,0.0015860971,0.00008112632,0.000024588648],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001021353,0.0000851176,0.0001352514,0.00007051371,0.00006618307,0.00006664554,0.0015523443,0.00005157148,0.00005831222],"category_scores_gemma":[0.000065374436,0.000052212992,0.000032554213,0.00026993974,0.000031160725,0.00015477599,0.00010125703,0.000074678166,0.00027893047],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000014128524,0.00006644978,0.0000047414082,0.000011673701,0.000012980128,9.859845e-7,0.0004860888,0.00045144558,0.02629096,0.8901188,0.08089513,0.0016593438],"study_design_scores_gemma":[0.00008152208,0.0002632035,0.000021536252,0.000093771945,0.0000030804486,0.000016110904,0.000027158148,0.9595234,0.032885354,0.00639625,0.00053246476,0.00015614665],"about_ca_topic_score_codex":0.00009361832,"about_ca_topic_score_gemma":3.3400434e-7,"teacher_disagreement_score":0.95907193,"about_ca_system_score_codex":0.00003557849,"about_ca_system_score_gemma":0.0000091256925,"threshold_uncertainty_score":0.358518},"labels":[],"label_agreement":null},{"id":"W1763147403","doi":"10.1109/iwrsp.1993.263188","title":"The design of a library support system for a telecommunication system synthesis environment","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Library classification; Object (grammar); Systems design; World Wide Web; Software engineering; Artificial intelligence","score_opus":0.03492794499279294,"score_gpt":0.21042270025297802,"score_spread":0.17549475526018507,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1763147403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000031662872,0.00034767477,0.9878591,0.00039756572,0.00006622828,0.0013540852,0.0000037126533,0.00081527757,0.009124734],"genre_scores_gemma":[0.7066465,0.0000713466,0.29139444,0.00001670644,0.0000189252,0.0009867969,5.078317e-7,0.000018568848,0.0008462065],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99815947,0.0004920032,0.00057049876,0.0002706061,0.00026220168,0.00024522308],"domain_scores_gemma":[0.99629164,0.0015819876,0.00030815773,0.0017321922,0.00002941463,0.00005660248],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011374153,0.00014673448,0.00024978188,0.000083178005,0.00020778946,0.00013379118,0.0020443876,0.00008345848,0.000012635046],"category_scores_gemma":[0.00003282206,0.000098802004,0.00010303568,0.00016015595,0.00004841537,0.00043226464,0.00024581526,0.000059047987,0.00005614023],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003238641,0.00020732309,0.000087380125,0.0012775466,0.00018347564,0.000009131833,0.0014033862,0.00030464624,0.008769865,0.8600939,0.06045916,0.06717183],"study_design_scores_gemma":[0.0002651494,0.00041052996,0.000024680137,0.00041005653,0.000039480226,0.00012687969,0.00080478145,0.6917273,0.2901234,0.00044143188,0.015223088,0.0004032228],"about_ca_topic_score_codex":0.0000072528283,"about_ca_topic_score_gemma":1.9594452e-7,"teacher_disagreement_score":0.85965246,"about_ca_system_score_codex":0.00011753275,"about_ca_system_score_gemma":0.000026206331,"threshold_uncertainty_score":0.4029029},"labels":[],"label_agreement":null},{"id":"W1796843485","doi":"10.1109/ccece.1995.526282","title":"VHDL-based methodology for modelling computer communication systems","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"VHDL; Computer science; Application-specific integrated circuit; Abstraction; Computer architecture; Hardware description language; Process (computing); Systems design; Circuit design; Software engineering; Embedded system; Integrated circuit design; Register-transfer level; Abstraction layer; Programming language; Logic synthesis; Field-programmable gate array; Software; Logic gate; Algorithm","score_opus":0.29097830524278595,"score_gpt":0.32636037096626686,"score_spread":0.035382065723480904,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1796843485","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000101889724,0.00041125072,0.994666,0.00042018303,0.00024450422,0.00068419526,0.0000011831949,0.000950937,0.0025198956],"genre_scores_gemma":[0.23108003,0.000007061616,0.76799494,0.00031483185,0.00004921846,0.00016817494,0.0000022139095,0.000011914198,0.00037160394],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982398,0.00063781446,0.00038211915,0.0003340403,0.00015680197,0.0002493832],"domain_scores_gemma":[0.9971935,0.0012005698,0.00014375489,0.0012186021,0.00018494192,0.000058600057],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014503147,0.00013696421,0.00026389808,0.00015171937,0.00013000028,0.0001557786,0.0012539631,0.00012482451,0.000006197048],"category_scores_gemma":[0.000017823979,0.00012423289,0.00008385187,0.00019743026,0.000031533433,0.00028726665,0.00011313409,0.00009937264,0.000031563082],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000031006973,0.00007603562,0.000022541995,0.00008615825,0.000024364495,0.0000016028748,0.00056372053,0.11754715,0.0004028697,0.8445139,0.029363157,0.007395389],"study_design_scores_gemma":[0.00019147496,0.00008823206,7.0541046e-7,0.000035417903,0.0000037439563,0.000010065686,0.000008724029,0.99026144,0.0021068451,0.0030902158,0.0040518506,0.00015131055],"about_ca_topic_score_codex":0.0001037776,"about_ca_topic_score_gemma":0.0000028616746,"teacher_disagreement_score":0.8727143,"about_ca_system_score_codex":0.000055176144,"about_ca_system_score_gemma":0.000013188171,"threshold_uncertainty_score":0.506607},"labels":[],"label_agreement":null},{"id":"W1797796873","doi":"","title":"Special Issueon Application of Concurrency to System Design","year":2006,"lang":"en","type":"article","venue":"Fundamenta Informaticae","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Concurrency; Computer science; Programming language","score_opus":0.015129233455650938,"score_gpt":0.25199024415237925,"score_spread":0.23686101069672832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1797796873","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0008836353,0.000015462268,0.95077693,0.000069235146,0.0003551407,0.0011616539,0.0000068160803,0.00038727632,0.046343837],"genre_scores_gemma":[0.72544336,7.6924056e-7,0.2734599,0.000107519096,0.000571586,0.00023655516,0.0000085815045,0.000010692807,0.00016099995],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981725,0.0000750089,0.0008496246,0.00018708894,0.00045140856,0.0002643577],"domain_scores_gemma":[0.9986473,0.000088195724,0.00033478296,0.000722178,0.00012344394,0.00008413009],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006116398,0.00016159192,0.00027487383,0.00021758524,0.00007129309,0.00012694953,0.0009495908,0.00007096533,0.000013808382],"category_scores_gemma":[0.000016523905,0.00015354427,0.000056375495,0.00048507302,0.000032917924,0.0007208448,0.00017565125,0.00007394938,0.0004986824],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015749105,0.00009787093,0.0004921826,0.0005207392,0.000020270085,0.000002626298,0.002764323,0.00031946722,0.0047488147,0.83907086,0.10829162,0.0436555],"study_design_scores_gemma":[0.0020193295,0.0019139788,0.0025285264,0.0011205887,0.00006111649,0.00016611746,0.0017981462,0.27196205,0.34637746,0.011232412,0.35878086,0.0020394137],"about_ca_topic_score_codex":0.00011723098,"about_ca_topic_score_gemma":0.0000028257668,"teacher_disagreement_score":0.8278384,"about_ca_system_score_codex":0.00020620751,"about_ca_system_score_gemma":0.00005652651,"threshold_uncertainty_score":0.64097196},"labels":[],"label_agreement":null},{"id":"W1821844818","doi":"10.1109/iwsoc.2004.5","title":"A customizable embedded SoC platform architecture","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Multithreading; Scalability; Embedded system; Computer architecture; Software; System on a chip; Architecture; Operating system; Computer hardware; Thread (computing)","score_opus":0.026802360029012474,"score_gpt":0.3043403582262318,"score_spread":0.2775379981972193,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1821844818","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013824377,0.000016372005,0.89789224,0.0019446365,0.00071626605,0.0036351597,0.00016801088,0.0017817067,0.092463195],"genre_scores_gemma":[0.8947339,0.000021473608,0.08423012,0.00095362024,0.0014143764,0.011607822,0.00016768812,0.00016527198,0.0067057516],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99613154,0.00007915914,0.0009348172,0.0012107993,0.0010312798,0.00061242987],"domain_scores_gemma":[0.9959272,0.0010298465,0.0005556387,0.0018433254,0.0003798421,0.00026412774],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00072100904,0.00054477534,0.00054077874,0.0007032856,0.00045429028,0.00041209682,0.0027509634,0.00032108344,0.000023579214],"category_scores_gemma":[0.00006644216,0.0004998736,0.00039834302,0.0006860782,0.00008472425,0.00032118108,0.00011662395,0.00044735448,0.0016651521],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015855739,0.00050550705,0.0000052309797,0.00009185624,0.00020660555,0.000012272946,0.0005495193,0.024728201,0.0058586397,0.9424778,0.018161083,0.007244736],"study_design_scores_gemma":[0.019333795,0.00381631,0.00022991361,0.012104218,0.0002947485,0.0015752465,0.0017306689,0.086738355,0.24356611,0.34624907,0.27569658,0.008664977],"about_ca_topic_score_codex":0.00004855153,"about_ca_topic_score_gemma":0.00000991371,"teacher_disagreement_score":0.89335144,"about_ca_system_score_codex":0.0010263539,"about_ca_system_score_gemma":0.0002086415,"threshold_uncertainty_score":0.9997453},"labels":[],"label_agreement":null},{"id":"W1830510111","doi":"10.1007/978-1-4615-0351-4_5","title":"A VHDL/SystemC Comparison in Handling Design Reuse","year":2003,"lang":"en","type":"book-chapter","venue":"Kluwer international series in engineering and computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"SystemC; VHDL; Reuse; Computer science; Computer architecture; Design space exploration; Embedded system; Software engineering; Field-programmable gate array; Engineering","score_opus":0.021035858846961894,"score_gpt":0.24092203157491812,"score_spread":0.21988617272795624,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1830510111","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00028759017,0.00058769836,0.9872912,0.0001607382,0.002343379,0.000381568,0.0000026831046,0.00029296652,0.0086521795],"genre_scores_gemma":[0.26143885,0.00026521095,0.72658414,0.00028864792,0.00037363856,0.00011809176,0.000005293068,0.000094400515,0.010831725],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970102,0.000039210023,0.00076886185,0.0009727535,0.00077941536,0.00042957565],"domain_scores_gemma":[0.99855125,0.0001572365,0.0002098505,0.00078504346,0.00017528776,0.00012134329],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014320557,0.00041944193,0.00051953975,0.0012188744,0.000074565,0.00057943026,0.002819586,0.00020735251,0.0000043545842],"category_scores_gemma":[0.00008507069,0.00044742168,0.000059168517,0.00032233482,0.000169899,0.0011306871,0.0010238342,0.0005217356,0.000008099314],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025484576,0.00009780592,0.00078897725,0.00032328843,0.00007331642,0.00047116206,0.005200484,0.056254268,0.0008794438,0.9205079,0.0025978333,0.012780015],"study_design_scores_gemma":[0.00031551422,0.00015161299,0.00015162761,0.0018837726,0.0000036633849,0.00028503936,0.0000075092457,0.97127944,0.0012454609,0.0072323103,0.016641889,0.0008021747],"about_ca_topic_score_codex":0.000022441145,"about_ca_topic_score_gemma":0.000010236085,"teacher_disagreement_score":0.9150252,"about_ca_system_score_codex":0.00043540614,"about_ca_system_score_gemma":0.00013247211,"threshold_uncertainty_score":0.99979776},"labels":[],"label_agreement":null},{"id":"W1839110752","doi":"10.1109/dcfts.1999.814292","title":"Prototyping and formal requirement validation of GPRS: a mobile data packet radio service for GSM","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"General Packet Radio Service; GPRS core network; Computer science; GSM; Access Point Name; Packet radio; Network packet; Computer network; Formal specification; Embedded system; Service (business); Software engineering; Telecommunications; Wireless","score_opus":0.08151421409404905,"score_gpt":0.3228507692355314,"score_spread":0.24133655514148236,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1839110752","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0072993194,0.000094909105,0.9881785,0.00007532539,0.00005316372,0.0028708256,0.000007908331,0.00017002573,0.0012500583],"genre_scores_gemma":[0.42529216,0.000009859844,0.5737272,0.00011696282,0.000020641199,0.0007308342,0.000016255539,0.000010453832,0.00007565929],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99888253,0.00008507467,0.0003222562,0.00033582194,0.00017721012,0.00019708254],"domain_scores_gemma":[0.9986159,0.000073622345,0.00014433055,0.0009789658,0.00014402551,0.000043114465],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015032908,0.000097591466,0.00015430068,0.00006697856,0.000060022547,0.00007664765,0.0006591454,0.000049078586,0.0000054728357],"category_scores_gemma":[0.00005101865,0.00008556008,0.000017562521,0.00019545412,0.000013234883,0.001544535,0.00023170655,0.00003532761,0.0000014629685],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008518876,0.0005009467,0.0017327047,0.0040482082,0.0001924276,0.0000048558895,0.008799162,0.000084649386,0.12502953,0.74881613,0.015485352,0.09522084],"study_design_scores_gemma":[0.00096055935,0.00063407875,0.00004575824,0.00022845347,0.000018786795,0.000045158253,0.00025834295,0.09216677,0.8720362,0.01056387,0.022656662,0.00038537043],"about_ca_topic_score_codex":0.000031467356,"about_ca_topic_score_gemma":0.000008738242,"teacher_disagreement_score":0.74700665,"about_ca_system_score_codex":0.00002621941,"about_ca_system_score_gemma":0.00006140055,"threshold_uncertainty_score":0.34890386},"labels":[],"label_agreement":null},{"id":"W1848933945","doi":"10.1109/ccece.1995.526283","title":"Maximal performance of pipelined circuits under hardware constraints","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; Parallel computing; Interval (graph theory); Graph; Set (abstract data type); Data flow diagram; Design flow; Data-flow analysis; Electronic circuit; Embedded system; Theoretical computer science; Mathematics","score_opus":0.04091636152222376,"score_gpt":0.2398074469654705,"score_spread":0.19889108544324674,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1848933945","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02795754,0.00008075232,0.8894225,0.000205825,0.00014446021,0.00021822963,0.0000020745936,0.0005677018,0.08140096],"genre_scores_gemma":[0.96283114,0.000013573989,0.03479831,0.00021182837,0.000025411942,0.000010194913,4.3218856e-7,0.000008174258,0.002100931],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987835,0.000052990606,0.0003415806,0.00027857622,0.00030227014,0.00024106806],"domain_scores_gemma":[0.99902725,0.00005204718,0.00011204338,0.0005967929,0.00014206122,0.00006978533],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025424338,0.0001268958,0.00019834949,0.00011206402,0.00004391617,0.00004271174,0.00079516636,0.000078239886,0.00040085742],"category_scores_gemma":[0.000019389947,0.00011249176,0.000057196066,0.0002759805,0.00010725122,0.00041916207,0.00011213694,0.0000970419,0.0001596842],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006723198,0.0004836482,0.0078013814,0.00042343984,0.000103589555,0.00005939514,0.0026050326,0.0001427146,0.06418513,0.40629363,0.04924589,0.46864942],"study_design_scores_gemma":[0.0013393539,0.0008733768,0.005451739,0.00037102695,0.00001724507,0.00047680276,0.0001757539,0.5351633,0.4482219,0.004543663,0.0021596896,0.0012061669],"about_ca_topic_score_codex":0.000007758745,"about_ca_topic_score_gemma":0.0000013913318,"teacher_disagreement_score":0.9348736,"about_ca_system_score_codex":0.000032348948,"about_ca_system_score_gemma":0.000025385067,"threshold_uncertainty_score":0.4587281},"labels":[],"label_agreement":null},{"id":"W1868363764","doi":"10.1109/icecs.2000.911488","title":"An object-oriented approach to system modeling and codesign for multimedia applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; SystemC; Executable; Reuse; Reusability; Object-oriented programming; Coding (social sciences); Focus (optics); Software engineering; Set (abstract data type); Object-oriented analysis and design; Distributed computing; Design flow; Computer architecture; Human–computer interaction; Multimedia; Unified Modeling Language; Programming language; Embedded system; Software","score_opus":0.04291923117974081,"score_gpt":0.2688934040209865,"score_spread":0.22597417284124569,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1868363764","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00017793805,0.00007267934,0.98893934,0.000039696788,0.000039144536,0.0023624822,0.0000046273335,0.0013893249,0.006974759],"genre_scores_gemma":[0.45069054,0.0000010953888,0.5477391,0.000054707838,0.000038454233,0.0013369563,0.0000020740347,0.000010817291,0.00012626259],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99859864,0.00007285591,0.00029147725,0.00058595877,0.000187399,0.0002636853],"domain_scores_gemma":[0.99871165,0.000081642596,0.00005207796,0.00078219344,0.00016386312,0.00020860069],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045524017,0.00014976527,0.00019706326,0.00015565318,0.00015946945,0.00014757221,0.00060557807,0.000084230516,8.14772e-7],"category_scores_gemma":[0.00001431168,0.00013624191,0.000033335902,0.00033776733,0.000014349833,0.0003642974,0.00007131427,0.000058653655,0.000016452155],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009507415,0.00045093315,0.000046964535,0.00042574626,0.000039296643,0.0000014757713,0.0068038017,0.0063988785,0.01600029,0.921251,0.004875514,0.043696597],"study_design_scores_gemma":[0.00015431985,0.000080642196,0.0000011074961,0.000016663249,0.000004419701,0.000016148913,0.00024224335,0.9968508,0.0018166823,0.00023164893,0.00040838876,0.00017693396],"about_ca_topic_score_codex":0.000034112156,"about_ca_topic_score_gemma":0.0000019750287,"teacher_disagreement_score":0.99045193,"about_ca_system_score_codex":0.000062899715,"about_ca_system_score_gemma":0.000011967443,"threshold_uncertainty_score":0.5555784},"labels":[],"label_agreement":null},{"id":"W1869483461","doi":"10.1109/vdat.2005.1500060","title":"A TLM platform for system-on-chip simulation and verification","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"SystemC; Transaction-level modeling; Computer science; System on a chip; Embedded system; Hardware description language; Formal verification; Intelligent verification; Computer architecture; Functional verification; Interface (matter); Systems modeling; Electronic system-level design and verification; Chip; Software engineering; Operating system; Programming language; Field-programmable gate array; Software; Software development","score_opus":0.044150306382599216,"score_gpt":0.3002378109411818,"score_spread":0.2560875045585826,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1869483461","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0056458595,0.000025159794,0.98468125,0.00019106899,0.00006222723,0.00057662383,0.0000010357235,0.00066332397,0.00815348],"genre_scores_gemma":[0.8632654,6.9692305e-7,0.13620086,0.000108965774,0.00007705334,0.00007311492,0.000001403497,0.0000060985303,0.00026641987],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99929917,0.00001763823,0.0001926026,0.00024146194,0.00012847518,0.00012066071],"domain_scores_gemma":[0.99928576,0.00018549683,0.00007262856,0.0003535713,0.00006138697,0.000041131338],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034615764,0.000081484875,0.000095558884,0.00008486107,0.00007883405,0.000104037346,0.00021451399,0.00006056038,0.0000012374602],"category_scores_gemma":[0.000025939533,0.00006961614,0.000024591558,0.00009144389,0.00000888907,0.00046367766,0.000026021005,0.000033340806,0.00002406765],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011916798,0.000023031813,0.00003909093,0.000077582336,0.0000066828534,3.2307238e-7,0.00044681656,0.0021553678,0.0016521257,0.9304518,0.0010444773,0.06409079],"study_design_scores_gemma":[0.00018305762,0.0001025289,0.00014189532,0.000034198405,0.000002038819,0.0000053586805,0.000020917678,0.98341286,0.010516526,0.0016926626,0.0037861597,0.00010179776],"about_ca_topic_score_codex":0.0000062189397,"about_ca_topic_score_gemma":0.0000033142078,"teacher_disagreement_score":0.9812575,"about_ca_system_score_codex":0.000078617435,"about_ca_system_score_gemma":0.000014214376,"threshold_uncertainty_score":0.28388637},"labels":[],"label_agreement":null},{"id":"W1884563702","doi":"10.1145/2629547","title":"The Effect of Compiler Optimizations on High-Level Synthesis-Generated Hardware","year":2015,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Compiler; Computer science; Undo; Field-programmable gate array; Optimizing compiler; High-level synthesis; Parallel computing; Interprocedural optimization; Profiling (computer programming); Embedded system; Loop optimization; Computer hardware; Operating system","score_opus":0.035985304868476904,"score_gpt":0.25352660069489064,"score_spread":0.21754129582641374,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1884563702","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0144273285,0.0009164642,0.97567505,0.0024262804,0.0012693843,0.0013520175,0.00006417981,0.0014103528,0.0024589172],"genre_scores_gemma":[0.994011,0.000079163445,0.0041720853,0.000021457301,0.000015599848,0.0006377428,0.0000023156608,0.000021535629,0.0010391029],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979787,0.000504834,0.00051270804,0.00044407236,0.00025274232,0.00030693447],"domain_scores_gemma":[0.9967025,0.0011671026,0.00022555067,0.0015809335,0.00022953273,0.00009436605],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011233268,0.00025658478,0.00047896255,0.000587607,0.00045991258,0.00012060312,0.0012458183,0.0003854931,0.0000056105373],"category_scores_gemma":[0.00026814273,0.0001764088,0.000066551525,0.0009534172,0.00020843634,0.00018416009,0.000012981339,0.00037604143,0.000034977707],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00070459343,0.0006594082,0.0011124342,0.00071178004,0.0017952704,0.00008968608,0.0009912861,0.091962874,0.016790856,0.44851366,0.019270815,0.41739732],"study_design_scores_gemma":[0.0017969281,0.004037561,0.00007815085,0.000927598,0.00012323631,0.0004076857,0.00055732223,0.05660118,0.9217119,0.005891517,0.0070043607,0.00086251355],"about_ca_topic_score_codex":0.000094133306,"about_ca_topic_score_gemma":0.000015955724,"teacher_disagreement_score":0.9795837,"about_ca_system_score_codex":0.00007671626,"about_ca_system_score_gemma":0.000069412396,"threshold_uncertainty_score":0.7193742},"labels":[],"label_agreement":null},{"id":"W1904544848","doi":"10.24908/pceea.v0i0.5761","title":"TEACHING DESIGN PATTERNS IN A REAL-TIME EMBEDDED SYSTEMS INTERFACING COURSE","year":2015,"lang":"en","type":"article","venue":"Proceedings of the Canadian Engineering Education Association (CEEA)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"University of Manitoba","keywords":"Interfacing; Microcontroller; Variety (cybernetics); Cover (algebra); Course (navigation); Computer science; Embedded system; Wireless; Engineering; Computer hardware; Operating system; Artificial intelligence","score_opus":0.017185586154042063,"score_gpt":0.24301357645274213,"score_spread":0.22582799029870007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1904544848","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8462488,0.00048322103,0.08973459,0.0123866275,0.010467536,0.006380549,0.00004350116,0.0026757086,0.03157945],"genre_scores_gemma":[0.987715,0.0000016788814,0.010582757,0.00005853463,0.0001129806,0.00011308454,0.0000013961162,0.000028563214,0.0013860123],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983964,0.000069880145,0.00044577912,0.00027075523,0.00044570825,0.0003714582],"domain_scores_gemma":[0.99838656,0.000106830514,0.00047851523,0.00021715547,0.00055297685,0.0002579359],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0031186969,0.00017455455,0.00024374815,0.00046162723,0.000082813254,0.00028726915,0.00088720594,0.00016639622,0.0000014587498],"category_scores_gemma":[0.0011721409,0.0001765166,0.000053167172,0.0005051014,0.0000070971078,0.00050616113,0.00008603207,0.00033245716,0.000010880576],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":true,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016975458,0.00067316595,0.23811948,0.0020669403,0.00048465567,0.0000052340924,0.11302723,0.03265749,0.10200605,0.24375786,0.25971273,0.007472182],"study_design_scores_gemma":[0.0010321595,0.00017843551,0.030515624,0.003956495,0.000086064436,0.00007698535,0.0044365455,0.9291389,0.02131325,0.0036123984,0.0038872347,0.0017659274],"about_ca_topic_score_codex":0.04208812,"about_ca_topic_score_gemma":0.0017498245,"teacher_disagreement_score":0.8964814,"about_ca_system_score_codex":0.0043298174,"about_ca_system_score_gemma":0.001233597,"threshold_uncertainty_score":0.9994924},"labels":[],"label_agreement":null},{"id":"W1921940893","doi":"10.1109/ccece.2001.933568","title":"Implementation of MPEG system target decoder","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Decoding methods; Arithmetic underflow; Multiplexer; Multiplexing; MPEG-2; Real-time computing; Soft-decision decoder; Video decoder; Embedded system; Computer hardware; Algorithm; Telecommunications","score_opus":0.022369722906436382,"score_gpt":0.2723792335287246,"score_spread":0.2500095106222882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1921940893","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0025197468,0.00007736976,0.97090983,0.0000985398,0.000105804764,0.00021309615,0.0000010779195,0.0005127323,0.025561772],"genre_scores_gemma":[0.78821856,0.0000019556458,0.21137933,0.0000406102,0.0000148626295,0.000019389592,3.3093932e-7,0.000004465464,0.0003204634],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99910134,0.00006988407,0.00030062406,0.00017881562,0.00020931476,0.00013999538],"domain_scores_gemma":[0.99932456,0.000031653133,0.00011488517,0.00041635093,0.00007630251,0.00003624835],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025520186,0.000072475785,0.0001259196,0.000090756424,0.00002783378,0.000034879387,0.00045045305,0.00003462169,0.00017011941],"category_scores_gemma":[0.0000034024702,0.0000627434,0.000039675586,0.00020008221,0.00000971331,0.00032531188,0.00007271501,0.00003045263,0.00007431718],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.491265e-7,0.000052623087,0.005761036,0.0001995875,0.00003511952,0.000012396071,0.0022737002,0.000012213553,0.012970315,0.9023169,0.049939062,0.026426272],"study_design_scores_gemma":[0.0005796586,0.00027421952,0.0012820043,0.00008685317,0.000008821386,0.000088253415,0.0013236383,0.18475516,0.80287635,0.0029991956,0.0052748793,0.00045094852],"about_ca_topic_score_codex":0.0001362813,"about_ca_topic_score_gemma":0.00001235253,"teacher_disagreement_score":0.89931774,"about_ca_system_score_codex":0.00004727561,"about_ca_system_score_gemma":0.000009487739,"threshold_uncertainty_score":0.25586015},"labels":[],"label_agreement":null},{"id":"W1933113402","doi":"10.1109/pacrim.1993.407275","title":"Mobility based scheduling for the register-transfer synthesis of systolic arrays","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Technical University of Nova Scotia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Interlacing; Multiplexer; Computer science; Parallel computing; Scheduling (production processes); Point (geometry); Real-time computing; Algorithm; Multiplexing; Mathematics; Mathematical optimization; Artificial intelligence; Telecommunications","score_opus":0.0519695614582359,"score_gpt":0.25960292547779434,"score_spread":0.20763336401955845,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1933113402","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013499684,0.00017872687,0.99331146,0.0008485118,0.00008954302,0.0008005796,0.0000033132183,0.0003582135,0.0030597062],"genre_scores_gemma":[0.82406867,0.0000048852053,0.1752706,0.00015051174,0.000025149091,0.00029275168,9.251161e-8,0.000009774972,0.00017759249],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986548,0.00013403897,0.00039513918,0.0003365767,0.00025058756,0.00022889627],"domain_scores_gemma":[0.99685913,0.0015599023,0.000068328336,0.0013241471,0.00014221683,0.000046284298],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010881467,0.00013513994,0.00025096984,0.000074309704,0.000105114894,0.00006452318,0.0011828048,0.00007850375,0.000031775347],"category_scores_gemma":[0.00021133847,0.00008847913,0.00017662552,0.00025808765,0.000077763136,0.0001999127,0.000039242565,0.00007692012,0.000008539341],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006332447,0.0011979281,0.0009135172,0.0030829522,0.00030138317,0.000010768881,0.0033752585,0.0039984565,0.09742349,0.77073425,0.009957041,0.10894164],"study_design_scores_gemma":[0.00012485852,0.000066503264,0.00004011595,0.00010813369,0.000016525912,0.000005300198,0.00003977241,0.7506867,0.24742737,0.0007487688,0.00058748294,0.00014842642],"about_ca_topic_score_codex":0.000071193856,"about_ca_topic_score_gemma":0.0000117630325,"teacher_disagreement_score":0.8227187,"about_ca_system_score_codex":0.000039548628,"about_ca_system_score_gemma":0.000023894663,"threshold_uncertainty_score":0.36080742},"labels":[],"label_agreement":null},{"id":"W1934284606","doi":"10.1109/iscas.2001.921928","title":"On synthesis of a reactance network having the step response described by a sinusoid with a given envelope","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Envelope (radar); Transfer function; Laplace transform; Piecewise; Reactance; Mathematics; Step function; Computer science; Algorithm; Mathematical analysis; Applied mathematics; Physics; Telecommunications; Engineering","score_opus":0.01665197582215071,"score_gpt":0.20882285065320116,"score_spread":0.19217087483105044,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1934284606","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03484021,0.0003649746,0.9474819,0.0027615994,0.00006757671,0.0008465914,0.000004038616,0.00069485506,0.01293829],"genre_scores_gemma":[0.8854491,0.000011745146,0.112604976,0.00037464357,0.000018375618,0.00011291919,1.070195e-7,0.000019207551,0.0014089225],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976838,0.00076039525,0.00033600035,0.00041448793,0.00045265022,0.00035266796],"domain_scores_gemma":[0.9961798,0.0022210905,0.0002314858,0.0012035111,0.00009770329,0.000066379434],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014405356,0.000199973,0.00028305594,0.00007256124,0.00013212234,0.00010792933,0.0012756723,0.00007494485,0.0000291649],"category_scores_gemma":[0.00030083646,0.00012039708,0.000057515263,0.00064079947,0.00009418161,0.00027254713,0.00012729826,0.00016459035,0.000026387383],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018710932,0.00071089657,0.0011683287,0.000114545684,0.00029280546,0.00025646595,0.0115078585,0.00036212456,0.06817462,0.060687046,0.76685214,0.08800209],"study_design_scores_gemma":[0.002865881,0.008079248,0.005149702,0.007994117,0.00018061341,0.0009770243,0.0010983464,0.3081897,0.5530785,0.00912559,0.098608166,0.0046531605],"about_ca_topic_score_codex":0.00007697806,"about_ca_topic_score_gemma":0.000026987605,"teacher_disagreement_score":0.8506089,"about_ca_system_score_codex":0.00008310351,"about_ca_system_score_gemma":0.000037253983,"threshold_uncertainty_score":0.49096504},"labels":[],"label_agreement":null},{"id":"W19420970","doi":"10.1007/978-1-4020-6153-0_6","title":"Anatomy of a Continuous/Discrete System Execution Model for Timed Execution of Heterogeneous Systems","year":2007,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Economic shortage; Automotive industry; Automation; Process (computing); Computer science; Domain (mathematical analysis); Systems engineering; Systems design; Embedded system; Control engineering; Manufacturing engineering; Engineering; Software engineering; Mechanical engineering; Operating system","score_opus":0.03484735636981933,"score_gpt":0.28717116867168163,"score_spread":0.2523238123018623,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W19420970","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000021286478,0.001091053,0.85827965,0.0000063848597,0.00035368206,0.002966727,0.000118398166,0.0006696692,0.13649315],"genre_scores_gemma":[0.7076956,0.000064136155,0.12813903,0.000028949224,0.00019444786,0.0003632951,0.00009477526,0.00019642706,0.16322336],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9957183,0.0000775126,0.0019946129,0.0008701925,0.00088832935,0.00045106967],"domain_scores_gemma":[0.99492747,0.00018667927,0.0020383932,0.0015850267,0.0011174484,0.00014499882],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014685199,0.00060243264,0.0015521096,0.0007688297,0.00006620059,0.00006731711,0.0012695018,0.0009347476,0.000003304181],"category_scores_gemma":[0.000019358196,0.00056939444,0.0005559768,0.00010957817,0.00012550416,0.00027035724,0.00022597694,0.00021273902,0.000008877424],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051322502,0.000020049918,9.009754e-7,0.0026835215,0.00018547235,0.000015406651,0.00020287234,0.0010703317,0.0022005604,0.9911856,0.001492484,0.00089150114],"study_design_scores_gemma":[0.0004936341,0.00042396825,1.6477857e-7,0.0028706598,0.000120063836,0.00018003251,0.000037257705,0.97141963,0.017067432,0.0048438986,0.0018745561,0.0006687268],"about_ca_topic_score_codex":0.0001339286,"about_ca_topic_score_gemma":0.000012159406,"teacher_disagreement_score":0.98634166,"about_ca_system_score_codex":0.00040664728,"about_ca_system_score_gemma":0.00020754813,"threshold_uncertainty_score":0.99967575},"labels":[],"label_agreement":null},{"id":"W1942935807","doi":"10.1109/icassp.2000.860192","title":"A scalable loop optimization approach for scalable DSP processors","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Computer science; Very long instruction word; Digital signal processing; Compiler; Scalability; Loop unrolling; Texas Instruments DaVinci; Program optimization; Reuse; Computer architecture; Programmer; Parallel computing; Loop tiling; Code generation; Optimizing compiler; Embedded system; Loop (graph theory); Code (set theory); Computer hardware; Digital signal processor; Operating system; Programming language; Key (lock); Engineering","score_opus":0.0362163922010261,"score_gpt":0.2466296743979244,"score_spread":0.2104132821968983,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1942935807","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000041339354,0.00014306113,0.92641884,0.00020980043,0.000060797087,0.0009252022,0.0000010652071,0.0011763917,0.07102349],"genre_scores_gemma":[0.026255503,0.000012448667,0.94936216,0.00023243822,0.000049996146,0.00045647434,0.000004188096,0.000023074956,0.023603734],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998426,0.00005165103,0.00031087257,0.00053884863,0.00028160468,0.00039100368],"domain_scores_gemma":[0.99888283,0.00005971314,0.000110998975,0.00061481295,0.00023323094,0.00009840238],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046493154,0.00017210102,0.00021530465,0.00015081302,0.00015245963,0.0002864314,0.00090898195,0.00012630194,0.000081927814],"category_scores_gemma":[0.000067944406,0.00015038213,0.00006598717,0.0006873287,0.00003064333,0.0009861988,0.00011388696,0.00007769887,0.000031257132],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024382036,0.0017030087,0.00062736816,0.0013386336,0.00011333232,0.0000083647565,0.0024998162,0.25508428,0.002917489,0.22155105,0.4788329,0.03529938],"study_design_scores_gemma":[0.00023010104,0.000089036286,9.3308626e-7,0.000017409915,0.0000042063475,0.000014178019,0.000018927965,0.9870507,0.010746286,0.00067529536,0.0009436596,0.0002092619],"about_ca_topic_score_codex":0.000017528935,"about_ca_topic_score_gemma":7.8839736e-7,"teacher_disagreement_score":0.73196644,"about_ca_system_score_codex":0.00006279969,"about_ca_system_score_gemma":0.000025446523,"threshold_uncertainty_score":0.6132405},"labels":[],"label_agreement":null},{"id":"W1943389170","doi":"10.1007/978-1-4614-1362-2_5","title":"Model-based Performance Evaluation of Dynamic Partial Reconfigurable Datapaths for FPGA-based Systems","year":2012,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Datapath; Field-programmable gate array; Computer science; Flexibility (engineering); Embedded system; Computer architecture; Control reconfiguration; Reconfigurable computing; High-level synthesis; Design flow; MPSoC; Queueing theory; Workload; System on a chip; Parallel computing","score_opus":0.09300136705010636,"score_gpt":0.30317565905274946,"score_spread":0.2101742920026431,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1943389170","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000045294517,0.00074518623,0.90130574,0.000027781882,0.00058968854,0.003089,0.00012100597,0.00041880272,0.09365749],"genre_scores_gemma":[0.8721005,0.000026953605,0.08041522,0.00008960419,0.00015874322,0.0011896084,0.00036893404,0.00013331378,0.04551712],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963228,0.00013284465,0.0010708829,0.0007737844,0.0012394971,0.00046019553],"domain_scores_gemma":[0.99536055,0.00021894016,0.001006496,0.0021153504,0.0011676855,0.0001309657],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.004521047,0.0004942169,0.00076436717,0.00039411758,0.000104504456,0.00011155042,0.0014100907,0.00053461076,0.000062833475],"category_scores_gemma":[0.00004440168,0.00046550724,0.00023400727,0.00006651236,0.00007099248,0.0006278876,0.000056747038,0.00023296301,0.000043423992],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020240495,0.00030166475,0.000012465617,0.006386127,0.000335309,0.0000025953561,0.00029623546,0.1683086,0.008742317,0.53261375,0.0112272315,0.27157128],"study_design_scores_gemma":[0.00056305266,0.00020281282,6.893801e-7,0.00075614057,0.00013268444,0.0000029321964,0.0000015519462,0.978479,0.014362333,0.0019931,0.002999388,0.00050628965],"about_ca_topic_score_codex":0.000027154845,"about_ca_topic_score_gemma":0.000011934835,"teacher_disagreement_score":0.87205523,"about_ca_system_score_codex":0.0004568847,"about_ca_system_score_gemma":0.0011437938,"threshold_uncertainty_score":0.99977964},"labels":[],"label_agreement":null},{"id":"W1961752377","doi":"10.1109/iwsoc.2004.69","title":"Using design patterns for type unification and introspection in SystemC","year":2004,"lang":"en","type":"article","venue":"IEEE International Workshop on System-on-Chip for Real-Time Applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"SystemC; Computer science; Interoperability; Programming language; VHDL; Unification; Metadata; Hardware description language; Electronic system-level design and verification; Software engineering; Computer architecture; Embedded system; Field-programmable gate array; Operating system","score_opus":0.0879628640731793,"score_gpt":0.35753537022085724,"score_spread":0.2695725061476779,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1961752377","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005961819,0.000016003094,0.98619854,0.0005631967,0.00056575314,0.0048539722,0.00006897548,0.00046897732,0.0013027483],"genre_scores_gemma":[0.9331904,0.000019488276,0.061502952,0.00009029478,0.00041010315,0.004425976,0.00005233272,0.000057194175,0.00025127718],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975322,0.000121965684,0.00075598754,0.0008545133,0.00042154497,0.00031382302],"domain_scores_gemma":[0.9973682,0.00086203974,0.00045126065,0.00081104715,0.0004022033,0.00010521627],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00093960925,0.00030748372,0.0003514604,0.00062245596,0.00024275563,0.00026397983,0.0008250926,0.00019988358,0.0000018889984],"category_scores_gemma":[0.00007199871,0.00030951176,0.00010713119,0.0005093171,0.00003491372,0.0002810343,0.00003841694,0.00016205973,0.000063463005],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022255725,0.00037940202,0.00017528034,0.00024578418,0.00010030562,0.0000029187183,0.0003657132,0.03786195,0.029636584,0.92804945,0.00062558835,0.0023344827],"study_design_scores_gemma":[0.010585846,0.0031836377,0.0027703817,0.012635362,0.00018788323,0.00051150937,0.0013130719,0.7629611,0.13219695,0.06429194,0.005592126,0.003770205],"about_ca_topic_score_codex":0.000093936535,"about_ca_topic_score_gemma":0.000012980324,"teacher_disagreement_score":0.92722857,"about_ca_system_score_codex":0.0012012582,"about_ca_system_score_gemma":0.000106168896,"threshold_uncertainty_score":0.9999357},"labels":[],"label_agreement":null},{"id":"W1963583097","doi":"10.1016/j.sysarc.2013.08.009","title":"Optimizing the implementation of real-time Simulink models onto distributed automotive architectures","year":2013,"lang":"en","type":"article","venue":"Journal of Systems Architecture","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"FlexRay; Computer science; Scheduling (production processes); Schedule; Implementation; Distributed computing; Automotive industry; Embedded system; Models of communication; Operating system; Programming language","score_opus":0.012966135290705637,"score_gpt":0.2666403278785654,"score_spread":0.2536741925878598,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1963583097","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.101195134,0.00048956554,0.8953812,0.000997783,0.00030609337,0.0010847874,0.000025079342,0.0001341466,0.00038618088],"genre_scores_gemma":[0.9520342,0.000016348336,0.047531955,0.000053015163,0.00025706724,0.000036118512,0.0000025746624,0.000025553729,0.000043188924],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99630666,0.00076128135,0.0013783192,0.00027317004,0.0008889126,0.00039163657],"domain_scores_gemma":[0.9958116,0.00052817934,0.001847958,0.00072084856,0.00093353074,0.00015792876],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013624879,0.00029877241,0.0006610057,0.00034575246,0.00014316244,0.0002610535,0.0017104676,0.00013258781,0.000014491367],"category_scores_gemma":[0.0000688207,0.00017840655,0.000288668,0.00046200896,0.00008711679,0.00045738247,0.00021107527,0.0005218193,0.0000055704268],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053469514,0.00013447723,0.000285681,0.0004108844,0.0006888708,0.000056069115,0.04482817,0.7989187,0.119699776,0.00742813,0.008094003,0.019401764],"study_design_scores_gemma":[0.0040519903,0.0039257007,0.006849261,0.0034663214,0.00029971934,0.00439373,0.009370642,0.7956232,0.075452805,0.09301147,0.001573317,0.0019818319],"about_ca_topic_score_codex":0.0010121888,"about_ca_topic_score_gemma":0.000017136112,"teacher_disagreement_score":0.850839,"about_ca_system_score_codex":0.00015817319,"about_ca_system_score_gemma":0.00019716626,"threshold_uncertainty_score":0.72752076},"labels":[],"label_agreement":null},{"id":"W1965732719","doi":"10.1109/rtas.2014.6926012","title":"The ROSACE case study: From Simulink specification to multi/many-core execution","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":58,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Avionics; Computer science; License; Controller (irrigation); MATLAB; Open source; Core (optical fiber); Software engineering; Baseline (sea); Control (management); Control engineering; Embedded system; Systems engineering; Software; Operating system; Engineering","score_opus":0.06075758093606891,"score_gpt":0.31890016247079145,"score_spread":0.2581425815347225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1965732719","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09465704,0.000022249069,0.9019704,0.0004971122,0.00027398628,0.00090275885,9.236894e-7,0.0007254025,0.00095014577],"genre_scores_gemma":[0.8844423,0.000001850737,0.114509195,0.00020277644,0.00013126613,0.00009044924,0.0000010259877,0.00001140115,0.00060972525],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983652,0.000262237,0.0003420469,0.00050647074,0.00030102974,0.00022299327],"domain_scores_gemma":[0.99766785,0.0004360984,0.00011288586,0.0015241791,0.00015146201,0.000107506945],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010475408,0.0001482832,0.00014223767,0.00006480785,0.0003134255,0.00033623452,0.0010138307,0.00006308926,0.0000035181035],"category_scores_gemma":[0.00014601648,0.000102644924,0.000040883817,0.00030965018,0.00002235051,0.00028415606,0.00023419679,0.00011854822,0.00021940104],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049319864,0.0012264077,0.0078757955,0.000020826981,0.00011699873,0.00079287787,0.043918274,0.0010094139,0.0341929,0.30375132,0.038622286,0.56842357],"study_design_scores_gemma":[0.000735424,0.0006197403,0.003870007,0.00003466266,0.000016571725,0.00018262865,0.004066623,0.9383166,0.023029482,0.0056363135,0.022843562,0.0006484206],"about_ca_topic_score_codex":0.0017263857,"about_ca_topic_score_gemma":0.000806981,"teacher_disagreement_score":0.9373072,"about_ca_system_score_codex":0.00008296476,"about_ca_system_score_gemma":0.000018886685,"threshold_uncertainty_score":0.41857386},"labels":[],"label_agreement":null},{"id":"W1969329158","doi":"10.5555/2485288.2485674","title":"Hybrid prototyping of multicore embedded systems","year":2013,"lang":"en","type":"article","venue":"Spectrum Research Repository (Concordia University)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Emulation; Multi-core processor; Virtual prototyping; Computer science; Scalability; Kernel (algebra); Rapid prototyping; Embedded system; Software; Software prototyping; Computer architecture; Parallel computing; Simulation; Software development; Engineering; Operating system","score_opus":0.034740923646169965,"score_gpt":0.2727209248918959,"score_spread":0.23798000124572596,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969329158","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.75985795,0.0003354132,0.13126007,0.00037402654,0.0007983832,0.00569644,0.000004427017,0.0011200047,0.100553304],"genre_scores_gemma":[0.99269193,0.00002108527,0.0016358363,0.000004275355,0.0001267406,0.000048599883,0.0000010827525,0.000024933077,0.0054455325],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9956085,0.0014304726,0.00044012038,0.00073742284,0.0009562691,0.0008272289],"domain_scores_gemma":[0.9967224,0.00044050085,0.0002537336,0.0015343011,0.0007135716,0.0003354755],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012449811,0.00023163171,0.00042695642,0.001202216,0.00039706126,0.0003422416,0.0025225813,0.00013611112,0.000015622358],"category_scores_gemma":[0.00012290345,0.00024124986,0.00015816685,0.0013660481,0.000345425,0.0013851793,0.0007671391,0.0005935068,0.00009110174],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020031507,0.00078097696,0.05985526,0.001746766,0.000572516,0.003420264,0.0031551048,0.00015959705,0.47781506,0.4248167,0.017814357,0.009663075],"study_design_scores_gemma":[0.0015686448,0.0015626032,0.018896895,0.0008328024,0.000027393386,0.00047139864,0.0018963952,0.09990179,0.8486699,0.006022488,0.018918566,0.0012311303],"about_ca_topic_score_codex":0.016164778,"about_ca_topic_score_gemma":0.00008146607,"teacher_disagreement_score":0.4187942,"about_ca_system_score_codex":0.00050756626,"about_ca_system_score_gemma":0.0005035243,"threshold_uncertainty_score":0.99038666},"labels":[],"label_agreement":null},{"id":"W1969546595","doi":"10.1109/tcad.2013.2269768","title":"An Instruction Scratchpad Memory Allocation for the Precision Timed Architecture","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Benchmark (surveying); Register allocation; Architecture; Scheme (mathematics); Worst-case execution time; Parallel computing; Graph; Integer programming; Control flow; Control flow graph; Execution time; Theoretical computer science; Programming language; Compiler; Algorithm","score_opus":0.028199487883734903,"score_gpt":0.2480765261136017,"score_spread":0.2198770382298668,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969546595","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037802896,0.00019014569,0.9901356,0.00013896797,0.0016027412,0.0036373874,0.000014384721,0.00046535349,0.000035132958],"genre_scores_gemma":[0.94713616,0.000043491127,0.05156515,0.000082861436,0.000119479824,0.0008863111,0.0000052463456,0.00003754847,0.000123727],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99690616,0.0007536884,0.0008591054,0.0006859849,0.00045809068,0.00033694154],"domain_scores_gemma":[0.99666286,0.00097193994,0.0003891189,0.0010488869,0.000771502,0.00015568636],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011520055,0.00037878484,0.0004909987,0.0004429628,0.00039314234,0.0005198186,0.0009770237,0.00027161368,0.000006911143],"category_scores_gemma":[0.000013909809,0.00025904473,0.00013292524,0.00061160803,0.00011406288,0.0008311895,0.0000039346646,0.00038860808,0.000009739908],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040099712,0.00020652424,0.0000016796916,0.00013865315,0.00016190505,0.0000014535611,0.0014508958,0.1643178,0.08823729,0.002095232,0.0011341949,0.74221426],"study_design_scores_gemma":[0.000661969,0.0013438305,0.000027903476,0.00035957943,0.00003510029,0.00012162984,0.00024420806,0.9382786,0.056840792,0.0016651994,0.00010605175,0.00031509137],"about_ca_topic_score_codex":0.0007037128,"about_ca_topic_score_gemma":0.000011092915,"teacher_disagreement_score":0.9433559,"about_ca_system_score_codex":0.00011488776,"about_ca_system_score_gemma":0.00016150334,"threshold_uncertainty_score":0.9999862},"labels":[],"label_agreement":null},{"id":"W1970032753","doi":"10.1145/2514740","title":"LegUp","year":2013,"lang":"en","type":"article","venue":"ACM Transactions on Embedded Computing Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":302,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada); University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Software; Hardware architecture; High-level synthesis; Computer hardware; Field-programmable gate array; Hardware compatibility list; Embedded system; Computer architecture; Benchmark (surveying); Pointer (user interface); Operating system","score_opus":0.020595189410639175,"score_gpt":0.2544216356610847,"score_spread":0.23382644625044555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1970032753","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0057535134,0.00014177544,0.98279893,0.00046462027,0.0020307805,0.0011623763,0.0000025184174,0.002996313,0.0046491665],"genre_scores_gemma":[0.8956981,0.0000055765554,0.10253135,0.000272895,0.00015852426,0.0001899341,0.000001428705,0.000045708322,0.0010965128],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99648416,0.00043199337,0.00083105697,0.00088113744,0.0006704047,0.00070127315],"domain_scores_gemma":[0.9957264,0.0005557462,0.0002786559,0.002898598,0.00029654603,0.00024401843],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00070656143,0.0004130749,0.0004935851,0.00044469678,0.00045322216,0.0008213452,0.0028571328,0.00023096227,0.000038207872],"category_scores_gemma":[0.000050766455,0.00039288108,0.0002126571,0.00088242016,0.000060026287,0.0008832535,0.00005412871,0.0004921814,0.0013591495],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003455327,0.0018406062,0.00031212703,0.0009660242,0.0010221741,0.00017635971,0.019793315,0.08232868,0.036719315,0.1593764,0.058331028,0.6390994],"study_design_scores_gemma":[0.0015382429,0.00088018965,0.00032810934,0.0010521171,0.00004696435,0.00084045925,0.0015711287,0.951162,0.022344317,0.011018539,0.006957317,0.0022606126],"about_ca_topic_score_codex":0.0004799007,"about_ca_topic_score_gemma":0.000002905261,"teacher_disagreement_score":0.88994455,"about_ca_system_score_codex":0.00020664373,"about_ca_system_score_gemma":0.000082035585,"threshold_uncertainty_score":0.9998523},"labels":[],"label_agreement":null},{"id":"W1971026932","doi":"10.1145/1366230.1366247","title":"A multi-mode video-stream processor with cyclically reconfigurable architecture","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Computer architecture; Architecture; Mode (computer interface); Microarchitecture; Stream processing; Embedded system; Computer hardware; Parallel computing; Operating system","score_opus":0.021597787551903398,"score_gpt":0.2564370575432484,"score_spread":0.23483926999134502,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1971026932","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009701885,0.0000530721,0.95597196,0.0006854178,0.00003734011,0.00054782146,0.0000018672339,0.0018130715,0.03118756],"genre_scores_gemma":[0.44762102,0.000008186139,0.5467292,0.0004534268,0.000030326823,0.0001290744,0.0000012413858,0.000019753092,0.005007799],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99814945,0.00008767289,0.00031117236,0.0006476793,0.0003741015,0.0004299195],"domain_scores_gemma":[0.9985136,0.000092232425,0.00012624986,0.00092952687,0.00016692364,0.00017148539],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000185931,0.0002518055,0.00029155592,0.00014599934,0.00016673635,0.000100000565,0.0011727808,0.00012027266,0.000024350626],"category_scores_gemma":[0.00004870682,0.00017224105,0.0000621096,0.00047375663,0.000089833,0.0004398313,0.00006957001,0.00025673216,0.00007901489],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005154918,0.004056717,0.023667032,0.0011655424,0.0006794493,0.003429667,0.03896515,0.0027933582,0.5631503,0.06950423,0.11176987,0.18030317],"study_design_scores_gemma":[0.004103325,0.0026541997,0.004853744,0.00075439573,0.000032753556,0.009047269,0.00011400252,0.09520423,0.8341611,0.009623104,0.036086746,0.0033651183],"about_ca_topic_score_codex":0.00028841125,"about_ca_topic_score_gemma":0.00021736714,"teacher_disagreement_score":0.4379191,"about_ca_system_score_codex":0.0000466343,"about_ca_system_score_gemma":0.00018927075,"threshold_uncertainty_score":0.70237863},"labels":[],"label_agreement":null},{"id":"W1972821547","doi":"10.5555/2485288.2485338","title":"Multi-pumping for resource reduction in FPGA high-level synthesis","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Shared resource; Field-programmable gate array; High-level synthesis; Computer science; Reduction (mathematics); Digital signal processing; Resource (disambiguation); Computer hardware; Clock rate; Embedded system; Resource management (computing); Computation; Distributed computing; Operating system; Algorithm; Computer network","score_opus":0.062451438334321915,"score_gpt":0.27466503381842,"score_spread":0.21221359548409807,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1972821547","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010368174,0.000016165048,0.9859661,0.0010027941,0.00013150823,0.0008561622,0.0000010406927,0.00058551953,0.0010725354],"genre_scores_gemma":[0.5082646,0.0000011715174,0.48989785,0.00006715915,0.0000409184,0.0005173647,4.4222284e-7,0.000010170066,0.0012003023],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99872595,0.00011119644,0.000322329,0.00040613912,0.00015054348,0.00028385755],"domain_scores_gemma":[0.9989851,0.00022024669,0.00009051817,0.00056244904,0.000086053566,0.000055629345],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00058784994,0.00012545816,0.00018358433,0.00022545045,0.00006562629,0.00014284563,0.0006494927,0.00010306357,0.000018540537],"category_scores_gemma":[0.00016892185,0.00011336408,0.0000510434,0.00027868885,0.000020916606,0.00066127506,0.000112619426,0.00008267311,0.00006366283],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017138722,0.00040364542,0.0003419543,0.00027138332,0.00005295106,0.000008358836,0.0043178997,0.00025010578,0.45443135,0.06683876,0.075682454,0.397384],"study_design_scores_gemma":[0.00046929394,0.00009459967,0.002930428,0.00024265441,0.0000052556043,0.000038975544,0.0004020762,0.15356235,0.83106107,0.008417906,0.0022140464,0.0005613253],"about_ca_topic_score_codex":0.00092979823,"about_ca_topic_score_gemma":0.00002804375,"teacher_disagreement_score":0.49789643,"about_ca_system_score_codex":0.0001077478,"about_ca_system_score_gemma":0.00002577287,"threshold_uncertainty_score":0.46228534},"labels":[],"label_agreement":null},{"id":"W1973131176","doi":"10.1145/2435264.2435337","title":"Hardware description and synthesis of control-intensive reconfigurable dataflow architectures (abstract only)","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Dataflow; Compiler; Field-programmable gate array; Scheduling (production processes); Parallel computing; Embedded system; Computer architecture; Programming language","score_opus":0.019392797990316374,"score_gpt":0.2274064023507461,"score_spread":0.20801360436042973,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973131176","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13757986,0.00030617142,0.8342176,0.0014478883,0.00022480934,0.0013123106,0.00002789953,0.00076673954,0.024116734],"genre_scores_gemma":[0.95977056,0.000013034907,0.039459623,0.0002950443,0.000022023243,0.000063844025,0.000001213733,0.00001052519,0.00036412705],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987293,0.00010380571,0.0003587075,0.00037321832,0.00020194997,0.00023302855],"domain_scores_gemma":[0.9982658,0.00039325023,0.0001756044,0.00066224544,0.00041045842,0.00009262139],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032073352,0.00016236232,0.0003247049,0.00016102818,0.00005346996,0.00018114637,0.0005649246,0.00008766909,0.000101920705],"category_scores_gemma":[0.00036945994,0.00012753629,0.00005600042,0.000117888434,0.000072861425,0.00058648124,0.000060130522,0.00011995932,0.000041327516],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000048062087,0.00023876628,0.0044714967,0.0004862777,0.0002762777,0.000033916673,0.0015623845,0.00006331394,0.46682626,0.033214413,0.082171954,0.4106069],"study_design_scores_gemma":[0.0010070165,0.00057216873,0.04086874,0.0007440618,0.000054141932,0.00042534713,0.00068160397,0.031742122,0.8870288,0.033961866,0.0018791248,0.0010349799],"about_ca_topic_score_codex":0.001238157,"about_ca_topic_score_gemma":0.000049912353,"teacher_disagreement_score":0.8221907,"about_ca_system_score_codex":0.000023014569,"about_ca_system_score_gemma":0.000044904788,"threshold_uncertainty_score":0.5200779},"labels":[],"label_agreement":null},{"id":"W1974828696","doi":"10.1145/1321211.1321257","title":"Sequence-based specification of feedback control systems in Simulink®","year":2007,"lang":"en","type":"article","venue":"Proceedings of CASCON","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"Oak Ridge National Laboratory; U.S. Naval Academy; Georgia Institute of Technology","keywords":"Computer science; Finite-state machine; Control engineering; Sequence (biology); State (computer science); Control system; Software; MATLAB; Actuator; Code generation; Embedded system; Programming language; Engineering; Operating system; Artificial intelligence","score_opus":0.03253425295297331,"score_gpt":0.2751299108373689,"score_spread":0.24259565788439558,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974828696","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4159284,0.00048844505,0.5712367,0.0001318841,0.000225708,0.0012721646,0.0000038530593,0.0002731042,0.010439738],"genre_scores_gemma":[0.98314327,0.000004781735,0.016710961,0.000032682896,0.00005445807,0.000016192065,5.4937846e-7,0.000012142811,0.000024945455],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980067,0.00001260022,0.0008876501,0.00032609026,0.00047354674,0.00029343503],"domain_scores_gemma":[0.9981229,0.00021431698,0.000668212,0.00020977456,0.00071482133,0.00007001801],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029871156,0.00014732426,0.00038092435,0.0004809742,0.000018428229,0.000049925067,0.00071623357,0.00015147746,0.0000012128602],"category_scores_gemma":[0.00014712996,0.00014688798,0.00006337012,0.0007063722,0.00007944571,0.00047699746,0.000035021738,0.000141101,0.000003850103],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009956251,0.00011828392,0.012852905,0.00078704156,0.000014574404,0.000007745446,0.0009300208,0.00013867147,0.8539354,0.1257866,0.00020108726,0.005128087],"study_design_scores_gemma":[0.0011287772,0.000322584,0.003367487,0.00069321686,0.000008220559,0.000017727922,0.00032375197,0.049061883,0.94296217,0.0014519189,0.00039121855,0.000271041],"about_ca_topic_score_codex":0.00016265974,"about_ca_topic_score_gemma":0.000005889373,"teacher_disagreement_score":0.5672149,"about_ca_system_score_codex":0.00014351364,"about_ca_system_score_gemma":0.000062083105,"threshold_uncertainty_score":0.5989918},"labels":[],"label_agreement":null},{"id":"W1975981104","doi":"10.1145/1785481.1785562","title":"AOP-based high-level power estimation in SystemC","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Macro; High-level synthesis; Electronic system-level design and verification; Estimation; Power (physics); Embedded system; Transaction-level modeling; Computer architecture; Reliability engineering; Programming language; Systems engineering; Engineering","score_opus":0.016533399321487195,"score_gpt":0.25838113322727463,"score_spread":0.24184773390578743,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1975981104","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025274143,0.0000049633745,0.96649754,0.00039133744,0.0004794575,0.00031865414,0.0000010448653,0.0007176497,0.0063152127],"genre_scores_gemma":[0.63370544,4.6691095e-8,0.3658883,0.00013354757,0.000009209727,0.000037016183,8.7696236e-7,0.000006112917,0.00021944869],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881613,0.000085520514,0.00031165755,0.0003078099,0.00027059423,0.00020826419],"domain_scores_gemma":[0.9988763,0.00011710329,0.00008677183,0.0007816067,0.00007815827,0.00006009027],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007299838,0.0001204562,0.00016178939,0.0002311997,0.000033493972,0.00013214977,0.00074452336,0.00012569928,0.00004226483],"category_scores_gemma":[0.00007977369,0.00010375795,0.00003267633,0.0003539373,0.000020356372,0.00045152075,0.00007138271,0.00018948157,0.00015267557],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000042709253,0.00012647462,0.0022449628,0.00007928003,0.0000061403475,0.00003682597,0.00036290733,0.00028109542,0.0679995,0.9193781,0.0041929977,0.0052874316],"study_design_scores_gemma":[0.00072756864,0.00015654038,0.012405005,0.00017263726,0.0000029323787,0.000040943025,0.00001800493,0.7559931,0.21308531,0.016118018,0.00068949576,0.0005904361],"about_ca_topic_score_codex":0.00032877058,"about_ca_topic_score_gemma":0.00017820267,"teacher_disagreement_score":0.9032601,"about_ca_system_score_codex":0.000048868354,"about_ca_system_score_gemma":0.000086841465,"threshold_uncertainty_score":0.42311266},"labels":[],"label_agreement":null},{"id":"W1976150142","doi":"10.1145/2435264.2435272","title":"Towards simulator-like observability for FPGAs","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Imperial College London","keywords":"Computer science; Observability; Field-programmable gate array; Multiplexer; TRACE (psycholinguistics); Debugging; Embedded system; Network on a chip; Multiplexing; Routing (electronic design automation); Chip; Embedding; Computer hardware; Real-time computing","score_opus":0.037093631768417554,"score_gpt":0.28006014033102733,"score_spread":0.24296650856260976,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1976150142","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013034008,0.000027569837,0.97663397,0.0008514543,0.00026902606,0.0012032262,0.0000010645974,0.0012242851,0.0067553786],"genre_scores_gemma":[0.656024,5.8424786e-7,0.3417246,0.000624547,0.00004075051,0.00028206562,6.36661e-7,0.000008788143,0.0012940388],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99868953,0.00006930847,0.00029133874,0.0004248367,0.00021920295,0.00030580506],"domain_scores_gemma":[0.9983036,0.0001891562,0.0000626761,0.0010434687,0.00028715457,0.000113923335],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005214837,0.00014025587,0.00019364712,0.00004564781,0.000066770204,0.00020259409,0.0010668642,0.000095424,0.000078118836],"category_scores_gemma":[0.00009892385,0.000112579684,0.00010868664,0.00018167633,0.00002848266,0.00078199507,0.00021096892,0.00006468665,0.00015305821],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006792241,0.0002495813,0.0033923176,0.00027947783,0.00005625753,0.000003201006,0.0011328476,0.00017062138,0.012575873,0.6165261,0.21255234,0.1530546],"study_design_scores_gemma":[0.00052104646,0.00031329718,0.0058903787,0.000032969827,0.000006292701,0.000009410907,0.00004070796,0.58549887,0.06664658,0.30197388,0.038388472,0.000678092],"about_ca_topic_score_codex":0.0003603197,"about_ca_topic_score_gemma":0.00000974486,"teacher_disagreement_score":0.64299,"about_ca_system_score_codex":0.00006871345,"about_ca_system_score_gemma":0.00006509525,"threshold_uncertainty_score":0.45908663},"labels":[],"label_agreement":null},{"id":"W1976891669","doi":"10.1109/fpl.2013.6645632","title":"SimXMD: Simulation-based HW/SW co-debugging","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Debugger; Computer science; Embedded system; ModelSim; Field-programmable gate array; Software; Flexibility (engineering); Nexus (standard); Microcontroller; Computer hardware; Operating system; VHDL","score_opus":0.023108031967979177,"score_gpt":0.2919292569295491,"score_spread":0.2688212249615699,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1976891669","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018255102,0.00001621671,0.9718863,0.0005387425,0.00008219486,0.00044361423,3.1537516e-7,0.0022542342,0.022952888],"genre_scores_gemma":[0.8661696,1.7475404e-7,0.13176736,0.0009941052,0.00003782195,0.000060590337,0.0000015161684,0.0000115220255,0.00095730444],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987179,0.000101207246,0.00027981226,0.00032905524,0.0003019108,0.00027009688],"domain_scores_gemma":[0.9983808,0.00053479197,0.000087849425,0.0007456052,0.00015251532,0.00009843698],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002857766,0.0001387658,0.00015400481,0.00014774068,0.00009457162,0.00029267746,0.0007549035,0.00007519128,0.0003016593],"category_scores_gemma":[0.000083196486,0.00011894893,0.0000591787,0.0002710693,0.000024262585,0.00068294647,0.00006426341,0.000088735964,0.0009106365],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013277435,0.00058314047,0.021179609,0.00029451968,0.0001493232,0.000054623422,0.0028311254,0.20390514,0.090440154,0.23826082,0.23935466,0.20293364],"study_design_scores_gemma":[0.00012917629,0.00003418968,0.00034317168,0.000017551061,0.0000013142616,8.2189484e-7,0.0000062938384,0.9714555,0.02182522,0.0041858456,0.0018220098,0.00017886744],"about_ca_topic_score_codex":0.00019100985,"about_ca_topic_score_gemma":0.0000039873253,"teacher_disagreement_score":0.86434406,"about_ca_system_score_codex":0.000055372566,"about_ca_system_score_gemma":0.00006796713,"threshold_uncertainty_score":0.99986726},"labels":[],"label_agreement":null},{"id":"W1978517199","doi":"10.1016/j.sysarc.2007.11.004","title":"A quantitative analysis of the .NET common language runtime","year":2008,"lang":"en","type":"article","venue":"Journal of Systems Architecture","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Net (polyhedron); Programming language; Parallel computing; Theoretical computer science","score_opus":0.01721380086410277,"score_gpt":0.2710949360554959,"score_spread":0.2538811351913931,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1978517199","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60103923,0.0023176933,0.39466363,0.00027809796,0.0004208032,0.0002920942,0.000013436149,0.000052043288,0.0009229973],"genre_scores_gemma":[0.98585474,0.000010656785,0.013810006,0.0000505825,0.000072914896,0.0000034492707,3.8657365e-7,0.0000096477015,0.00018763814],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973871,0.00063291995,0.0008769763,0.00015929976,0.00075893034,0.00018478316],"domain_scores_gemma":[0.99715114,0.0003192795,0.0014387704,0.00074115145,0.00027447517,0.000075203236],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010157205,0.00016090718,0.0007537012,0.00067288004,0.00010380602,0.000044383247,0.001602994,0.00008933656,0.000003873951],"category_scores_gemma":[0.000100835205,0.000091994276,0.00049604377,0.0017496394,0.00010274518,0.00017517674,0.00015421647,0.00040338325,0.0000015633966],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003567677,0.000932257,0.0922696,0.0009358882,0.01627677,0.0020299973,0.30174398,0.13984323,0.3403743,0.06974538,0.029378986,0.006112853],"study_design_scores_gemma":[0.0067870202,0.009819505,0.341361,0.008935943,0.006486641,0.039345678,0.01401444,0.41259363,0.12774223,0.009531897,0.01873667,0.004645376],"about_ca_topic_score_codex":0.0002440107,"about_ca_topic_score_gemma":0.000044285935,"teacher_disagreement_score":0.3848155,"about_ca_system_score_codex":0.000059730584,"about_ca_system_score_gemma":0.00010893871,"threshold_uncertainty_score":0.37514177},"labels":[],"label_agreement":null},{"id":"W1979153360","doi":"10.4018/joci.2011040102","title":"Analysis of Inner-Loop Mapping onto Coarse-Grained Reconfigurable Architectures Using Hybrid Particle Swarm Optimization","year":2011,"lang":"en","type":"article","venue":"International Journal of Organizational and Collective Intelligence","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Computer science; Parallel computing; Speedup; Particle swarm optimization; Scheduling (production processes); Software pipelining; Loop (graph theory); Software; Algorithm; Mathematical optimization; Mathematics","score_opus":0.04201678149041315,"score_gpt":0.26646172753785435,"score_spread":0.2244449460474412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1979153360","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12056533,0.00012357997,0.87828827,0.00008880472,0.00020808786,0.00010014295,0.000010744952,0.000024991363,0.00059006864],"genre_scores_gemma":[0.9137874,0.00004398543,0.08590321,0.00009050788,0.00004916493,0.0000024220008,0.000002977542,0.000009820923,0.00011046161],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981764,0.00013687598,0.0007742657,0.00022812188,0.0005484129,0.00013595153],"domain_scores_gemma":[0.99612033,0.00019898465,0.00076171954,0.00014493645,0.0026930133,0.00008103188],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048701247,0.00014133625,0.00031143147,0.000836673,0.000086774795,0.0000913574,0.00077866483,0.000045718196,0.00013753703],"category_scores_gemma":[0.0004095873,0.00012972725,0.00010682385,0.0016942308,0.000089407746,0.000393475,0.00009509943,0.00012359365,9.120198e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006730145,0.0014103669,0.1049319,0.00006878723,0.010956221,0.00026739997,0.03497121,0.64640576,0.085881844,0.09640631,0.000403599,0.017623616],"study_design_scores_gemma":[0.00017715857,0.00019926352,0.0027933596,0.000103927974,0.00012492703,0.00029349155,0.0002841153,0.632799,0.34360152,0.019405477,0.000014096481,0.00020361411],"about_ca_topic_score_codex":0.00008639227,"about_ca_topic_score_gemma":0.0000098748,"teacher_disagreement_score":0.7932221,"about_ca_system_score_codex":0.00019023816,"about_ca_system_score_gemma":0.0003104924,"threshold_uncertainty_score":0.5290124},"labels":[],"label_agreement":null},{"id":"W1980209360","doi":"10.1155/es/2006/69484","title":"Signal Processing with Teams of Embedded Workhorse Processors","year":2006,"lang":"en","type":"article","venue":"EURASIP Journal on Embedded Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Simon Fraser University","keywords":"Computer science; Signal processing; Computer architecture; SIGNAL (programming language); Embedded system; Computer hardware; Digital signal processing; Programming language","score_opus":0.01109470940657199,"score_gpt":0.24147337343423653,"score_spread":0.23037866402766455,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1980209360","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08269058,0.0018806081,0.8951765,0.00016969789,0.0006817088,0.00132516,0.0000063159887,0.0009392515,0.0171302],"genre_scores_gemma":[0.97429234,0.0000114225095,0.023531634,0.00006585836,0.00073948514,0.0000785283,0.0000028274123,0.000097140204,0.0011807365],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99319726,0.0009182525,0.0019339101,0.00083978503,0.0021631753,0.00094762124],"domain_scores_gemma":[0.9950208,0.00027259847,0.002271872,0.000998897,0.0010910381,0.00034478953],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0030507923,0.0006797278,0.0010912433,0.00083983096,0.00041814343,0.000967186,0.0021752452,0.00028011118,0.000014768943],"category_scores_gemma":[0.000067153946,0.0004977072,0.00024128011,0.0016796684,0.00017109835,0.0015204846,0.000111822614,0.00096530607,0.000043778055],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003397637,0.009415832,0.035370864,0.00955682,0.0019781198,0.010785927,0.04444741,0.1562116,0.22294219,0.22678392,0.115973964,0.16313574],"study_design_scores_gemma":[0.018183758,0.018012801,0.0041323216,0.04403113,0.00062115915,0.0514023,0.017377242,0.4959276,0.29814515,0.018915225,0.020952892,0.0122984275],"about_ca_topic_score_codex":0.000049483726,"about_ca_topic_score_gemma":0.0000063892276,"teacher_disagreement_score":0.8916018,"about_ca_system_score_codex":0.00030071524,"about_ca_system_score_gemma":0.0006388058,"threshold_uncertainty_score":0.99974746},"labels":[],"label_agreement":null},{"id":"W1980587820","doi":"10.1109/iscas.2010.5537940","title":"A framework for fast design space exploration using fuzzy search for VLSI computing Architectures","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Design space exploration; Very-large-scale integration; Speedup; Computer science; Modular design; Computer architecture; Process (computing); Space exploration; Architecture; Fuzzy logic; Parallel computing; Computer engineering; Embedded system; Artificial intelligence; Engineering","score_opus":0.11019107080907696,"score_gpt":0.3599502600154669,"score_spread":0.24975918920638995,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1980587820","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004094845,0.0000141829,0.9914779,0.00074964936,0.00043137086,0.0021653303,0.0000023704167,0.00076530885,0.00029902853],"genre_scores_gemma":[0.37740985,1.8067607e-7,0.62207323,0.0001271482,0.00025211505,0.000084011495,0.0000010926368,0.000021933636,0.000030437608],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982106,0.00014763241,0.00032209785,0.0005406917,0.0002843118,0.00049464614],"domain_scores_gemma":[0.9973075,0.0014979618,0.00013395418,0.00066819356,0.00028435083,0.00010806213],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016022219,0.00020761204,0.00024349117,0.000219047,0.00034062748,0.00041304933,0.00088211114,0.00020465461,0.000001954579],"category_scores_gemma":[0.00023220584,0.00018622987,0.0001133405,0.0003286067,0.000049610375,0.00033661412,0.00016920117,0.00032350898,0.000003673145],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028397042,0.000046287867,0.0000409203,0.00010777376,0.00002181841,0.0000015903845,0.004367924,0.0055186492,0.14873937,0.80675554,0.00056346075,0.03380828],"study_design_scores_gemma":[0.000149227,0.0001612383,0.0000070323176,0.000057237598,0.000004259465,0.000015490681,0.000094449024,0.5777169,0.21199282,0.20942476,0.00016682797,0.00020976234],"about_ca_topic_score_codex":0.000030167235,"about_ca_topic_score_gemma":0.000012339077,"teacher_disagreement_score":0.59733075,"about_ca_system_score_codex":0.000042737174,"about_ca_system_score_gemma":0.000113736634,"threshold_uncertainty_score":0.7594233},"labels":[],"label_agreement":null},{"id":"W1980862457","doi":"10.1109/ccece.2010.5575119","title":"A hardware/software codesign of WZ factorization to improve time to solve matrices","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Field-programmable gate array; Computer science; Realization (probability); Software; Factorization; Computation; Parallel computing; Computational science; Computer engineering; Embedded system; Computer architecture; Algorithm; Mathematics; Programming language","score_opus":0.008951750457092438,"score_gpt":0.24244445406224174,"score_spread":0.23349270360514932,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1980862457","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026062883,0.0000058550518,0.9931058,0.00023450122,0.00029698384,0.0008175589,0.000011893203,0.00089496124,0.0020261013],"genre_scores_gemma":[0.17655738,4.6814586e-7,0.82039624,0.0002964539,0.00007782235,0.00007752362,0.0000022082233,0.00002001641,0.002571858],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99848217,0.000037760426,0.00037081193,0.0004551273,0.00038829152,0.0002658635],"domain_scores_gemma":[0.9982753,0.0001560393,0.00013712053,0.00088710786,0.0003486469,0.00019577757],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046238842,0.0001710959,0.00025516842,0.00027616462,0.00004973556,0.00014414969,0.001206982,0.0001276016,0.00013217429],"category_scores_gemma":[0.00025703484,0.00014974055,0.00006077102,0.00065766164,0.000014290544,0.0004798377,0.00029177745,0.00012052682,0.00068823755],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000071129775,0.000045578145,0.00017615201,0.000037299185,0.000012100669,0.0000027851363,0.0008860437,0.000013882701,0.9478714,0.0119182505,0.023458892,0.015570529],"study_design_scores_gemma":[0.00012745403,0.00048617224,0.00023144306,0.00004327622,0.0000063106118,0.0000071138466,0.000012559716,0.004021022,0.98512584,0.0022581394,0.007302181,0.00037851091],"about_ca_topic_score_codex":0.00009273693,"about_ca_topic_score_gemma":0.000015113066,"teacher_disagreement_score":0.17395109,"about_ca_system_score_codex":0.000037149388,"about_ca_system_score_gemma":0.00008832236,"threshold_uncertainty_score":0.8846131},"labels":[],"label_agreement":null},{"id":"W1981797690","doi":"10.1109/newcas.2009.5290443","title":"A re-usable verification framework of Open Core Protocol (OCP)","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Verilog; Embedded system; SystemC; Protocol (science); Reuse; Functional verification; System on a chip; Assertion; USable; Formal verification; Computer architecture; Software engineering; Field-programmable gate array; Programming language; Engineering","score_opus":0.07350853303609875,"score_gpt":0.38936291314233507,"score_spread":0.31585438010623634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1981797690","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00006991356,0.0000022750917,0.87379223,0.00051411625,0.000026604057,0.049479626,3.8346354e-7,0.00033466116,0.07578022],"genre_scores_gemma":[0.19677539,4.1640973e-7,0.7730063,0.0005106373,0.00002431443,0.028465241,6.3140516e-7,0.00000625582,0.0012107858],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9988996,0.00006561488,0.00033741555,0.00030752172,0.00023145703,0.00015843169],"domain_scores_gemma":[0.99836683,0.00005980662,0.00019113021,0.0012002749,0.00013202561,0.00004993197],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005840474,0.000096906355,0.0001847855,0.00006901089,0.000045909397,0.00019183046,0.0022826402,0.00010301288,0.000053950927],"category_scores_gemma":[0.00008082326,0.00008176157,0.000033768752,0.00045992617,0.000018989309,0.0007049576,0.0001978141,0.00010291036,0.000035992554],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014150727,0.00011984122,0.00021104369,0.000028364084,0.0000040837,0.000002156535,0.00041172435,0.0000030200556,0.0074948473,0.9555001,0.022797447,0.0134132095],"study_design_scores_gemma":[0.0004606008,0.0009755086,0.0016868698,0.00039293355,0.0000034219033,0.000007939244,0.00006855684,0.011819062,0.3151812,0.64266825,0.026335577,0.00040006445],"about_ca_topic_score_codex":0.00006971952,"about_ca_topic_score_gemma":0.000003980363,"teacher_disagreement_score":0.31283185,"about_ca_system_score_codex":0.000036990587,"about_ca_system_score_gemma":0.00007432348,"threshold_uncertainty_score":0.4241751},"labels":[],"label_agreement":null},{"id":"W1982709980","doi":"10.1109/hldvt.2010.5496655","title":"Automatic generation of host-compiled timed TLMs for high level design","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"University of California, Irvine","keywords":"SystemC; Computer science; Transaction-level modeling; Host (biology); Set (abstract data type); Computer architecture; Instruction set; Parallel computing; Code (set theory); Electronic system-level design and verification; Code generation; Embedded system; Programming language; Key (lock); Operating system","score_opus":0.09589620957974676,"score_gpt":0.290832720823606,"score_spread":0.19493651124385925,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1982709980","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024037585,0.0000063820776,0.97346187,0.000172443,0.0004142529,0.0009952951,0.0000033241947,0.0005609957,0.00034785597],"genre_scores_gemma":[0.48896003,2.507823e-7,0.51055896,0.00005200862,0.000050367762,0.00010156069,0.0000020732473,0.0000073143106,0.00026747564],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988034,0.00009656837,0.00040047945,0.0002808392,0.00022621822,0.00019253667],"domain_scores_gemma":[0.99865806,0.000258508,0.00017751343,0.0006382361,0.00021279858,0.000054875185],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008931628,0.00012960056,0.000230728,0.00012789988,0.00006286064,0.0000788846,0.0007385863,0.000118026706,0.00004852999],"category_scores_gemma":[0.00010754435,0.000108889566,0.00005788734,0.00018458095,0.000031912172,0.00034746566,0.000065713175,0.0000842339,0.00002225907],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000017380443,0.000038878577,0.000011071353,0.000026404416,0.000011558768,5.446685e-7,0.00020768146,0.00000843651,0.867394,0.11190643,0.009013298,0.011379976],"study_design_scores_gemma":[0.00017605463,0.00011186348,0.00015142556,0.00000790657,0.0000035403586,0.0000047611857,0.0000021338788,0.39965612,0.59559506,0.004142801,0.00005046374,0.00009786669],"about_ca_topic_score_codex":0.000043325435,"about_ca_topic_score_gemma":0.000017461376,"teacher_disagreement_score":0.46492243,"about_ca_system_score_codex":0.000019633375,"about_ca_system_score_gemma":0.00009790101,"threshold_uncertainty_score":0.44403878},"labels":[],"label_agreement":null},{"id":"W1986698381","doi":"10.1155/2013/624369","title":"Architecture Exploration Based on GA-PSO Optimization, ANN Modeling, and Static Scheduling","year":2013,"lang":"en","type":"article","venue":"VLSI design","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Particle swarm optimization; Computer science; Scheduling (production processes); Design space exploration; Digital signal processing; Artificial neural network; Computation; Computer engineering; Embedded system; Engineering; Artificial intelligence; Algorithm","score_opus":0.037676222491438476,"score_gpt":0.24515381657412202,"score_spread":0.20747759408268354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1986698381","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00043069158,0.000051717063,0.9967441,0.0010241083,0.00006853369,0.0008410483,6.611275e-7,0.00057354535,0.00026560386],"genre_scores_gemma":[0.35960144,0.000006981293,0.63976395,0.00043000863,0.000030027726,0.000101447964,0.0000031778718,0.000018508586,0.00004445766],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998336,0.0003404847,0.00030249666,0.00044804494,0.0003197447,0.00025319456],"domain_scores_gemma":[0.9988734,0.00018083853,0.00011104449,0.0005554001,0.00016784393,0.00011148463],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005361232,0.00019919596,0.00017945003,0.00026746202,0.00014176827,0.00039763056,0.0004011974,0.000094406816,0.000014202492],"category_scores_gemma":[0.000109078544,0.00017839653,0.000030320318,0.0003312012,0.000025799964,0.0008445688,0.00003745852,0.00015344867,0.00003147134],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000034264535,0.000023030414,0.0000073325646,0.000020565267,0.0000041758376,0.000002510203,0.00052467524,0.9929107,0.00095109007,0.0010150637,0.00068266003,0.0038547954],"study_design_scores_gemma":[0.0001899114,0.00018502184,0.0000022675517,0.000087333705,0.0000039037,0.000004302654,0.00002652763,0.9860252,0.003336085,0.009917696,0.000018884177,0.00020286815],"about_ca_topic_score_codex":0.000034781664,"about_ca_topic_score_gemma":6.8919786e-7,"teacher_disagreement_score":0.35917073,"about_ca_system_score_codex":0.00004273166,"about_ca_system_score_gemma":0.00007785762,"threshold_uncertainty_score":0.72747993},"labels":[],"label_agreement":null},{"id":"W1988002507","doi":"10.1109/fpt.2012.6412102","title":"Rapid RTL-based signal ranking for FPGA prototyping","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Tektronix (Canada); University of British Columbia","funders":"","keywords":"Computer science; Debugging; Field-programmable gate array; Key (lock); Chip; Suite; Visibility; Ranking (information retrieval); SIGNAL (programming language); Embedded system; Representation (politics); Integrated circuit design; Rapid prototyping; Computer hardware; Computer engineering; Computer architecture; Engineering; Artificial intelligence; Telecommunications","score_opus":0.049773791286793746,"score_gpt":0.2869919921775626,"score_spread":0.23721820089076887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988002507","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00023980685,0.0002166254,0.9900319,0.00021077869,0.00018431722,0.00193675,6.3326314e-7,0.0010450954,0.0061340714],"genre_scores_gemma":[0.56714165,5.546041e-7,0.43135992,0.00044233366,0.00016035975,0.00073072006,9.407249e-7,0.000013536061,0.0001499943],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986448,0.00010516406,0.00027027642,0.00026287595,0.0002319394,0.0004848987],"domain_scores_gemma":[0.99898946,0.0002372926,0.000099403944,0.00047354485,0.00009465783,0.00010565161],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013988236,0.00014530025,0.00017649161,0.00013049656,0.00012664974,0.00012080937,0.00068699033,0.00008253214,0.000045251618],"category_scores_gemma":[0.000036397105,0.00012427711,0.000104778155,0.00021487435,0.000020109916,0.0007110628,0.00007482573,0.00008390759,0.000030373938],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000067211375,0.00034645043,0.0018274164,0.00054611184,0.000066901564,0.0000046029145,0.0019705466,0.000040464878,0.060719978,0.3922005,0.019118119,0.52309173],"study_design_scores_gemma":[0.000764115,0.0002675718,0.00012201655,0.00014323625,0.000008623471,0.000015951164,0.000020937114,0.10472365,0.83153987,0.0051636305,0.05670469,0.00052571646],"about_ca_topic_score_codex":0.000009903988,"about_ca_topic_score_gemma":8.327423e-7,"teacher_disagreement_score":0.7708199,"about_ca_system_score_codex":0.00005717019,"about_ca_system_score_gemma":0.00006652555,"threshold_uncertainty_score":0.50678736},"labels":[],"label_agreement":null},{"id":"W1989828912","doi":"10.1109/mdt.2010.117","title":"Automatic TLM Generation for Early Validation of Multicore Systems","year":2010,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Multi-core processor; Computer science; Leverage (statistics); Software; Computer architecture; Task (project management); Transaction-level modeling; Embedded system; Software engineering; Parallel computing; Programming language; SystemC; Engineering; Systems engineering; Artificial intelligence","score_opus":0.04656795164786921,"score_gpt":0.27373132327564437,"score_spread":0.22716337162777517,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989828912","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15873086,0.00002150301,0.83799905,0.000027998876,0.001592483,0.0012691385,0.000005719032,0.00032265965,0.000030587154],"genre_scores_gemma":[0.61832094,8.006505e-7,0.38143417,0.000011617439,0.00011987292,0.00008591612,0.000002825372,0.00001458095,0.000009250228],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980222,0.00016831553,0.00078698585,0.00037505987,0.0004058016,0.00024163244],"domain_scores_gemma":[0.9967989,0.0011163255,0.0006670024,0.0008326604,0.0005065028,0.000078607205],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011396579,0.00020701704,0.00041849675,0.00026887667,0.00006540951,0.00012945393,0.00096907583,0.00015563054,0.0000011675037],"category_scores_gemma":[0.00015667523,0.00020425243,0.00011492329,0.00030601645,0.000068583206,0.00053445995,0.00004357455,0.000121144636,0.0000038946205],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004497214,0.00013747685,0.00047804334,0.00023868107,0.000033344313,0.0000020769187,0.00067178387,0.0034598866,0.97870994,0.006032185,0.0034467278,0.006785387],"study_design_scores_gemma":[0.00023897139,0.00032096106,0.00018951064,0.00008876026,0.000010559085,0.00001072504,0.0000023399102,0.5959555,0.402597,0.00044086567,0.0000169263,0.00012785516],"about_ca_topic_score_codex":0.000056026383,"about_ca_topic_score_gemma":0.0000012297764,"teacher_disagreement_score":0.5924956,"about_ca_system_score_codex":0.00003650109,"about_ca_system_score_gemma":0.00014416016,"threshold_uncertainty_score":0.8329172},"labels":[],"label_agreement":null},{"id":"W1993761532","doi":"10.1109/tcad.2012.2198474","title":"synASM: A High-Level Synthesis Framework With Support for Parallel and Timed Constructs","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; VHDL; Field-programmable gate array; Scheduling (production processes); Computation; Abstract state machines; Parallel computing; Lookup table; Programming language; Embedded system; Finite-state machine","score_opus":0.047970250044027316,"score_gpt":0.24950834278630413,"score_spread":0.2015380927422768,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993761532","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0031505188,0.00024270665,0.9932656,0.00004162238,0.000896894,0.0018344376,0.00011436057,0.00040023925,0.000053579206],"genre_scores_gemma":[0.74644774,0.00003754084,0.25284,0.000053216325,0.000062061255,0.0004460341,0.0000021202886,0.000040385556,0.00007088628],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969128,0.00049425114,0.00085128605,0.0006842663,0.00043805433,0.0006193623],"domain_scores_gemma":[0.99602044,0.002042104,0.00041716162,0.0007412833,0.0004392833,0.00033974843],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011692457,0.0005133853,0.0009526484,0.00047024898,0.00025404966,0.0002746343,0.00055245066,0.00037188953,0.0000071109985],"category_scores_gemma":[0.0000281413,0.00040159756,0.00010141941,0.0005186491,0.00020923317,0.0006484336,0.0000059903427,0.0003465702,0.000005403808],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010886863,0.0028531977,0.00063489145,0.0042192335,0.0047158697,0.00014361972,0.01075336,0.034452237,0.047084138,0.2691008,0.0052461126,0.6197079],"study_design_scores_gemma":[0.005250879,0.0087629445,0.00045524767,0.0077382624,0.0007194788,0.0043936004,0.0010561413,0.7980291,0.16543214,0.0037979367,0.0006248385,0.0037394],"about_ca_topic_score_codex":0.00017691437,"about_ca_topic_score_gemma":0.0000030738634,"teacher_disagreement_score":0.76357687,"about_ca_system_score_codex":0.00010010717,"about_ca_system_score_gemma":0.00020593965,"threshold_uncertainty_score":0.9998436},"labels":[],"label_agreement":null},{"id":"W1994777880","doi":"10.1109/4.881197","title":"The first IA-64 microprocessor","year":2000,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Ministère de l'Économie, de la Science et de l'Innovation - Québec; Intel Corporation","keywords":"Microprocessor; Computer science; EPIC; CMOS; Chip; Embedded system; Multi-core processor; Instruction set; Cache; Software; Computer hardware; Grid; Block (permutation group theory); Parallel computing; Computer architecture; Operating system; Electrical engineering; Engineering; Telecommunications","score_opus":0.015729212325587837,"score_gpt":0.27335495329714843,"score_spread":0.2576257409715606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994777880","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37920794,0.007933565,0.58496755,0.006974497,0.0048974613,0.0011975045,0.000030044448,0.00078028586,0.01401113],"genre_scores_gemma":[0.99457335,0.0010157363,0.0013749084,0.00065965974,0.00043785118,0.000009694989,1.3200219e-7,0.000033411154,0.0018952538],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99745095,0.0001286561,0.00097123324,0.00025523966,0.00067383336,0.00052011356],"domain_scores_gemma":[0.9977981,0.0002476673,0.0006387752,0.0006289452,0.000490803,0.00019573509],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014376106,0.00023136525,0.00036815047,0.00015492196,0.00038481393,0.0003871108,0.0024875742,0.000090591784,0.000023054841],"category_scores_gemma":[0.00004927019,0.00015965573,0.0002012871,0.00045508187,0.00011202988,0.00089446595,0.00004249052,0.00044228815,0.00014565075],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000071991024,0.00037337292,0.00054983224,0.00021544304,0.00040608746,0.0014582772,0.011893741,0.001687109,0.06403475,0.0015896952,0.17332546,0.74439424],"study_design_scores_gemma":[0.002223421,0.0012925885,0.0023673046,0.0011781291,0.00007139444,0.008494874,0.00016794531,0.0039711883,0.38634545,0.042131998,0.5503372,0.0014184883],"about_ca_topic_score_codex":0.000010926322,"about_ca_topic_score_gemma":0.000017284225,"teacher_disagreement_score":0.7429758,"about_ca_system_score_codex":0.00013313691,"about_ca_system_score_gemma":0.00022299822,"threshold_uncertainty_score":0.6510571},"labels":[],"label_agreement":null},{"id":"W1994859183","doi":"","title":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Presentation (obstetrics); Architecture; Field (mathematics); Computer architecture; Embedded system; Medicine; History","score_opus":0.010604603106251888,"score_gpt":0.2353225704768947,"score_spread":0.2247179673706428,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994859183","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.044892505,0.00002846183,0.26994422,0.0139691,0.0014581546,0.001633313,0.0000045767147,0.0014467523,0.66662294],"genre_scores_gemma":[0.92751926,0.000002376792,0.061803862,0.0004339883,0.00017515122,0.000079477075,7.261952e-7,0.000011801776,0.009973356],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987283,0.000014857344,0.000297652,0.00029630074,0.00044952513,0.00021337636],"domain_scores_gemma":[0.9990752,0.00006699327,0.0001821113,0.00043645443,0.00021150503,0.000027778013],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030398983,0.0001282491,0.00012936383,0.00006154962,0.00006025857,0.00017069974,0.0020518315,0.00007640591,0.0000147328055],"category_scores_gemma":[0.000042461277,0.00008451017,0.00008456094,0.00029422468,0.000031337688,0.00033984028,0.0003163607,0.00013133936,0.000014269722],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001978086,0.00030096702,0.00881969,0.00007517538,0.000036019428,0.0000034099266,0.00046557636,0.000100336794,0.10282272,0.6400856,0.24283381,0.0044369665],"study_design_scores_gemma":[0.00022230229,0.00025534545,0.00052243535,0.00014398083,0.0000048986744,0.000020135605,0.000027625676,0.006226327,0.9476796,0.024262369,0.02040918,0.00022579552],"about_ca_topic_score_codex":0.0002800718,"about_ca_topic_score_gemma":0.000019421797,"teacher_disagreement_score":0.8826268,"about_ca_system_score_codex":0.000047407168,"about_ca_system_score_gemma":0.000025216255,"threshold_uncertainty_score":0.38128474},"labels":[],"label_agreement":null},{"id":"W1996426321","doi":"10.1145/2000832.2000840","title":"Leveraging reconfigurability in the hardware/software codesign process","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; Simon Fraser University","funders":"","keywords":"Reconfigurability; Computer science; Embedded system; Field-programmable gate array; Computer architecture; System on a chip; FPGA prototype; Flexibility (engineering); Software; Electronic system-level design and verification; Process (computing); Systems design; Reconfigurable computing; Profiling (computer programming); Design process; Operating system; Software engineering; Work in process","score_opus":0.05878823377811628,"score_gpt":0.26375676987909885,"score_spread":0.20496853610098256,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1996426321","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03143843,0.0007417915,0.95520324,0.0011326675,0.0005118894,0.0016724836,0.000008098475,0.001755151,0.0075362665],"genre_scores_gemma":[0.9913839,0.000057758167,0.0071862554,0.00014444582,0.000010890862,0.0009446928,8.843563e-7,0.000019750434,0.0002514234],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99730396,0.00047172472,0.00066801126,0.0008024187,0.0002519878,0.0005019091],"domain_scores_gemma":[0.9971475,0.00042610397,0.00019952239,0.0020129965,0.0001485221,0.00006533262],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019341522,0.00031537676,0.00046062435,0.0008959203,0.0003823106,0.00013949287,0.0023514929,0.00045794385,0.00003367948],"category_scores_gemma":[0.00015025276,0.00024466193,0.000073494964,0.0014409142,0.00020386472,0.00054002606,0.000009588855,0.000823455,0.00003571885],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030160756,0.0025189663,0.023897368,0.0022376042,0.00057088415,0.0006849235,0.06418471,0.00071510766,0.0041632117,0.20955104,0.0015557982,0.68961877],"study_design_scores_gemma":[0.0044913217,0.0038960848,0.0074673486,0.003530511,0.00018021828,0.007949016,0.039122574,0.018142257,0.24814016,0.65306324,0.00912593,0.0048913634],"about_ca_topic_score_codex":0.0002403084,"about_ca_topic_score_gemma":0.000037656333,"teacher_disagreement_score":0.95994544,"about_ca_system_score_codex":0.0000817767,"about_ca_system_score_gemma":0.000091995564,"threshold_uncertainty_score":0.9977024},"labels":[],"label_agreement":null},{"id":"W1996820488","doi":"10.1117/12.469748","title":"Reconfigurable logic design case","year":2002,"lang":"en","type":"article","venue":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Datapath; Field-programmable gate array; Computer architecture; Application-specific integrated circuit; Computer science; Logic synthesis; Reconfigurable computing; Path (computing); Programmable logic device; Embedded system; Design methods; Logic gate; Computer engineering; Engineering; Programming language; Algorithm","score_opus":0.031460112309284825,"score_gpt":0.2408518557813953,"score_spread":0.20939174347211048,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1996820488","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9648804,0.00031733935,0.015491492,0.0037316494,0.00039984204,0.0012256473,0.000017021375,0.00056324806,0.013373331],"genre_scores_gemma":[0.2895608,0.00011204424,0.70878637,0.00020652798,0.00028692072,0.00029106825,0.0000010746454,0.000059620692,0.00069561624],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9973133,3.6137642e-8,0.00085744954,0.00057778024,0.0007237005,0.00052770984],"domain_scores_gemma":[0.9971975,0.00029519646,0.00050569716,0.00014150354,0.0016972389,0.00016284666],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012681999,0.00037360034,0.00048270792,0.00015903915,0.00013109215,0.00028000135,0.002184467,0.0002557366,0.000026267995],"category_scores_gemma":[0.0005976023,0.00031293734,0.00058896065,0.0005504273,0.00017395207,0.0011923034,0.00019955057,0.00036779835,0.000008127783],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013078968,0.000108217435,0.000023897543,0.00025145325,0.00019640765,0.0000027491194,0.00033650035,0.00007229799,0.27421895,0.70478797,0.019217359,0.0007711051],"study_design_scores_gemma":[0.0012354272,0.0009889052,0.000033091357,0.0005476831,0.00012685666,0.001480697,0.0008547354,0.42588922,0.5423134,0.019670265,0.005897811,0.00096187124],"about_ca_topic_score_codex":0.000013501925,"about_ca_topic_score_gemma":7.681582e-8,"teacher_disagreement_score":0.6932949,"about_ca_system_score_codex":0.00020197094,"about_ca_system_score_gemma":0.000023418745,"threshold_uncertainty_score":0.9999323},"labels":[],"label_agreement":null},{"id":"W2000336625","doi":"10.1145/2043662.2043663","title":"A Model-Driven Design Framework for Massively Parallel Embedded Systems","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Embedded Computing Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":105,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Massively parallel; Abstraction; Design space exploration; Implementation; Abstraction layer; Model of computation; Electronic system-level design and verification; Embedded system; Computer architecture; Computation; Distributed computing; Parallel computing; Programming language; Software","score_opus":0.13509930319110672,"score_gpt":0.30548969803754455,"score_spread":0.17039039484643784,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000336625","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0002794372,0.00028942642,0.98765165,0.00008547964,0.002913365,0.0045830375,0.00003927819,0.0034221176,0.00073622854],"genre_scores_gemma":[0.4837252,0.000010727969,0.51483184,0.000089851565,0.00014534264,0.00082522206,0.000003331938,0.0000980284,0.000270451],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9927265,0.001210263,0.0017972345,0.001833991,0.0010078095,0.0014241684],"domain_scores_gemma":[0.9917772,0.0021575547,0.0009863228,0.0039227875,0.00069191825,0.00046426267],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002353238,0.00095709076,0.0012833936,0.0007619205,0.0009158445,0.00070676516,0.0045581027,0.0007873604,0.0000063585903],"category_scores_gemma":[0.00024265492,0.0009466691,0.0005418637,0.0010687056,0.00012758397,0.00082861964,0.00009076427,0.0008789565,0.00011225964],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017355017,0.00050088915,0.000011604775,0.00046261144,0.00044909643,0.000044475993,0.013604825,0.79291654,0.00086735137,0.18559884,0.0015040883,0.0038661112],"study_design_scores_gemma":[0.00088866166,0.0006540791,0.0000046125815,0.0010313469,0.00008347108,0.00017434297,0.0009542807,0.9736852,0.001692966,0.019662688,0.00012382412,0.0010444963],"about_ca_topic_score_codex":0.00013934512,"about_ca_topic_score_gemma":0.0000024042265,"teacher_disagreement_score":0.48344573,"about_ca_system_score_codex":0.00044883532,"about_ca_system_score_gemma":0.00034038658,"threshold_uncertainty_score":0.9992984},"labels":[],"label_agreement":null},{"id":"W2000502252","doi":"10.1109/ainaw.2007.196","title":"Hardware-Software Cosynthesis of Multiprocessor Embedded Architectures","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Hypercube; Multiprocessing; Scheduling (production processes); Parallel computing; Embedded system; Software; Encoder; Memory footprint; Network topology; Computer architecture; Software architecture; Distributed computing; Topology (electrical circuits); Operating system; Engineering","score_opus":0.015370694314370152,"score_gpt":0.2660168447278966,"score_spread":0.25064615041352645,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000502252","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013736482,0.0001373184,0.9778251,0.000058218768,0.000086180975,0.00029837454,0.0000022800784,0.0011818471,0.006674189],"genre_scores_gemma":[0.52402705,0.000001615583,0.4754877,0.00011306213,0.000023731494,0.000010765672,3.8895396e-7,0.000011352171,0.00032432383],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981459,0.000072044524,0.0005123541,0.0004171343,0.00046758252,0.0003850346],"domain_scores_gemma":[0.99796206,0.0006412302,0.00020755104,0.00085143547,0.00021519263,0.00012255588],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010112181,0.00019633862,0.00031608602,0.0003039603,0.000060708502,0.00004765075,0.0013743336,0.0001201774,0.00003432984],"category_scores_gemma":[0.00032891188,0.00016094073,0.00011797546,0.0004923685,0.000069884445,0.00016502675,0.00020797769,0.00013211684,0.000024708745],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000080741105,0.00038982864,0.0054329215,0.00052432803,0.0001343793,0.00011342364,0.0063106255,0.00014133888,0.116101906,0.041786,0.0060917856,0.8228927],"study_design_scores_gemma":[0.0001692566,0.00009923975,0.0013582907,0.00008134304,0.0000057175894,0.000034479726,0.00005887625,0.0022185068,0.9890643,0.004875536,0.0017587095,0.00027578694],"about_ca_topic_score_codex":0.00007164077,"about_ca_topic_score_gemma":0.000030590032,"teacher_disagreement_score":0.87296236,"about_ca_system_score_codex":0.00003702169,"about_ca_system_score_gemma":0.00005777153,"threshold_uncertainty_score":0.65629727},"labels":[],"label_agreement":null},{"id":"W2000552960","doi":"10.1109/3pgcic.2011.25","title":"FPGA-Based Reconfigurable Hardware for Compute Intensive Data Mining Applications","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":35,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Field-programmable gate array; Computer science; Reconfigurable computing; Embedded system; Benchmark (surveying); Flexibility (engineering); Computer architecture; Computer hardware; Cloud computing; Operating system","score_opus":0.19071602390537112,"score_gpt":0.31544166655547123,"score_spread":0.12472564265010011,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000552960","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000022043088,0.000043984448,0.9780971,0.00032019347,0.00013625296,0.001056143,0.000032977805,0.0009668366,0.01932446],"genre_scores_gemma":[0.043330602,0.0000014712344,0.9538888,0.001367927,0.000057097106,0.00046551926,0.00006155607,0.000018431538,0.0008086054],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985596,0.000051396615,0.00032129942,0.0006620938,0.00013335508,0.00027224448],"domain_scores_gemma":[0.9966146,0.00023360839,0.00014976323,0.0023546778,0.00055565906,0.000091686576],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005152318,0.0001473031,0.0002100647,0.000120689874,0.000131554,0.00010593851,0.00279225,0.00007540595,0.000028600709],"category_scores_gemma":[0.00007722312,0.00013655124,0.000050321494,0.0002503403,0.000037569083,0.00055204827,0.00024296132,0.00007348827,0.000056024404],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025915038,0.00020071384,0.00025110063,0.00022899563,0.00011299962,0.000014146899,0.002326011,0.000017683391,0.002951106,0.19134696,0.58294016,0.21958418],"study_design_scores_gemma":[0.000767323,0.0003609842,0.000085181215,0.00018460581,0.0000326871,0.000045270684,0.0004935954,0.6120427,0.19334333,0.01434739,0.17740892,0.00088800414],"about_ca_topic_score_codex":0.00010218919,"about_ca_topic_score_gemma":0.00002688753,"teacher_disagreement_score":0.612025,"about_ca_system_score_codex":0.000031659336,"about_ca_system_score_gemma":0.00011725285,"threshold_uncertainty_score":0.5568398},"labels":[],"label_agreement":null},{"id":"W2001290819","doi":"10.1007/s10845-008-0123-3","title":"Macro-programmable reconfigurable stream processor for collaborative manufacturing systems","year":2008,"lang":"en","type":"article","venue":"Journal of Intelligent Manufacturing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Computer science; Embedded system; Macro; Process (computing); Computer architecture; Stream processing; Reconfigurable computing; Data stream mining; Computer hardware; Distributed computing; Operating system","score_opus":0.04264591247862918,"score_gpt":0.2729193509088876,"score_spread":0.2302734384302584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2001290819","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.114795394,0.0017450673,0.8777218,0.00019614969,0.001526246,0.00150131,0.000008591557,0.0002964416,0.002209036],"genre_scores_gemma":[0.93636024,0.00045264902,0.06105486,0.000056121877,0.00041184595,0.000108410146,0.0000019842741,0.00005004088,0.0015038721],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99661285,0.0001456811,0.001439618,0.00045011684,0.0006846329,0.00066711847],"domain_scores_gemma":[0.9966066,0.0003496263,0.0014934279,0.00056588434,0.0007157287,0.0002687328],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012433145,0.00039970156,0.00075218605,0.0005076359,0.00035691226,0.00042461013,0.0015640539,0.00017651232,0.000014405336],"category_scores_gemma":[0.00010304905,0.00033117563,0.00029310232,0.00021932696,0.0000643298,0.0013960657,0.000095095544,0.00043523184,0.00002043279],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0030775731,0.004282321,0.0022770208,0.012834105,0.0069856956,0.0060541215,0.05910092,0.12750183,0.09363846,0.042047214,0.1351628,0.50703794],"study_design_scores_gemma":[0.00037740348,0.0005210369,0.00003545517,0.00036362954,0.000022611925,0.0013573032,0.00048983865,0.0012566379,0.954485,0.0014249824,0.039295513,0.00037061307],"about_ca_topic_score_codex":0.00003897184,"about_ca_topic_score_gemma":0.000004697539,"teacher_disagreement_score":0.8608465,"about_ca_system_score_codex":0.00038387376,"about_ca_system_score_gemma":0.00029634524,"threshold_uncertainty_score":0.99991405},"labels":[],"label_agreement":null},{"id":"W2001556132","doi":"10.1109/emrtw.2005.195677","title":"A Reconfigurable “ SFMD Architecture ” For a Class of Signal Processing Applications","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Computer science; Digital signal processing; Control reconfiguration; Signal processing; SIMD; Field-programmable gate array; Computer architecture; Flexibility (engineering); Embedded system; Digital signal processor; Computer hardware; Simple (philosophy); Parallel computing","score_opus":0.020728770580046855,"score_gpt":0.27519534806611273,"score_spread":0.2544665774860659,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2001556132","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00006777506,0.000117974014,0.97114205,0.0009194638,0.0000070820165,0.0007965876,0.0000024128992,0.000371431,0.026575219],"genre_scores_gemma":[0.4064658,9.451216e-7,0.5918483,0.00019741023,0.000064081345,0.0005145244,0.000001000288,0.000007654156,0.0009002726],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991119,0.000026644637,0.00027771076,0.00026419465,0.00013562775,0.00018393926],"domain_scores_gemma":[0.9992138,0.00009563484,0.00013628666,0.00035551976,0.00015123894,0.00004750081],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029789278,0.00009261329,0.00015311482,0.00010729062,0.00006874578,0.000059875525,0.0006280166,0.000063922846,0.000012765799],"category_scores_gemma":[0.0000071737904,0.00007858591,0.000060645147,0.000264475,0.000027808559,0.00022933756,0.000028390748,0.00007227649,0.000007389497],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000048909046,0.00006797563,0.000010840505,0.0001476783,0.00000912513,1.6691268e-7,0.0005528992,0.00019944938,0.053895876,0.09663982,0.0042063748,0.8442649],"study_design_scores_gemma":[0.0003375536,0.00018044501,0.000010526635,0.000105097104,0.000008981448,0.00004035155,0.00004906533,0.16625379,0.5484067,0.05017524,0.23411553,0.0003166932],"about_ca_topic_score_codex":0.00000840944,"about_ca_topic_score_gemma":0.000017791832,"teacher_disagreement_score":0.8439482,"about_ca_system_score_codex":0.000030541254,"about_ca_system_score_gemma":0.00009935299,"threshold_uncertainty_score":0.32046402},"labels":[],"label_agreement":null},{"id":"W2001574314","doi":"10.1177/0037549702078008005","title":"A Rapid Prototyping Environment for Designing and Simulating Multilevel Computer Architectures","year":2002,"lang":"en","type":"article","venue":"SIMULATION","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institute of Steel Construction","keywords":"Computer science; Computer architecture; Architecture; Component (thermodynamics); Class (philosophy); Microarchitecture; Set (abstract data type); Reference architecture; Object-oriented programming; Process (computing); Rapid prototyping; Software; Embedded system; Software architecture; Programming language; Engineering; Artificial intelligence","score_opus":0.05821005311355528,"score_gpt":0.2721589516093242,"score_spread":0.2139488984957689,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2001574314","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009962626,0.00020401363,0.98762643,0.00005470471,0.000046438166,0.0017363471,0.0000010006861,0.0003129896,0.000055424585],"genre_scores_gemma":[0.5962371,0.000001893521,0.40351585,0.000055536348,0.00007080594,0.00009447135,7.9189897e-7,0.000010608988,0.000012923846],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988469,0.00010187728,0.00027520608,0.0003813896,0.0001713344,0.00022330279],"domain_scores_gemma":[0.99890363,0.0006019019,0.00013256798,0.0002776477,0.000032084554,0.000052165295],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034706347,0.00014820573,0.00015169424,0.00011755785,0.00018442306,0.00011999654,0.00019170748,0.00007076172,0.000006501894],"category_scores_gemma":[0.00005007876,0.00014359834,0.000044331893,0.000064376436,0.000022976,0.00021064529,0.00009230694,0.000080953294,0.0000048663615],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005151995,0.000020591226,0.00021560461,0.000055278724,0.00000998846,0.0000010831836,0.0020851458,0.33181414,0.0013213811,0.00065802154,0.000020239093,0.6637934],"study_design_scores_gemma":[0.00035312484,0.00013116405,0.00044511395,0.000061490864,0.0000036141323,0.000003216124,0.0000038514763,0.99361956,0.0018249141,0.0022745403,0.0011085754,0.00017083694],"about_ca_topic_score_codex":0.000002729296,"about_ca_topic_score_gemma":2.2848057e-7,"teacher_disagreement_score":0.66362256,"about_ca_system_score_codex":0.00004293666,"about_ca_system_score_gemma":0.000004031778,"threshold_uncertainty_score":0.5855771},"labels":[],"label_agreement":null},{"id":"W2003587103","doi":"10.1109/tvlsi.2015.2417752","title":"SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Scheduling (production processes); Workload; Computer architecture; Embedded system; Distributed computing; Field-programmable gate array; Stream processing; Reconfigurable computing; Architecture; Adaptation (eye); Operating system; Engineering","score_opus":0.028979387153256257,"score_gpt":0.26695017839382146,"score_spread":0.2379707912405652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2003587103","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011908875,0.000045725694,0.9877211,0.00074747007,0.0041193627,0.0035056775,0.00023924722,0.0018832333,0.0005473322],"genre_scores_gemma":[0.8542594,0.000007949854,0.14147398,0.00024971282,0.00029068138,0.0025159707,0.000046189543,0.00006722647,0.0010888968],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.995552,0.0006459475,0.0010925513,0.0010396894,0.001027374,0.0006424358],"domain_scores_gemma":[0.99609286,0.00034409176,0.00039574038,0.0011769568,0.0015356834,0.00045466374],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015193674,0.0005686633,0.0005796011,0.00090428314,0.00054946216,0.00076582684,0.00090586254,0.00046212837,0.000007681983],"category_scores_gemma":[0.000073071154,0.0005283345,0.00030683077,0.0012592121,0.000024205461,0.0013169706,0.000008185956,0.00050913024,0.00014470244],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00076071644,0.0041941074,0.00001775369,0.0005031929,0.00081855594,0.00002892752,0.10553343,0.2972583,0.048765864,0.3842422,0.015967578,0.14190938],"study_design_scores_gemma":[0.0013581401,0.0011190532,0.0000070299525,0.0006918405,0.00010350874,0.00007498421,0.004496604,0.8875187,0.094168864,0.007974296,0.0015905207,0.00089644117],"about_ca_topic_score_codex":0.0003799479,"about_ca_topic_score_gemma":0.0017023885,"teacher_disagreement_score":0.85306853,"about_ca_system_score_codex":0.00087444123,"about_ca_system_score_gemma":0.00040222716,"threshold_uncertainty_score":0.9997168},"labels":[],"label_agreement":null},{"id":"W2004250488","doi":"10.1109/fccm.2013.50","title":"The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":53,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; University of California, Riverside","keywords":"Compiler; Computer science; Undo; Field-programmable gate array; Optimizing compiler; Parallel computing; High-level synthesis; Interprocedural optimization; Profiling (computer programming); Loop optimization; Embedded system; Operating system","score_opus":0.01904491038835521,"score_gpt":0.2510605822297518,"score_spread":0.2320156718413966,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2004250488","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013918341,0.0000116260635,0.99137765,0.0008604015,0.0001255854,0.001104804,0.0000040306904,0.00024099025,0.0048830467],"genre_scores_gemma":[0.7454215,0.0000030342921,0.25241095,0.0000710559,0.000022688377,0.00092887046,6.292268e-7,0.000010616773,0.0011306091],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990767,0.00017403963,0.00022512213,0.00018764859,0.00016796775,0.00016851618],"domain_scores_gemma":[0.9955591,0.0035185686,0.000095993164,0.00066268136,0.00012668477,0.000036990867],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051923696,0.00010446274,0.00017150119,0.000058803813,0.00014141956,0.00010716608,0.00082651223,0.000049885304,0.000022529706],"category_scores_gemma":[0.0002417347,0.000057644473,0.00007286775,0.00015002985,0.000041034393,0.00017443688,0.000079512785,0.000042558226,0.00004906668],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017569082,0.00006397635,0.00018302663,0.00010010676,0.000090570014,4.725457e-7,0.0001536608,0.0017874775,0.004629811,0.74453557,0.17109068,0.07734708],"study_design_scores_gemma":[0.00029552824,0.0007890261,0.0006616846,0.00010481115,0.000015143895,0.0000033349486,0.000010420567,0.2186538,0.770813,0.0071878745,0.0012304214,0.00023495138],"about_ca_topic_score_codex":0.00009434053,"about_ca_topic_score_gemma":0.0000044471776,"teacher_disagreement_score":0.7661832,"about_ca_system_score_codex":0.000022635075,"about_ca_system_score_gemma":0.000014279956,"threshold_uncertainty_score":0.23506734},"labels":[],"label_agreement":null},{"id":"W2005778825","doi":"10.1109/fccm.2014.51","title":"An Architectural Approach to Characterizing and Eliminating Sources of Inefficiency in a Soft Processor Design","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Stratix; Processor design; Inefficiency; Pipeline (software); Correctness; Throughput; Embedded system; Clock rate; Field-programmable gate array; Computer architecture; Modularity (biology); Pipeline burst cache; Application-specific instruction-set processor; Branch predictor; Parallel computing; Instruction set; Operating system; Chip","score_opus":0.021610660726169968,"score_gpt":0.2543836485497868,"score_spread":0.23277298782361683,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2005778825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35072106,0.000012481045,0.64834464,0.00005534856,0.0000081182525,0.00027340802,8.788554e-8,0.00015093789,0.0004338814],"genre_scores_gemma":[0.60196465,1.4588446e-7,0.3979058,0.00007972097,0.000011206177,0.000024746842,1.5602731e-7,0.0000054338097,0.000008118248],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986597,0.00020178063,0.00028852356,0.00039996713,0.00020274328,0.0002473215],"domain_scores_gemma":[0.99927664,0.00013869195,0.00011239955,0.00033344675,0.00005610413,0.000082732804],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014039621,0.00012652241,0.00022393733,0.00023404269,0.000051367144,0.00010690971,0.00069729646,0.000046626395,5.883773e-7],"category_scores_gemma":[0.00013916245,0.00010668607,0.000016175962,0.0003573621,0.000035721205,0.0003212855,0.00013985319,0.000091838585,0.000001147229],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023424867,0.00033561338,0.005899868,0.0004640322,0.0000065165564,0.0000027698038,0.072624736,0.0020259505,0.3464582,0.013270842,0.00001725718,0.5588708],"study_design_scores_gemma":[0.00015990774,0.00049715175,0.0074125365,0.00012077603,0.0000015652976,0.00006498507,0.0002681732,0.918006,0.0718748,0.0013336637,0.000007656234,0.00025275708],"about_ca_topic_score_codex":0.000072581686,"about_ca_topic_score_gemma":0.000006081319,"teacher_disagreement_score":0.9159801,"about_ca_system_score_codex":0.000011692662,"about_ca_system_score_gemma":0.00002369352,"threshold_uncertainty_score":0.43505317},"labels":[],"label_agreement":null},{"id":"W2009541799","doi":"10.1109/fpl.2014.6927496","title":"Source-level debugging for FPGA high-level synthesis","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":61,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Field-programmable gate array; Computer science; High-level synthesis; Embedded system; Software; Algorithmic program debugging; Source code; Computer architecture; Computer hardware; Programming language","score_opus":0.05718946099388126,"score_gpt":0.25945041700461957,"score_spread":0.20226095601073832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2009541799","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006109464,0.00001578887,0.99078673,0.00080935337,0.00022320912,0.00038365106,0.000004677035,0.0017373378,0.0054283026],"genre_scores_gemma":[0.5120301,7.467392e-7,0.48475078,0.0003831724,0.00010217818,0.0001728184,5.923157e-7,0.000019580464,0.0025400303],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982704,0.00013620094,0.0003470744,0.0005199969,0.0002878601,0.00043848876],"domain_scores_gemma":[0.9975508,0.0011225833,0.00012613102,0.00095110823,0.000132311,0.00011707616],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011810486,0.00020636313,0.0002985175,0.00017293537,0.00017011623,0.00020884244,0.001362257,0.00012127554,0.000022947826],"category_scores_gemma":[0.00044452937,0.00017729313,0.00011822984,0.00020721184,0.00003108796,0.00039635674,0.00022905522,0.00008424136,0.00009513212],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000070951533,0.000064699656,0.00016792669,0.000109380635,0.000052153893,0.0000014656576,0.0005344219,0.000049887032,0.009260281,0.40176532,0.050511636,0.5374757],"study_design_scores_gemma":[0.00048990047,0.00022323304,0.00077886716,0.00019689988,0.00003234943,0.000047522582,0.000051923125,0.2600119,0.6196449,0.06988909,0.047558073,0.0010753442],"about_ca_topic_score_codex":0.00015747857,"about_ca_topic_score_gemma":0.000026729129,"teacher_disagreement_score":0.6103846,"about_ca_system_score_codex":0.00006174277,"about_ca_system_score_gemma":0.000047578047,"threshold_uncertainty_score":0.7229804},"labels":[],"label_agreement":null},{"id":"W2009741039","doi":"10.1145/1968502.1968503","title":"Logarithmic-Time FPGA Bitstream Analysis","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Field-programmable gate array; Computer science; Bitstream; Virtex; Compiler; Compile time; Embedded system; Speedup; Computation; Computer hardware; Parallel computing; Operating system; Decoding methods; Programming language; Algorithm","score_opus":0.027366406160085063,"score_gpt":0.23215345868239678,"score_spread":0.20478705252231172,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2009741039","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008555733,0.00063317764,0.97133076,0.0004101058,0.00034092716,0.0005615096,0.000017268652,0.0027013398,0.015449198],"genre_scores_gemma":[0.97963154,0.00007583591,0.016339755,0.000048199614,0.00001115414,0.0002478816,0.0000021233325,0.000019203084,0.0036242947],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979086,0.00016887691,0.0005459807,0.0007555759,0.00018546196,0.0004354835],"domain_scores_gemma":[0.99738455,0.0001448717,0.00020092145,0.0020256282,0.00013225655,0.00011175282],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005738199,0.0002957146,0.0006082304,0.002564876,0.00030478518,0.000102825106,0.0014920599,0.000571187,0.00011767294],"category_scores_gemma":[0.000030562445,0.0002739838,0.00015631953,0.002906854,0.00017104587,0.00040125186,0.000016316346,0.0004332473,0.00021808995],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015014663,0.002053567,0.004607624,0.0004969178,0.010501496,0.00062478316,0.005948701,0.0007936961,0.020609692,0.25055483,0.0026844386,0.7009741],"study_design_scores_gemma":[0.002831596,0.004015277,0.0015610608,0.00072503084,0.002145439,0.0039265845,0.0019706057,0.09324838,0.7283002,0.14393736,0.012828565,0.0045098676],"about_ca_topic_score_codex":0.00023978534,"about_ca_topic_score_gemma":0.000022900358,"teacher_disagreement_score":0.97107583,"about_ca_system_score_codex":0.00006486943,"about_ca_system_score_gemma":0.000038564875,"threshold_uncertainty_score":0.9999712},"labels":[],"label_agreement":null},{"id":"W2010112143","doi":"10.1007/s10990-005-4877-4","title":"BIT: A Very Compact Scheme System for Microcontrollers","year":2005,"lang":"en","type":"article","venue":"LISP and Symbolic Computation","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Université Laval","funders":"Natural Sciences and Engineering Research Council of Canada; Université Laval","keywords":"Microcontroller; Scheme (mathematics); Bit (key); Computer science; Arithmetic; Computer hardware; Embedded system; Mathematics; Computer network","score_opus":0.014461045561269639,"score_gpt":0.2639002782903432,"score_spread":0.24943923272907353,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010112143","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.057710487,0.00039621157,0.9382672,0.0006467038,0.00019159728,0.00075970346,0.0000046823966,0.0006513417,0.0013721036],"genre_scores_gemma":[0.91053617,0.000005153296,0.08892948,0.0001806974,0.00019861519,0.000046112313,0.00000608894,0.000012388704,0.00008528818],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998826,0.000081163016,0.00033891285,0.0003434635,0.00016312988,0.00024727857],"domain_scores_gemma":[0.9992294,0.0001898102,0.00014415868,0.00022835091,0.00011233212,0.00009596656],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039082862,0.00016236803,0.00029615406,0.0001782409,0.0001536783,0.00023654019,0.00027610656,0.00008265163,6.410542e-7],"category_scores_gemma":[0.000015267984,0.00015398372,0.00008073828,0.00019185511,0.000024446781,0.00042894314,0.000045685938,0.00007307134,0.000013668534],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019251967,0.0003561975,0.0025339744,0.0014383186,0.00037403562,0.000022085498,0.013154017,0.0049116886,0.09543225,0.44201943,0.049870566,0.3896949],"study_design_scores_gemma":[0.0014409072,0.00014097686,0.0011347564,0.00014334184,0.000013180284,0.00007915756,0.00012069741,0.9827495,0.0055077095,0.0012745566,0.0070793424,0.0003158343],"about_ca_topic_score_codex":0.0000348637,"about_ca_topic_score_gemma":0.0000056609056,"teacher_disagreement_score":0.97783786,"about_ca_system_score_codex":0.00009600079,"about_ca_system_score_gemma":0.000044404434,"threshold_uncertainty_score":0.6279274},"labels":[],"label_agreement":null},{"id":"W2012627971","doi":"10.1109/aspdac.2013.6509694","title":"Range and bitmask analysis for hardware optimization in high-level synthesis","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"High-level synthesis; Computer science; Range (aeronautics); Computer architecture; Computer hardware; Field-programmable gate array; Engineering","score_opus":0.0319359997077947,"score_gpt":0.24459377690634773,"score_spread":0.21265777719855303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012627971","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0031840764,0.000036111243,0.99501234,0.0005146386,0.000026661823,0.0005441222,0.000004424981,0.0002269769,0.00045065305],"genre_scores_gemma":[0.48668438,0.0000075846515,0.512592,0.00006823137,0.000008534966,0.0003386234,0.0000014729742,0.000005096277,0.0002940447],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999074,0.000073777475,0.00023804168,0.00032201907,0.00012270497,0.00016949732],"domain_scores_gemma":[0.999133,0.00026347395,0.000067010995,0.0003769433,0.00011030048,0.000049258415],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003437593,0.0001025589,0.0002388921,0.00044698094,0.00004004862,0.00017431342,0.00034137187,0.000074241325,0.00005104164],"category_scores_gemma":[0.00009412379,0.00008691193,0.000055630746,0.00074605807,0.000014878605,0.00061208295,0.00007943986,0.00003331164,0.000007900313],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049128597,0.0007093811,0.25754154,0.00082447706,0.0019366343,0.000030107363,0.0060505625,0.093594015,0.007129053,0.32753912,0.04370644,0.26088953],"study_design_scores_gemma":[0.00017642479,0.000030434037,0.013562846,0.000021396994,0.000038167622,0.0000014949571,0.00003027031,0.97922707,0.0046587233,0.001996832,0.000054161665,0.00020218128],"about_ca_topic_score_codex":0.0007906452,"about_ca_topic_score_gemma":0.00010327031,"teacher_disagreement_score":0.88563305,"about_ca_system_score_codex":0.000035608093,"about_ca_system_score_gemma":0.0000141633345,"threshold_uncertainty_score":0.35441658},"labels":[],"label_agreement":null},{"id":"W2014355459","doi":"10.1109/mtv.2010.17","title":"An Embedded Reachability Analyzer and Invariant Checker (ERAIC)","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut National de la Recherche Scientifique","funders":"","keywords":"Reachability; Computer science; Observability; Model checking; Software portability; Controllability; Field-programmable gate array; Formal verification; Programming language; Invariant (physics); Finite-state machine; Spectrum analyzer; Embedded system; Computer hardware; Algorithm; Mathematics","score_opus":0.010779248722617691,"score_gpt":0.2670406696331391,"score_spread":0.2562614209105214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2014355459","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.287211,0.0000127340145,0.6921274,0.00038424451,0.00023203401,0.00036472452,0.0000013751566,0.0011663286,0.018500136],"genre_scores_gemma":[0.7300789,0.0000010198605,0.2692627,0.000250971,0.000053062282,0.000021087582,0.0000010067427,0.000008211678,0.00032310135],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99846864,0.00015513862,0.00028827824,0.0005959854,0.00023388374,0.00025805473],"domain_scores_gemma":[0.997958,0.00006370761,0.00007453063,0.0015784164,0.000114009235,0.00021133924],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013701256,0.0001624092,0.00021049158,0.0001100659,0.00008874201,0.0002589719,0.000829669,0.00015540715,0.00008654881],"category_scores_gemma":[0.00008802348,0.00012997806,0.00004119259,0.00025640873,0.00009440075,0.00090021035,0.000195799,0.00028554324,0.00002758056],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000067232936,0.00021230102,0.0063394364,0.000029679664,0.000023815983,0.000024847606,0.002856774,9.060771e-7,0.45164147,0.51451296,0.0028960137,0.02145508],"study_design_scores_gemma":[0.0011676315,0.0007907959,0.0611035,0.000042053627,0.00003095702,0.0004975677,0.00028918879,0.24332136,0.5356159,0.14601503,0.00912144,0.0020045661],"about_ca_topic_score_codex":0.00026002727,"about_ca_topic_score_gemma":0.0002643596,"teacher_disagreement_score":0.44286788,"about_ca_system_score_codex":0.000015745147,"about_ca_system_score_gemma":0.000057085403,"threshold_uncertainty_score":0.53003514},"labels":[],"label_agreement":null},{"id":"W2014577314","doi":"10.1016/j.sysarc.2006.10.012","title":"Genetic algorithms for hardware–software partitioning and optimal resource allocation","year":2006,"lang":"en","type":"article","venue":"Journal of Systems Architecture","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Software; Scheduling (production processes); Genetic algorithm; Minification; Embedded system; Task (project management); High-level synthesis; Algorithm; Field-programmable gate array; Distributed computing; Computer hardware; Mathematical optimization; Operating system","score_opus":0.013506425898155839,"score_gpt":0.24142360746124059,"score_spread":0.22791718156308474,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2014577314","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015967226,0.002570347,0.9802474,0.00033656703,0.00026432265,0.00042513417,0.000005745878,0.00011275761,0.00007051976],"genre_scores_gemma":[0.44443756,0.0000067711635,0.55444026,0.000043366348,0.0008402871,0.000038113925,0.0000018138811,0.000021929656,0.00016989082],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99822795,0.00017167389,0.0007141053,0.00024027721,0.00039599597,0.00024996654],"domain_scores_gemma":[0.9984221,0.00021451413,0.0006574602,0.00030039693,0.00030717903,0.00009837055],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008170224,0.00017143635,0.00033272675,0.0002568138,0.00015187608,0.0002981259,0.00048993935,0.000113411166,6.0050144e-7],"category_scores_gemma":[0.00008318166,0.00014066478,0.00011083614,0.00018255031,0.000038192873,0.00024427357,0.00006431823,0.00021972628,8.591012e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028385295,0.00046385737,0.01173443,0.0034712174,0.0006037495,0.000621242,0.0112361,0.54984176,0.05205879,0.040954277,0.09613302,0.23259772],"study_design_scores_gemma":[0.00799313,0.0067340005,0.030695911,0.008287765,0.00038984738,0.043991163,0.0011429327,0.3520559,0.030478695,0.04787004,0.466656,0.003704626],"about_ca_topic_score_codex":0.000050006867,"about_ca_topic_score_gemma":0.0000050474746,"teacher_disagreement_score":0.42847034,"about_ca_system_score_codex":0.00007114326,"about_ca_system_score_gemma":0.00007374758,"threshold_uncertainty_score":0.5736143},"labels":[],"label_agreement":null},{"id":"W2016707709","doi":"10.1049/el.2012.2701","title":"Parallel array histogram architecture for embedded implementations","year":2013,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Implementation; Computer science; Architecture; Histogram; Computer architecture; Computer hardware; Artificial intelligence; Image (mathematics); Programming language","score_opus":0.011893941799288849,"score_gpt":0.2604091651487475,"score_spread":0.24851522334945866,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2016707709","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0025134543,0.00016830365,0.9735971,0.021208595,0.00012171335,0.0013378998,0.0000027284354,0.0006081187,0.0004420956],"genre_scores_gemma":[0.1663135,0.000011240527,0.8182378,0.013152417,0.00009439278,0.0019110502,0.00002751361,0.00004046979,0.00021162175],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99825156,0.00012006046,0.00030481146,0.00042898438,0.00022739291,0.0006672213],"domain_scores_gemma":[0.9988785,0.0001673639,0.00013926817,0.00065124646,0.00007573565,0.00008792218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003230162,0.00020317927,0.00018954072,0.00015600695,0.00014857262,0.00024123774,0.0009052113,0.000058155252,0.000019657673],"category_scores_gemma":[0.00002574452,0.00019537625,0.00013996901,0.00024386069,0.000031254818,0.0004091828,0.00005161373,0.00023934839,0.0000411671],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000051543043,0.000054391905,0.00003960381,0.000032110544,0.00007508474,0.0000017249382,0.0020018423,0.00029316515,0.59120685,0.17064184,0.21944723,0.01620101],"study_design_scores_gemma":[0.002810768,0.0013820054,0.00037345887,0.00007093194,0.000059780028,0.00014947847,0.00014698379,0.012045885,0.16387214,0.29612923,0.5206416,0.0023176917],"about_ca_topic_score_codex":0.00005579655,"about_ca_topic_score_gemma":0.00006122577,"teacher_disagreement_score":0.4273347,"about_ca_system_score_codex":0.00020304875,"about_ca_system_score_gemma":0.00010430914,"threshold_uncertainty_score":0.7967212},"labels":[],"label_agreement":null},{"id":"W2018055497","doi":"10.1145/1950413.1950423","title":"LegUp","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":524,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada); University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Embedded system; Software; Hardware architecture; Computer hardware; Interface (matter); Computer architecture; High-level synthesis; Operating system","score_opus":0.06753682214906677,"score_gpt":0.22836359753424834,"score_spread":0.1608267753851816,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2018055497","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00021990048,0.000009597426,0.6248256,0.00002438767,0.0000630376,0.000038374565,2.180885e-8,0.00063378894,0.3741853],"genre_scores_gemma":[0.580534,6.5525467e-7,0.41697466,0.00017641872,0.000010632496,0.0000074479885,2.4733342e-8,0.000002326408,0.0022938435],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99957716,0.000024092795,0.00008366602,0.0001325475,0.00008063301,0.00010189932],"domain_scores_gemma":[0.9994756,0.000009536474,0.000019409601,0.00043708185,0.000024105582,0.000034257817],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015062848,0.000042720632,0.000048999515,0.000040776395,0.000018376515,0.000023201783,0.0006259264,0.000025286476,0.00008310949],"category_scores_gemma":[0.000005363116,0.000033978125,0.000020482286,0.00010860512,0.000009819246,0.00028801782,0.00009511903,0.000030677347,0.00030829306],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.204143e-7,0.000011318201,0.00021655319,0.0000015236094,0.0000018369143,0.000007436545,0.0005220418,8.205601e-9,0.001018107,0.9816586,0.009450556,0.0071118264],"study_design_scores_gemma":[0.00016713812,0.00023561445,0.0031196363,0.00002094936,0.0000023010557,0.000105353734,0.00004905288,0.0044733,0.7177259,0.24877997,0.02485003,0.0004707535],"about_ca_topic_score_codex":0.00006756249,"about_ca_topic_score_gemma":0.0000031502786,"teacher_disagreement_score":0.7328786,"about_ca_system_score_codex":0.000007996849,"about_ca_system_score_gemma":0.00001141055,"threshold_uncertainty_score":0.39625865},"labels":[],"label_agreement":null},{"id":"W2019688018","doi":"10.1016/j.microrel.2010.08.003","title":"Rapid design space exploration by hybrid fuzzy search approach for optimal architecture determination of multi objective computing systems","year":2010,"lang":"en","type":"article","venue":"Microelectronics Reliability","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Fuzzy logic; Architecture; Space (punctuation); Computer science; Computer architecture; Artificial intelligence; Operating system; Geography","score_opus":0.023846040390050206,"score_gpt":0.2704738115921323,"score_spread":0.2466277712020821,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2019688018","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027307782,0.00038677535,0.9683174,0.00008605099,0.00019150016,0.0032703346,0.000025385785,0.00034835268,0.00006642543],"genre_scores_gemma":[0.5173635,0.000007524711,0.48237282,0.0000072437865,0.000036457543,0.00014299633,0.000023879264,0.00002267914,0.000022906117],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963938,0.00080721267,0.00068711484,0.0009919854,0.0004251696,0.0006947148],"domain_scores_gemma":[0.9969242,0.0006599022,0.00040014434,0.0011114702,0.0007973284,0.00010690885],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0042971084,0.00033447114,0.0004954889,0.00020362815,0.00022896627,0.00019090399,0.0011279113,0.00023532733,5.824371e-7],"category_scores_gemma":[0.00032912387,0.00032888164,0.00016322003,0.0004275286,0.00014868689,0.0005151065,0.0001891661,0.0007674554,0.0000014405614],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000096463424,0.00045660778,0.000043260137,0.0004949949,0.00003130048,9.260568e-7,0.0027275414,0.019459508,0.94084185,0.0031421324,0.0006817293,0.032023657],"study_design_scores_gemma":[0.000311433,0.00039288684,0.000005244255,0.000015883956,0.000007942973,0.000025054156,0.000046362406,0.5766402,0.42148575,0.00069278793,0.00017254057,0.00020395484],"about_ca_topic_score_codex":0.00010178513,"about_ca_topic_score_gemma":0.0000049214023,"teacher_disagreement_score":0.55718064,"about_ca_system_score_codex":0.00039946608,"about_ca_system_score_gemma":0.00036888153,"threshold_uncertainty_score":0.9999163},"labels":[],"label_agreement":null},{"id":"W2020486989","doi":"10.1145/966051.966056","title":"The ART of compiler construction projects","year":2003,"lang":"en","type":"article","venue":"ACM SIGPLAN Notices","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Compiler; Computer science; Programming language; Scope (computer science); Process (computing); Transformation (genetics); Program transformation; Simple (philosophy); Optimizing compiler; Aggregate (composite)","score_opus":0.02848775324548692,"score_gpt":0.2595261232135164,"score_spread":0.2310383699680295,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2020486989","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15765546,0.001623311,0.5866978,0.0025699458,0.004342616,0.0026946508,0.000012950552,0.0019029361,0.24250029],"genre_scores_gemma":[0.8833704,0.000012071758,0.1162856,0.000060227383,0.000026390648,0.00001884486,7.6537594e-7,0.0000062589315,0.00021946664],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988665,0.00022522609,0.00026069186,0.00020543176,0.00025617427,0.00018596255],"domain_scores_gemma":[0.99807096,0.0006432406,0.00021957658,0.0009332269,0.00009854233,0.000034459394],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006263684,0.00009847982,0.00013837664,0.00005796352,0.000127525,0.0001045636,0.0010504511,0.00005434664,0.000006262187],"category_scores_gemma":[0.00039124824,0.000066947054,0.000037461756,0.00024179542,0.000121255005,0.00028204935,0.000097881304,0.000095831754,0.00004418516],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001178334,0.00006105088,0.011221269,0.00008662013,0.00005943586,0.000011680086,0.0015513875,0.00002547427,0.008682397,0.93724996,0.02663465,0.014404275],"study_design_scores_gemma":[0.0010232484,0.00082834065,0.004815883,0.0003410208,0.000052045973,0.00037235668,0.0014297814,0.0056586075,0.6347086,0.09987246,0.24983494,0.0010627493],"about_ca_topic_score_codex":0.0000144536125,"about_ca_topic_score_gemma":0.000017107179,"teacher_disagreement_score":0.8373775,"about_ca_system_score_codex":0.00001631196,"about_ca_system_score_gemma":0.00006283477,"threshold_uncertainty_score":0.27300218},"labels":[],"label_agreement":null},{"id":"W2021258236","doi":"10.1109/ccece.2012.6334961","title":"Cost-performance analysis of component architectural designs for Dynamic Partially Reconfigurable Systems","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Component (thermodynamics); Computer architecture; Architecture; Systems design; Selection (genetic algorithm); Embedded system; Distributed computing; Software engineering","score_opus":0.07447422596526153,"score_gpt":0.30924832885444203,"score_spread":0.2347741028891805,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2021258236","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07402282,0.00020983531,0.92259496,0.000049074453,0.0003311421,0.0010975029,0.000011001242,0.00032482622,0.0013588367],"genre_scores_gemma":[0.93500024,0.0000071036147,0.064128,0.00003850402,0.000027603612,0.00032898784,0.000013354131,0.000012552629,0.0004436688],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980286,0.00017604603,0.000644685,0.00030486882,0.00029990048,0.0005459384],"domain_scores_gemma":[0.9982269,0.00032471784,0.00030825168,0.0008065952,0.00018471973,0.00014882306],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013611515,0.00019359005,0.00055421994,0.00046830566,0.0000889799,0.00008022762,0.00085457624,0.00008339672,0.000011868894],"category_scores_gemma":[0.000027875494,0.00015887688,0.00021038613,0.00084350596,0.000042708416,0.00053092046,0.00005671498,0.00008402792,0.000011381198],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031130822,0.0014016351,0.06887467,0.0024361697,0.008206056,0.000006423988,0.011961388,0.13007618,0.36963078,0.25512668,0.006613824,0.14535488],"study_design_scores_gemma":[0.0001822679,0.00016093694,0.0043415814,0.000048917784,0.00016426202,0.000016299562,0.0000398709,0.9464839,0.047661487,0.00006758059,0.0005691797,0.0002637236],"about_ca_topic_score_codex":0.00014371827,"about_ca_topic_score_gemma":0.00003454858,"teacher_disagreement_score":0.8609774,"about_ca_system_score_codex":0.00011086778,"about_ca_system_score_gemma":0.00004703668,"threshold_uncertainty_score":0.6478811},"labels":[],"label_agreement":null},{"id":"W2021498632","doi":"10.1109/fpl.2012.6339268","title":"Raising the abstraction level of HDL for control-dominant applications","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Exploit; Synchronization (alternating current); High-level synthesis; Abstraction; Partition (number theory); Implementation; Security token; Parallel computing; Computer architecture; Programming language; Distributed computing; Embedded system; Field-programmable gate array; Operating system; Computer network","score_opus":0.1605957390327035,"score_gpt":0.35119102463134305,"score_spread":0.19059528559863956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2021498632","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00020909068,0.00007405811,0.9958691,0.00034786083,0.00009599573,0.000798,0.0000041432954,0.00008493928,0.0025167924],"genre_scores_gemma":[0.9055331,0.0000015605091,0.09366016,0.000082604274,0.00008550569,0.0003231143,4.5043734e-7,0.0000043287832,0.00030922316],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99939275,0.000034557095,0.00021286047,0.000100070145,0.000109673834,0.00015011332],"domain_scores_gemma":[0.99897665,0.0003514696,0.00014181416,0.00039938057,0.00010186259,0.00002884762],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008390716,0.000056940607,0.00009622778,0.000035178015,0.00008906352,0.000028096058,0.0003757104,0.000036773636,0.0000024765518],"category_scores_gemma":[0.000028290118,0.000035826182,0.000052244613,0.00009794383,0.000025195708,0.00034832605,0.00002689438,0.000040242296,0.0000092753535],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007170259,0.0000998301,0.00021313193,0.000037672322,0.000022418792,4.646027e-8,0.00055243605,0.000019747646,0.1734654,0.75613856,0.00551791,0.06392568],"study_design_scores_gemma":[0.00091612636,0.000115651266,0.006633714,0.00004138552,0.000035016554,0.000048075224,0.0001935191,0.027056761,0.85933304,0.023910595,0.08137723,0.00033885875],"about_ca_topic_score_codex":0.00006224167,"about_ca_topic_score_gemma":0.000006847444,"teacher_disagreement_score":0.905324,"about_ca_system_score_codex":0.000021888356,"about_ca_system_score_gemma":0.000019734642,"threshold_uncertainty_score":0.14609493},"labels":[],"label_agreement":null},{"id":"W2023426888","doi":"10.1007/s11265-005-4841-x","title":"Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Control reconfiguration; Digital signal processing; Computer science; Embedded system; Throughput; Power consumption; Signal processing; Digital signal processor; Real-time computing; Computer hardware; Computer architecture; Power (physics); Telecommunications","score_opus":0.021779155849940418,"score_gpt":0.27980409704848547,"score_spread":0.258024941198545,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023426888","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010885564,0.031374756,0.963485,0.0007001884,0.00008265948,0.0025554986,0.000059980386,0.00045813093,0.00019523299],"genre_scores_gemma":[0.9828892,0.00012209426,0.014867805,0.000076065626,0.0006850095,0.00065405853,0.000010238791,0.000093447605,0.0006021173],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9953588,0.00038940046,0.0021065879,0.0006457018,0.0006350305,0.00086445565],"domain_scores_gemma":[0.9927682,0.0013626114,0.0025745088,0.0005423164,0.002547782,0.0002045785],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.007117412,0.00056438195,0.001185908,0.00088028214,0.0008868828,0.0017649364,0.0023536019,0.00047759755,0.0000034332213],"category_scores_gemma":[0.00016847912,0.00041353132,0.00021073566,0.0010858971,0.00041609356,0.0030511892,0.00014816508,0.0006219749,0.000012770031],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006976008,0.00054323574,0.00020170107,0.0041061863,0.00045822054,0.000024655908,0.0013157092,0.001418251,0.19716053,0.0034100218,0.014765927,0.775898],"study_design_scores_gemma":[0.003347512,0.0036394252,0.000018295863,0.0047698906,0.0003727709,0.0072332732,0.0016330825,0.87676275,0.044948783,0.012970453,0.042494036,0.0018097176],"about_ca_topic_score_codex":0.0000371574,"about_ca_topic_score_gemma":0.0000031263642,"teacher_disagreement_score":0.9818006,"about_ca_system_score_codex":0.00021791375,"about_ca_system_score_gemma":0.0005918538,"threshold_uncertainty_score":0.9998317},"labels":[],"label_agreement":null},{"id":"W2023777102","doi":"10.1109/tvlsi.2005.863187","title":"Design and verification of SystemC transaction-level models","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":69,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Correctness; Abstract state machines; Electronic system-level design and verification; Programming language; Formal verification; Embedded system; High-level synthesis; Unified Modeling Language; Computer architecture; Finite-state machine; Software; Field-programmable gate array","score_opus":0.03567468190291152,"score_gpt":0.2447658100817937,"score_spread":0.2090911281788822,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023777102","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023338557,0.00027562847,0.9930466,0.00007037371,0.0012815229,0.001555975,0.00008681145,0.0006442216,0.0007050334],"genre_scores_gemma":[0.96494615,0.00004546397,0.03344304,0.000021506601,0.00006617677,0.0005062369,0.00000990646,0.000042542277,0.00091897225],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99614817,0.0007399499,0.0012239646,0.00075674633,0.00073539076,0.00039580665],"domain_scores_gemma":[0.9977034,0.00028394352,0.00044988183,0.0009658901,0.00047790332,0.00011898239],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013419591,0.00040582364,0.00058346195,0.00060334016,0.0003247278,0.00027214462,0.000559891,0.00035431513,0.000007927328],"category_scores_gemma":[0.0000045216443,0.00038525567,0.00018414497,0.00072389236,0.000080072205,0.001670812,0.0000023876123,0.00033043977,0.000026117674],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035175617,0.0022098168,0.000027284219,0.0014218501,0.00033492557,0.000021725671,0.0073932274,0.55606186,0.32025486,0.09073006,0.0031234168,0.01806922],"study_design_scores_gemma":[0.0005537731,0.0002269164,0.000019571447,0.00046229048,0.000042283013,0.00009016822,0.000460043,0.7848968,0.21188475,0.00087603007,0.00011027717,0.00037708407],"about_ca_topic_score_codex":0.00060459384,"about_ca_topic_score_gemma":0.00012210498,"teacher_disagreement_score":0.9626123,"about_ca_system_score_codex":0.0002648319,"about_ca_system_score_gemma":0.00012567821,"threshold_uncertainty_score":0.9998599},"labels":[],"label_agreement":null},{"id":"W2025187426","doi":"10.1142/s1469026801000044","title":"AN ENHANCED GENETIC ALGORITHM FOR SOLVING THE HIGH-LEVEL SYNTHESIS PROBLEMS OF SCHEDULING, ALLOCATION, AND BINDING","year":2001,"lang":"en","type":"article","venue":"International Journal of Computational Intelligence and Applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Crossover; Scheduling (production processes); High-level synthesis; Job shop scheduling; Mathematical optimization; Parallel computing; Theoretical computer science; Algorithm; Field-programmable gate array; Routing (electronic design automation); Mathematics","score_opus":0.039363285547367025,"score_gpt":0.32164975456987827,"score_spread":0.28228646902251125,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2025187426","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011698958,0.00028691132,0.9866822,0.0008479324,0.00009021596,0.0003360016,0.000017433447,0.000021561847,0.000018804416],"genre_scores_gemma":[0.58853287,0.00020644112,0.41098946,0.00005146652,0.00011783577,0.00008639454,0.0000036904557,0.000005529064,0.000006305049],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986028,0.000043547465,0.0006534044,0.00019942965,0.00039340864,0.00010741105],"domain_scores_gemma":[0.99695915,0.00076688867,0.00059456174,0.00015826308,0.0014553573,0.000065754044],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005789332,0.00010916834,0.00016078234,0.00022895267,0.00014029103,0.0001701904,0.000897087,0.00004586618,0.00000365079],"category_scores_gemma":[0.00007061625,0.00008844619,0.000053289517,0.00020828661,0.00011873675,0.00046514813,0.000064920074,0.00009508737,0.0000011373882],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000087314465,0.000144288,0.00016312253,0.00002090916,0.00013078924,0.0000014199915,0.0007490546,0.0678735,0.004987844,0.1435743,0.00003050466,0.78231555],"study_design_scores_gemma":[0.00017648684,0.00019850464,0.0016023335,0.00023444335,0.000035795492,0.0004048176,0.000345066,0.675431,0.039710756,0.28104922,0.00059345935,0.00021811425],"about_ca_topic_score_codex":0.00002075484,"about_ca_topic_score_gemma":0.000003421668,"teacher_disagreement_score":0.7820974,"about_ca_system_score_codex":0.000035783425,"about_ca_system_score_gemma":0.000105975516,"threshold_uncertainty_score":0.3606731},"labels":[],"label_agreement":null},{"id":"W2026407389","doi":"10.1109/mdt.2011.50","title":"A Brief History of Multiprocessors and EDA","year":2011,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Byte; Computer science; Multiprocessing; Commodity; Computer architecture; Parallel computing; Embedded system; Programming language; Business","score_opus":0.06243552895008139,"score_gpt":0.22845344494542213,"score_spread":0.16601791599534074,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2026407389","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0048652887,0.0006376615,0.9914547,0.00001344994,0.00051522884,0.00033635562,0.0000012453802,0.0002882113,0.0018878351],"genre_scores_gemma":[0.63210976,0.000016169473,0.3676913,0.00007496472,0.000018911142,0.000013125778,1.3685073e-7,0.00001291562,0.00006270218],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983738,0.00013989663,0.00052771025,0.0004056662,0.0003073126,0.00024559163],"domain_scores_gemma":[0.9980485,0.0005265858,0.00043457482,0.0006613498,0.00021950863,0.00010950619],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00059441855,0.00020942626,0.000420405,0.00025486338,0.000021344666,0.000013845282,0.0010710404,0.000101007776,0.000003777991],"category_scores_gemma":[0.00006300535,0.00021167246,0.00007502561,0.00023216974,0.00023495995,0.0004237152,0.00011320222,0.000111923444,0.0000025782642],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024610362,0.0026863934,0.014002596,0.002172133,0.0004289847,0.00032221357,0.076954395,0.0004122485,0.52914786,0.053706888,0.16584441,0.15407579],"study_design_scores_gemma":[0.0019295515,0.003287202,0.0054646125,0.0010663937,0.00005961707,0.00023202534,0.00006479707,0.17265077,0.8007047,0.010023456,0.0031916483,0.0013252331],"about_ca_topic_score_codex":0.00017990776,"about_ca_topic_score_gemma":0.0000014386969,"teacher_disagreement_score":0.6272445,"about_ca_system_score_codex":0.00009859329,"about_ca_system_score_gemma":0.00025942395,"threshold_uncertainty_score":0.8631753},"labels":[],"label_agreement":null},{"id":"W2028115158","doi":"10.3166/jesa.45.221-236","title":"Approche pour l’intégration du raffinement formel dans le processus de conception des SoCs","year":2011,"lang":"fr","type":"article","venue":"Journal Européen des Systèmes Automatisés","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Philosophy","score_opus":0.04365428380597398,"score_gpt":0.2612906719429761,"score_spread":0.21763638813700215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028115158","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.045725867,0.0034519269,0.9301564,0.00048613793,0.000881782,0.00080122,0.00002451504,0.00086256844,0.017609589],"genre_scores_gemma":[0.60106087,0.0007367135,0.39115268,0.00014978764,0.000895621,0.00012404862,0.000008061751,0.00010199529,0.005770221],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9942195,0.0015499941,0.001561225,0.0006393326,0.0008656692,0.0011642936],"domain_scores_gemma":[0.9959858,0.00018511817,0.0015172132,0.00061884004,0.0011936345,0.0004993975],"candidate_categories":["metaepi_narrow","sts","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0029481966,0.00062747736,0.00066112203,0.00035982285,0.0013036618,0.0011529753,0.0015775365,0.00035753835,0.00043923],"category_scores_gemma":[0.00056196627,0.0006037258,0.0003362082,0.00079650944,0.0006500259,0.0032374747,0.00032294582,0.000685438,0.00024471534],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000048517315,0.00093396555,0.0025923073,0.0018239762,0.00030880378,0.00067724776,0.096291594,0.00021284408,0.012823659,0.06143761,0.05610754,0.76674193],"study_design_scores_gemma":[0.003156523,0.0030351037,0.17314804,0.008936382,0.00043883896,0.034000263,0.011259535,0.44272268,0.04698461,0.26345515,0.010225426,0.0026374517],"about_ca_topic_score_codex":0.0005246978,"about_ca_topic_score_gemma":0.00012998586,"teacher_disagreement_score":0.7641045,"about_ca_system_score_codex":0.0014733509,"about_ca_system_score_gemma":0.0014655334,"threshold_uncertainty_score":0.9999965},"labels":[],"label_agreement":null},{"id":"W2028808037","doi":"10.1109/mdt.2011.83","title":"FPGAs, Programming Models, and Kit Cars","year":2011,"lang":"en","type":"article","venue":"IEEE Design & Test of Computers","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Application-specific integrated circuit; Computer architecture; Computation; Embedded system; Parallelism (grammar); Reconfigurable computing; Code (set theory); Parallel computing; Path (computing); Architecture; Programming language","score_opus":0.08427044704270062,"score_gpt":0.24752933183277798,"score_spread":0.16325888479007736,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028808037","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022308226,0.00031557496,0.99473983,0.000030800093,0.0003327696,0.0006034162,0.0000011637177,0.0007018261,0.0010437893],"genre_scores_gemma":[0.51883817,0.00001409191,0.48100993,0.000056705394,0.000025501404,0.000027922146,2.4776364e-7,0.0000151949835,0.00001225358],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980331,0.00016660275,0.00048617763,0.0005413324,0.00035817138,0.00041458342],"domain_scores_gemma":[0.9982502,0.00036147458,0.0002650475,0.0007882039,0.00016751302,0.00016757751],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007001156,0.0002720875,0.00039291393,0.00024262357,0.000076939345,0.00010265328,0.0012315995,0.00011925122,0.0000012256229],"category_scores_gemma":[0.000023293791,0.00026942053,0.00008275411,0.00038195006,0.00014143338,0.0007688355,0.00016957136,0.00015604204,0.00000463692],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000081768434,0.0015016384,0.0036628183,0.00059935165,0.0003761497,0.0005765702,0.028030755,0.004379108,0.043446947,0.18463667,0.027319444,0.7053888],"study_design_scores_gemma":[0.0008698447,0.0019814114,0.00059916714,0.0005720535,0.000044631113,0.00034946375,0.00006308575,0.78555137,0.16449787,0.043547332,0.00086624967,0.0010575171],"about_ca_topic_score_codex":0.00013453615,"about_ca_topic_score_gemma":0.0000016947841,"teacher_disagreement_score":0.7811723,"about_ca_system_score_codex":0.000043415028,"about_ca_system_score_gemma":0.00011205716,"threshold_uncertainty_score":0.9999758},"labels":[],"label_agreement":null},{"id":"W2029299120","doi":"10.5555/2755753.2755761","title":"Profiling-driven multi-cycling in FPGA high-level synthesis","year":2015,"lang":"en","type":"article","venue":"Tokyo Tech Research Repository (Tokyo Institute of Technology)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Stratix; Profiling (computer programming); Field-programmable gate array; Critical path method; Context switch; Parallel computing; Speedup; Embedded system; Software; Benchmark (surveying); High-level synthesis; Engineering; Operating system","score_opus":0.17278870277549835,"score_gpt":0.37009058905705317,"score_spread":0.19730188628155482,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2029299120","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.664927,0.0013479694,0.31575873,0.0019419937,0.0015505165,0.0034386131,0.00001317987,0.0047784704,0.006243536],"genre_scores_gemma":[0.6087707,0.000026685138,0.39026284,0.000007622886,0.00006252744,0.00058779866,0.0000015593412,0.00003644188,0.00024383036],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99358255,0.0004974619,0.0014037847,0.0014429747,0.0017886885,0.0012845299],"domain_scores_gemma":[0.99432594,0.00026462323,0.00044451017,0.003225195,0.0014114999,0.0003282162],"candidate_categories":["metaepi_narrow","open_science"],"consensus_categories":[],"category_scores_codex":[0.004383508,0.00048059277,0.00093204685,0.004254123,0.0003711414,0.00018456606,0.005711425,0.0010521802,0.000001374793],"category_scores_gemma":[0.0028947236,0.0004692274,0.00015715358,0.004547847,0.0014691071,0.0014104131,0.00218595,0.0018425828,0.00006249925],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009403792,0.0011723433,0.009727731,0.00045936793,0.00013970616,0.0022309453,0.0006378103,0.0003828315,0.8090012,0.13103795,0.0015163417,0.043599725],"study_design_scores_gemma":[0.0007674548,0.00040473495,0.00025833095,0.0006979769,0.000009547946,0.00022214052,0.00025995853,0.008592555,0.97691655,0.009540325,0.0018186842,0.00051176356],"about_ca_topic_score_codex":0.0012086179,"about_ca_topic_score_gemma":0.00012456473,"teacher_disagreement_score":0.16791531,"about_ca_system_score_codex":0.0010184279,"about_ca_system_score_gemma":0.0012945584,"threshold_uncertainty_score":0.99977595},"labels":[],"label_agreement":null},{"id":"W2032609466","doi":"10.1145/2435264.2435269","title":"High-level synthesis with LegUp","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Compiler; Suite; Field-programmable gate array; High-level synthesis; Software; Embedded system; Benchmark (surveying); Computer architecture; Spec#; Operating system; Computer hardware; Programming language","score_opus":0.0214019087784228,"score_gpt":0.20845260040770927,"score_spread":0.18705069162928648,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2032609466","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0049738586,0.000010356612,0.9679325,0.000983048,0.00006186033,0.00027255417,4.6251253e-7,0.0010224106,0.024742916],"genre_scores_gemma":[0.5651886,7.620855e-7,0.4319242,0.00018984181,0.000019736513,0.0001327657,8.5265555e-8,0.000006910139,0.002537109],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990382,0.000058937258,0.00015365514,0.00028695253,0.00024034792,0.00022187279],"domain_scores_gemma":[0.9988872,0.00013548705,0.000053104613,0.0007439877,0.0001021816,0.000078064746],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00016952463,0.00011847946,0.00014940958,0.000081888764,0.00004942427,0.0002062462,0.0008567512,0.000050939034,0.00019195392],"category_scores_gemma":[0.000022281374,0.000077847886,0.00002548247,0.0002215911,0.000028532493,0.00076134,0.00011363536,0.00006227461,0.0007845205],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000021270707,0.00007300395,0.00063229527,0.000028940058,0.000044207976,0.000022378515,0.00028582124,0.000006960326,0.012843653,0.8019074,0.10412716,0.08002604],"study_design_scores_gemma":[0.00034874366,0.00040701596,0.010003902,0.0001925988,0.000014261944,0.0001921598,0.000109669265,0.012650675,0.93048304,0.039862078,0.0045397044,0.0011961282],"about_ca_topic_score_codex":0.000976133,"about_ca_topic_score_gemma":0.000022174681,"teacher_disagreement_score":0.91763943,"about_ca_system_score_codex":0.000029265524,"about_ca_system_score_gemma":0.00003344219,"threshold_uncertainty_score":0.9999935},"labels":[],"label_agreement":null},{"id":"W2033745143","doi":"10.1145/1067915.1067919","title":"Converging CSP specifications and C++ programming via selective formalism","year":2005,"lang":"en","type":"article","venue":"ACM Transactions on Embedded Computing Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Programming language; Communicating sequential processes; Executable; Specification language; Formal specification; Concurrency; Formal methods; Formalism (music); Inter-process communication; Semantics (computer science); Operational semantics; Distributed computing","score_opus":0.02958926631069245,"score_gpt":0.26392747363804064,"score_spread":0.2343382073273482,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2033745143","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004086199,0.0003028349,0.9903281,0.0005189733,0.00064024364,0.0010905568,0.0000037181503,0.0019641195,0.0010652877],"genre_scores_gemma":[0.78745633,0.000014110894,0.2118716,0.0001073016,0.00020267525,0.00011498541,0.0000023636178,0.000036816687,0.00019383503],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.996846,0.00031826025,0.0008090432,0.0008705,0.00050085294,0.00065529806],"domain_scores_gemma":[0.9971994,0.0004980392,0.0003430594,0.001478735,0.0002669199,0.00021383566],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00095021515,0.0003918882,0.0004504646,0.0004842178,0.00078885833,0.00055656646,0.0012644225,0.00019570706,0.0000036817094],"category_scores_gemma":[0.000036213227,0.00040636066,0.0001331817,0.0009024169,0.00008771615,0.0009081363,0.000050170267,0.00051230396,0.00006422087],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033116772,0.00059799675,0.00016062825,0.0003290059,0.0004088959,0.00003149209,0.028292146,0.027147936,0.006114412,0.0454342,0.001074533,0.8903756],"study_design_scores_gemma":[0.0011830181,0.00041988108,0.00018060602,0.00056637434,0.00006352009,0.0011207423,0.0014902685,0.9602598,0.01844377,0.001297053,0.013706018,0.0012689772],"about_ca_topic_score_codex":0.000112635,"about_ca_topic_score_gemma":0.000013821068,"teacher_disagreement_score":0.93311185,"about_ca_system_score_codex":0.00031886523,"about_ca_system_score_gemma":0.000077031684,"threshold_uncertainty_score":0.9998388},"labels":[],"label_agreement":null},{"id":"W2034387478","doi":"10.1016/j.mejo.2007.04.001","title":"Generic discrete–continuous simulation model for accurate validation in heterogeneous systems design","year":2007,"lang":"en","type":"article","venue":"Microelectronics Journal","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Polytechnique Montréal","funders":"","keywords":"SystemC; Computer science; Key (lock); Context (archaeology); Systems engineering; CAD; Design tool; Discrete event simulation; Simulation; Computer architecture; Engineering; Engineering drawing","score_opus":0.044502418383498325,"score_gpt":0.3091428207771322,"score_spread":0.26464040239363384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2034387478","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024356082,0.0014705773,0.97285885,0.000043263022,0.00024889776,0.000848656,0.0000018091581,0.00014974212,0.000022113809],"genre_scores_gemma":[0.87645465,0.000050450722,0.123149544,0.0000478208,0.00013491928,0.00003388431,0.0000035926291,0.000032984994,0.00009217932],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99735016,0.00024992914,0.00087164866,0.00038139452,0.00031038484,0.0008365055],"domain_scores_gemma":[0.99844384,0.00026117283,0.00050634204,0.00037859712,0.00028935634,0.00012066202],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0036339564,0.0002413614,0.00031712002,0.00041983507,0.00019956067,0.0005402791,0.00081110705,0.00016795988,7.1519844e-7],"category_scores_gemma":[0.0000703198,0.00023385779,0.00012396865,0.00038249273,0.00001549778,0.00071485434,0.00005949509,0.00035509293,0.000003640587],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045193,0.00003321181,0.000027699454,0.000015991574,0.000020450976,0.000022782686,0.0004369479,0.9317765,0.061594553,0.0013144684,0.00015715061,0.0045550377],"study_design_scores_gemma":[0.00043955454,0.00025399146,0.000004455572,0.00004098688,0.00000933947,0.00045147492,0.000011524146,0.9396758,0.053749073,0.0049137576,0.00020415253,0.0002458734],"about_ca_topic_score_codex":0.0000092399705,"about_ca_topic_score_gemma":0.000013986084,"teacher_disagreement_score":0.8520985,"about_ca_system_score_codex":0.0007981737,"about_ca_system_score_gemma":0.0002788467,"threshold_uncertainty_score":0.9536444},"labels":[],"label_agreement":null},{"id":"W203570935","doi":"10.1007/978-1-4757-3326-6_22","title":"Port-Stitching: An Interface-Oriented Hardware Specification and VHDL Model Generation","year":2001,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; VHDL; Programming language; Image stitching; Correctness; Hardware description language; Semantics (computer science); Process calculus; Computer architecture; Embedded system; Artificial intelligence; Field-programmable gate array","score_opus":0.0748214278345395,"score_gpt":0.2842285653370927,"score_spread":0.2094071375025532,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W203570935","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000046892936,0.00016946718,0.6660847,0.000086744956,0.00016797372,0.0003864085,0.00000489625,0.0006568029,0.33239612],"genre_scores_gemma":[0.041786227,0.0004025111,0.3254388,0.00021605067,0.00051333796,0.00004988846,0.0001597691,0.000109144654,0.6313243],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99778116,0.000040505576,0.00057596446,0.000966762,0.00042033696,0.00021526562],"domain_scores_gemma":[0.9979576,0.000017255652,0.0003346604,0.0012711701,0.00026185796,0.00015748221],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00036492676,0.00040126173,0.00035660563,0.0003029116,0.000121924975,0.00029507768,0.00066990114,0.00039688393,0.000058698046],"category_scores_gemma":[0.000009929957,0.00038946504,0.000068794216,0.000051703064,0.00004510298,0.000936651,0.00021827543,0.0003165094,0.000046392626],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002353537,0.000015754624,0.0000034427258,0.000014569323,0.000016723156,0.000011038796,0.00048642408,0.00013131653,0.002512872,0.9764526,0.008376199,0.011976734],"study_design_scores_gemma":[0.00013377232,0.00014459314,0.0000029374326,0.00012687301,0.000018186085,0.000087325476,0.000009439288,0.88866943,0.004967459,0.034827255,0.070330895,0.0006818071],"about_ca_topic_score_codex":0.000026640706,"about_ca_topic_score_gemma":0.000051281804,"teacher_disagreement_score":0.9416253,"about_ca_system_score_codex":0.00015407571,"about_ca_system_score_gemma":0.0000869608,"threshold_uncertainty_score":0.9998557},"labels":[],"label_agreement":null},{"id":"W2036706596","doi":"10.1109/isqed.2011.5770772","title":"Integrated scheduling, allocation and binding in High Level Synthesis using multi structure genetic algorithm based design space exploration","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Scheduling (production processes); High-level synthesis; Multiplexer; Design space exploration; Parallel computing; Latency (audio); Heuristic; Algorithm; Mathematical optimization; Distributed computing; Real-time computing; Field-programmable gate array; Embedded system; Multiplexing; Mathematics","score_opus":0.15423258464628434,"score_gpt":0.27685795986803646,"score_spread":0.12262537522175213,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036706596","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06749165,0.000034482782,0.9316014,0.000034688845,0.00008577299,0.00046271353,0.0000028405211,0.00027737528,0.000009074734],"genre_scores_gemma":[0.46492332,0.0000028843647,0.5350066,0.000016598398,0.000007740581,0.000022170607,0.0000012181397,0.000011241347,0.000008212776],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983677,0.00038143937,0.0003393232,0.00047650357,0.00019752025,0.000237501],"domain_scores_gemma":[0.99914396,0.00010217657,0.00015924625,0.0003889936,0.00013701325,0.00006859292],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052309915,0.00020897928,0.00020969388,0.00045185906,0.00008361829,0.00014004626,0.00037288896,0.00016427241,0.00001321714],"category_scores_gemma":[0.000117870506,0.00018945572,0.000021032882,0.00058266614,0.000035598183,0.0008687939,0.000065589935,0.00013712425,0.0000032822018],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003692963,0.00026924154,0.004603235,0.00014384993,0.000065212254,0.000084696934,0.008422746,0.011427969,0.6881563,0.007982174,0.000047000445,0.27876064],"study_design_scores_gemma":[0.0001329602,0.000030002537,0.0010006049,0.00009087257,0.0000052286205,0.0000072685743,0.00010346842,0.6616147,0.33615074,0.00070060533,7.399432e-7,0.00016280822],"about_ca_topic_score_codex":0.001635939,"about_ca_topic_score_gemma":0.00008755638,"teacher_disagreement_score":0.6501867,"about_ca_system_score_codex":0.00015161814,"about_ca_system_score_gemma":0.00012634412,"threshold_uncertainty_score":0.772578},"labels":[],"label_agreement":null},{"id":"W2039849291","doi":"","title":"Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Presentation (obstetrics); Architecture; Compiler; Library science; China; Steering committee; Event (particle physics); Computer science; Engineering; History; Political science; Medicine; Engineering management; Law; Operating system","score_opus":0.019221903489256023,"score_gpt":0.2405588063685257,"score_spread":0.22133690287926966,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2039849291","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014033761,0.00005385245,0.84806275,0.0030428371,0.00044500805,0.0015673336,0.000042395633,0.0003970623,0.13235502],"genre_scores_gemma":[0.9677047,0.0000020210987,0.031019336,0.00009148251,0.000047117137,0.00012732124,5.804461e-7,0.0000076216534,0.0009998347],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990771,0.000032912572,0.000246566,0.0002539964,0.0002622322,0.00012721664],"domain_scores_gemma":[0.99918425,0.00021458926,0.00017620344,0.00018629523,0.00021646924,0.000022183549],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042883,0.000115597606,0.00016697914,0.00008611755,0.000049637347,0.00016732518,0.00078465824,0.000057873887,0.0000024297547],"category_scores_gemma":[0.000052220632,0.000073435214,0.000050910952,0.000109226545,0.00005876916,0.00014046491,0.000119003314,0.000075419506,7.715181e-7],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000065842046,0.00003578645,0.00029921145,0.000058849888,0.00001085924,1.4248754e-7,0.0001340603,0.000029113624,0.013107522,0.97496516,0.010713789,0.0006389171],"study_design_scores_gemma":[0.0013964936,0.0005014027,0.0047440645,0.0020800708,0.00004410961,0.0001931618,0.0007752209,0.3625413,0.46546686,0.14985678,0.011282087,0.0011184922],"about_ca_topic_score_codex":0.00009506249,"about_ca_topic_score_gemma":0.0000099989165,"teacher_disagreement_score":0.9536709,"about_ca_system_score_codex":0.00002465572,"about_ca_system_score_gemma":0.000026945878,"threshold_uncertainty_score":0.2994601},"labels":[],"label_agreement":null},{"id":"W2040445830","doi":"10.4103/0377-2063.81741","title":"A High-level Synthesis Design Flow from ESL to RTL with Multi-parametric Optimization Objective","year":2011,"lang":"en","type":"article","venue":"IETE Journal of Research","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"High-level synthesis; Parametric statistics; Flow (mathematics); Computer science; Mathematics; Embedded system; Statistics","score_opus":0.263880566558384,"score_gpt":0.3602545739070631,"score_spread":0.09637400734867912,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2040445830","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0047757607,0.00014846593,0.9940412,0.00013949786,0.0001435818,0.00052557804,0.0000060864486,0.00007670785,0.00014311819],"genre_scores_gemma":[0.3594324,0.000027883641,0.64033175,0.000020316427,0.00006909723,0.000033718068,1.1941417e-7,0.000018980196,0.00006576421],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9955031,0.0014957172,0.00052535295,0.00039066866,0.0015880186,0.0004971305],"domain_scores_gemma":[0.9948101,0.0017927376,0.00030842045,0.0006722623,0.002077457,0.00033902863],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004973026,0.0001842143,0.0004068309,0.0018310739,0.0001591149,0.00024692455,0.0019365824,0.00013391329,0.000044217668],"category_scores_gemma":[0.0017287938,0.00013756442,0.00008800692,0.0026538617,0.00008692164,0.000882628,0.000236094,0.00062943995,0.00004524551],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.009476255,0.0047789137,0.005693559,0.0003474362,0.0032905368,0.0070525506,0.091107465,0.46188128,0.05121107,0.0035340511,0.049161106,0.3124658],"study_design_scores_gemma":[0.0015219162,0.005563967,0.005745447,0.0013745184,0.000052458407,0.00036520755,0.0005815015,0.44766262,0.5333206,0.0029950985,0.00009614674,0.00072049897],"about_ca_topic_score_codex":0.00057825225,"about_ca_topic_score_gemma":0.000012881921,"teacher_disagreement_score":0.48210955,"about_ca_system_score_codex":0.000332278,"about_ca_system_score_gemma":0.0004710759,"threshold_uncertainty_score":0.56097144},"labels":[],"label_agreement":null},{"id":"W2040548413","doi":"10.1109/mwscas.2010.5548744","title":"Dynamic Programming Addition Optimization approach for large size multipliers in FPGAs","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Operand; Field-programmable gate array; Lookup table; Computer science; Parallel computing; Dynamic programming; Reconfigurable computing; Adder; Computer hardware; Embedded system; Algorithm; Telecommunications","score_opus":0.009384529748277335,"score_gpt":0.25686840259137983,"score_spread":0.2474838728431025,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2040548413","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0007043788,0.000003950755,0.99558514,0.000070950686,0.00013452869,0.0012885919,0.0000042673487,0.0006831125,0.0015250688],"genre_scores_gemma":[0.3447653,6.441132e-7,0.65453315,0.000039602677,0.000014075237,0.00046434102,0.000023536028,0.000010409519,0.00014896893],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988461,0.000045020937,0.0002582777,0.0003858997,0.00015512518,0.00030953504],"domain_scores_gemma":[0.99921507,0.00014114603,0.00009388955,0.0004118783,0.0000850142,0.000053016578],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000723181,0.00012179623,0.00013757352,0.00013358491,0.00007656628,0.00013706824,0.00048160227,0.00014454074,0.000011936136],"category_scores_gemma":[0.00017448602,0.00011529983,0.00005025208,0.0003310164,0.000015770453,0.00055828306,0.00007644953,0.00016323221,0.0000019403542],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008264761,0.0027207276,0.0021919154,0.0007517606,0.00007841119,0.000019177414,0.006795006,0.07337957,0.05240234,0.56113935,0.0054565463,0.29498258],"study_design_scores_gemma":[0.00037289364,0.00005276536,0.000052342213,0.000009594341,0.0000015188402,0.0000060353636,0.00005539101,0.9970487,0.001381702,0.00051129964,0.0003576642,0.00015013963],"about_ca_topic_score_codex":0.000019153384,"about_ca_topic_score_gemma":0.00006991543,"teacher_disagreement_score":0.9236691,"about_ca_system_score_codex":0.00005677505,"about_ca_system_score_gemma":0.000035368186,"threshold_uncertainty_score":0.47017905},"labels":[],"label_agreement":null},{"id":"W2042451806","doi":"10.1109/mtv.2011.15","title":"Overview of Applying Reachability Analysis to Verifying a Physical Microprocessor","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut National de la Recherche Scientifique","funders":"","keywords":"Computer science; Microprocessor; VHDL; Microcontroller; Field-programmable gate array; Reachability; Embedded system; Abstraction; Instruction set; Computer architecture; Programming language; Theoretical computer science","score_opus":0.12084617052187084,"score_gpt":0.3322447052722625,"score_spread":0.21139853475039166,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042451806","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0842272,0.000066532586,0.90710175,0.000023351717,0.000022626718,0.00034867798,0.0000010311335,0.00031676664,0.007892078],"genre_scores_gemma":[0.75852877,0.0000018118943,0.2412499,0.000074336,0.000010538595,0.00007592569,2.1874656e-7,0.000004856877,0.000053632255],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987142,0.00009276933,0.00031148252,0.0004282098,0.0002529072,0.00020040455],"domain_scores_gemma":[0.9986393,0.000058004283,0.00011734948,0.00095380226,0.00014222863,0.00008931771],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056423276,0.00012433209,0.00039215182,0.00023311538,0.000034985365,0.000026825985,0.0009406211,0.000042658205,0.000017674518],"category_scores_gemma":[0.000043947966,0.00010478501,0.00018903427,0.001772086,0.000027080376,0.00025916673,0.0003001319,0.00007261558,0.000020608792],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004893071,0.0014683013,0.024117246,0.0012290546,0.001333078,0.000022321763,0.05370864,0.000026581236,0.38499647,0.31976435,0.00076148915,0.21252355],"study_design_scores_gemma":[0.00018297501,0.00033311144,0.010886693,0.00011718584,0.00023375502,0.0000070288634,0.00021777152,0.023473402,0.9456131,0.01764038,0.0006529996,0.000641605],"about_ca_topic_score_codex":0.00071551726,"about_ca_topic_score_gemma":0.000031978296,"teacher_disagreement_score":0.67430156,"about_ca_system_score_codex":0.00003746458,"about_ca_system_score_gemma":0.000028447528,"threshold_uncertainty_score":0.42730087},"labels":[],"label_agreement":null},{"id":"W2042843335","doi":"10.1145/2007052.2007069","title":"Application specific processor vs. microblaze soft core RISC processor","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"MicroBlaze; Reduced instruction set computing; Field-programmable gate array; Computer science; Speedup; Embedded system; Multi-core processor; Coprocessor; Application-specific instruction-set processor; Processor design; Instruction set; Computer hardware; Parallel computing","score_opus":0.04812043885219171,"score_gpt":0.25041812987152495,"score_spread":0.20229769101933326,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042843335","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011810843,0.00017344058,0.9680983,0.00018875852,0.00009058994,0.00097243726,0.0000015838531,0.0018283909,0.027465431],"genre_scores_gemma":[0.701603,0.000015766374,0.2947164,0.00030868768,0.000092705755,0.00044958122,0.0000033260794,0.00003014199,0.0027804133],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980866,0.00003826234,0.0004390012,0.00074065087,0.00031633562,0.00037920385],"domain_scores_gemma":[0.99822205,0.000037931924,0.00024532044,0.0010759615,0.00029977394,0.000118953416],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00043999305,0.0002387598,0.00024584375,0.00015209652,0.000111397974,0.00012618449,0.001855993,0.00014644855,0.00007520611],"category_scores_gemma":[0.0000207321,0.00020290415,0.00006407306,0.00061523274,0.000068287736,0.00069786544,0.00021598172,0.0001624301,0.00088774995],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008786907,0.00095686363,0.006492501,0.0007603713,0.000053006293,0.00004099138,0.008739155,0.0000024728754,0.19523439,0.5284719,0.15916258,0.09999791],"study_design_scores_gemma":[0.0005423896,0.0003979315,0.0020947068,0.00013205141,0.000012861319,0.00016935551,0.000114524206,0.011569662,0.81977606,0.07208195,0.09194226,0.0011662614],"about_ca_topic_score_codex":0.000038369057,"about_ca_topic_score_gemma":0.000012619965,"teacher_disagreement_score":0.70042187,"about_ca_system_score_codex":0.00006240237,"about_ca_system_score_gemma":0.000084421285,"threshold_uncertainty_score":0.99989015},"labels":[],"label_agreement":null},{"id":"W2043724059","doi":"10.1007/s11265-008-0266-7","title":"A Test-oriented Embedded System Production Methodology","year":2008,"lang":"en","type":"article","venue":"Journal of Signal Processing Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"BP (Canada); University of Alberta; University of Calgary","funders":"","keywords":"Agile software development; Computer science; Domain (mathematical analysis); Software engineering; Extreme programming; New product development; Embedded system; Human–computer interaction; Software development; Software; Operating system; Software development process","score_opus":0.07046605689061651,"score_gpt":0.29896674099339826,"score_spread":0.22850068410278174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2043724059","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015206225,0.0027481285,0.9787217,0.00016452912,0.0016302324,0.00041444247,8.527684e-7,0.00047889783,0.00063502573],"genre_scores_gemma":[0.8764697,0.000015121752,0.12205914,0.000029770297,0.0009787289,0.000024393215,3.2320236e-7,0.000030900657,0.00039195293],"study_design_codex":"bench_or_experimental","study_design_gemma":"case_report","domain_scores_codex":[0.99525386,0.001020536,0.0017329314,0.0004556114,0.0010972063,0.00043987748],"domain_scores_gemma":[0.9946012,0.00040997902,0.0024519218,0.00048009548,0.0018469153,0.00020990284],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.004561453,0.00030792932,0.0008942008,0.0006624127,0.00035475605,0.00018655951,0.0011488212,0.00021770979,0.0000013935631],"category_scores_gemma":[0.00044216934,0.00024545926,0.00019061731,0.0010675879,0.00011916293,0.0016445151,0.00009538291,0.0004893857,0.000014557005],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00045243851,0.0015390926,0.010686043,0.01021338,0.0007010058,0.0062978338,0.038978323,0.005802297,0.80665904,0.031055342,0.051867258,0.035747916],"study_design_scores_gemma":[0.0042770826,0.0063464157,0.001092292,0.018588118,0.00034784796,0.38494205,0.008613052,0.31678665,0.23913197,0.0015901157,0.015059436,0.0032249675],"about_ca_topic_score_codex":0.000026858434,"about_ca_topic_score_gemma":4.4515656e-7,"teacher_disagreement_score":0.86126345,"about_ca_system_score_codex":0.00037625193,"about_ca_system_score_gemma":0.00062753103,"threshold_uncertainty_score":0.99999976},"labels":[],"label_agreement":null},{"id":"W2044204081","doi":"10.2298/fuee1403317s","title":"Rapid exploration of cost-performance tradeoffs using dominance effect during design of hardware accelerators","year":2014,"lang":"en","type":"article","venue":"Facta universitatis - series Electronics and Energetics","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Science and Engineering Research Board; Natural Sciences and Engineering Research Council of Canada; CMC Microsystems; Ontario Innovation Trust","keywords":"Very-large-scale integration; Computer science; Modular design; Design space exploration; Parametric statistics; Process (computing); High-level synthesis; Computer architecture; Embedded system; Reliability engineering; Computer hardware; Computer engineering; Field-programmable gate array; Engineering; Mathematics","score_opus":0.021542786035339077,"score_gpt":0.21786175008442663,"score_spread":0.19631896404908755,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044204081","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44439107,0.00035960285,0.5548366,0.000026496777,0.000058706697,0.00020839472,0.0000031458692,0.000052187115,0.00006379184],"genre_scores_gemma":[0.9476735,0.0013965694,0.050853293,0.000006256817,0.0000113274455,0.0000046501427,0.0000030827994,0.000014078829,0.000037218175],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987754,0.00021004486,0.0002730069,0.00025883853,0.00020209057,0.0002805808],"domain_scores_gemma":[0.999066,0.00014338843,0.0002763456,0.0003285906,0.00013192144,0.000053738375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003230499,0.00018124179,0.00032772726,0.00016061169,0.00014464279,0.0000371939,0.0003820381,0.000093265,0.0000019249032],"category_scores_gemma":[0.000034965076,0.00018727979,0.000041333737,0.0003258737,0.00008239096,0.0013882412,0.00009472738,0.00010888983,2.3010047e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043024466,0.00009009835,0.0012932412,0.0012485564,0.00018888668,0.000010588249,0.0076584388,0.029861785,0.818252,0.09170725,0.00027101862,0.048987865],"study_design_scores_gemma":[0.0004896427,0.0014309648,0.0002015051,0.00011919004,0.00002778827,0.000012971049,0.0001020942,0.094309136,0.9016421,0.00052733585,0.0008858706,0.0002514284],"about_ca_topic_score_codex":0.000012538873,"about_ca_topic_score_gemma":0.00000421342,"teacher_disagreement_score":0.5039833,"about_ca_system_score_codex":0.000094624185,"about_ca_system_score_gemma":0.00008275371,"threshold_uncertainty_score":0.7637048},"labels":[],"label_agreement":null},{"id":"W2048031428","doi":"10.1109/aspdac.2012.6164991","title":"Parallel simulation of mixed-abstraction SystemC models on GPUs and multicore CPUs","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":47,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"SystemC; Computer science; Parallel computing; Multi-core processor; Kernel (algebra); Abstraction; Partition (number theory); Graphics; CUDA; General-purpose computing on graphics processing units; Computer architecture; Speedup; Embedded system; Operating system","score_opus":0.055451275069089104,"score_gpt":0.29425091963866384,"score_spread":0.23879964456957475,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2048031428","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0810972,0.0001144871,0.9145537,0.000026128157,0.00020942753,0.0003289635,8.04059e-7,0.00027304265,0.003396226],"genre_scores_gemma":[0.9494301,0.000004715982,0.05031616,0.00002266061,0.000042877477,0.000018784312,8.019849e-7,0.000008024818,0.00015585273],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99894446,0.00010253753,0.00030870386,0.00020104661,0.0002546822,0.00018858392],"domain_scores_gemma":[0.99902195,0.00022933597,0.00017223685,0.0004118925,0.000083815714,0.00008074851],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046003552,0.00011664134,0.00017609874,0.000115606555,0.000042266533,0.000039292165,0.00019902851,0.00010082863,0.000002123361],"category_scores_gemma":[0.000026960935,0.0000977056,0.000035809036,0.00010739515,0.00001823354,0.0010518879,0.000056928024,0.00007348827,0.0000128234615],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059713308,0.0005155237,0.003722288,0.0005386932,0.00007210725,0.000004751277,0.0045734034,0.4061805,0.014810343,0.5333086,0.0013018989,0.034912143],"study_design_scores_gemma":[0.0001741022,0.000086099666,0.0014195822,0.00007006156,0.0000052419236,0.000011567782,0.00005197088,0.98301834,0.012081854,0.0029046456,0.00004526455,0.00013129866],"about_ca_topic_score_codex":0.00007762791,"about_ca_topic_score_gemma":0.0000034291807,"teacher_disagreement_score":0.8683329,"about_ca_system_score_codex":0.00004502374,"about_ca_system_score_gemma":0.000010529054,"threshold_uncertainty_score":0.39843187},"labels":[],"label_agreement":null},{"id":"W2051412506","doi":"10.1016/j.compeleceng.2014.02.011","title":"Fast description and synthesis of control-dominant circuits","year":2014,"lang":"en","type":"article","venue":"Computers & Electrical Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Compiler; Field-programmable gate array; SystemC; High-level synthesis; Computer architecture; Synchronization (alternating current); Design space exploration; Exploit; Computer hardware; Embedded system; Parallel computing; Programming language","score_opus":0.006454504133993287,"score_gpt":0.18278975267965533,"score_spread":0.17633524854566204,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2051412506","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0070801633,0.00018664249,0.9919783,0.000048844635,0.00015807153,0.00015343305,3.7936118e-7,0.0002989211,0.00009524363],"genre_scores_gemma":[0.941239,0.000008164058,0.058623064,0.00003472805,0.00005601685,0.000020745872,1.8024265e-7,0.000013489318,0.000004617977],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881667,0.00007703118,0.00030842738,0.00030579205,0.00019710916,0.00029497713],"domain_scores_gemma":[0.998869,0.0005482954,0.000089430636,0.00032557698,0.00006166299,0.00010605693],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041304424,0.00016180461,0.00036226277,0.00022987506,0.000034371285,0.00007157895,0.00046339948,0.00008039535,2.8084293e-7],"category_scores_gemma":[0.00019787138,0.00015802197,0.000059921338,0.00036917653,0.00001925994,0.00023988016,0.00007543305,0.00013381825,0.0000021726462],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007953302,0.00012741785,0.00034830067,0.00021006107,0.000079066966,0.00001503097,0.00030270702,0.005903627,0.35631317,0.11562156,0.0005561449,0.52051497],"study_design_scores_gemma":[0.0002488976,0.00015731718,0.0008256744,0.0000957025,0.000009190291,0.00004329101,5.3791786e-7,0.95772946,0.040240627,0.00025945177,0.00021228981,0.00017755051],"about_ca_topic_score_codex":0.000008925107,"about_ca_topic_score_gemma":1.3170872e-7,"teacher_disagreement_score":0.95182586,"about_ca_system_score_codex":0.000057217945,"about_ca_system_score_gemma":0.000014843701,"threshold_uncertainty_score":0.6443949},"labels":[],"label_agreement":null},{"id":"W2052930524","doi":"10.1109/fpl.2013.6645515","title":"A high-performance overlay architecture for pipelined execution of data flow graphs","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":74,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Overlay; Scalability; Field-programmable gate array; Pipeline (software); Stratix; Computer architecture; Parallel computing; Abstraction; Overlay network; Software; Architecture; Throughput; Embedded system; Computer hardware; Operating system","score_opus":0.02717006953071272,"score_gpt":0.26027625255291365,"score_spread":0.23310618302220093,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2052930524","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012892582,0.000037209462,0.9847286,0.00038574217,0.00015715373,0.0008458451,0.000017754457,0.00040577733,0.00052936136],"genre_scores_gemma":[0.47934046,0.0000055740547,0.52022505,0.00010299087,0.000029475386,0.00007587721,0.000018563042,0.000006779053,0.00019523341],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987183,0.000047787347,0.0003517963,0.00041433083,0.00023728496,0.00023049572],"domain_scores_gemma":[0.9978294,0.00011555546,0.00014152008,0.0016884623,0.00017157041,0.000053506443],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043357766,0.00013709257,0.00021359301,0.00014433498,0.00004941364,0.00006548821,0.0018884856,0.00008224815,0.000019115818],"category_scores_gemma":[0.000040445073,0.00010558817,0.00004231109,0.0002944526,0.000035771558,0.001097837,0.0003505321,0.00008070792,0.000017609758],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035871453,0.0001960526,0.00029381027,0.0005408007,0.00007825636,0.0000014428184,0.0007808394,0.00062403054,0.13227513,0.13954915,0.25147876,0.47414583],"study_design_scores_gemma":[0.0004604917,0.00032990516,0.00060474814,0.000094991796,0.000008561756,0.000014337848,0.000011209116,0.81096226,0.15086393,0.03384856,0.0025000423,0.00030095238],"about_ca_topic_score_codex":0.00021852141,"about_ca_topic_score_gemma":0.000014029703,"teacher_disagreement_score":0.81033826,"about_ca_system_score_codex":0.000015671973,"about_ca_system_score_gemma":0.000042571108,"threshold_uncertainty_score":0.43057606},"labels":[],"label_agreement":null},{"id":"W2053316647","doi":"10.1145/1151074.1151082","title":"A new efficient EDA tool design methodology","year":2006,"lang":"en","type":"article","venue":"ACM Transactions on Embedded Computing Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Computer science; Key (lock); Abstraction; Software engineering; Personalization; Electronic design automation; Standardization; Metadata; Computer architecture; Systems engineering; Embedded system; Operating system; World Wide Web","score_opus":0.061249687568687566,"score_gpt":0.29810906639186113,"score_spread":0.23685937882317357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2053316647","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012558044,0.0003063263,0.99045175,0.00023682446,0.0026213527,0.0013141561,0.000003381283,0.002815157,0.0009952345],"genre_scores_gemma":[0.45435625,0.0000018402396,0.5444953,0.000083410625,0.00025392053,0.00005488435,0.0000013988505,0.000041891748,0.0007111256],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9939038,0.0019614021,0.0012325745,0.001211138,0.00079135725,0.00089970994],"domain_scores_gemma":[0.99396396,0.0024447946,0.00044781322,0.0027280494,0.00022406202,0.00019131332],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0028847188,0.0005493627,0.00077651144,0.0006475308,0.00049650733,0.0004882374,0.0026837247,0.0003492883,0.0000140487955],"category_scores_gemma":[0.000113481845,0.0005397386,0.00029308329,0.0012731167,0.000057393594,0.00025165745,0.00006147906,0.00055266946,0.00020443556],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045268647,0.00029672778,0.000012224453,0.0001042926,0.00013185237,0.00007631765,0.0017954535,0.8773087,0.008815462,0.048887722,0.007370752,0.055155225],"study_design_scores_gemma":[0.0014563333,0.0006606828,0.00006205346,0.00047455714,0.00006943858,0.0008416578,0.0002764272,0.94290406,0.039815344,0.010025725,0.0020624057,0.0013513061],"about_ca_topic_score_codex":0.0011254557,"about_ca_topic_score_gemma":0.000008056876,"teacher_disagreement_score":0.45310044,"about_ca_system_score_codex":0.0003511108,"about_ca_system_score_gemma":0.00030263793,"threshold_uncertainty_score":0.99970543},"labels":[],"label_agreement":null},{"id":"W2055446421","doi":"10.1109/fpl.2012.6339260","title":"Improving memory support in the VTR flow","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Elaboration; Computer science; Field-programmable gate array; Architecture; Computer architecture; Extension (predicate logic); Human–computer interaction; Embedded system; Programming language","score_opus":0.02234119725994714,"score_gpt":0.2571869522209959,"score_spread":0.23484575496104876,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2055446421","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003217038,0.00007617281,0.9178054,0.00039666562,0.00029894218,0.00029104526,2.102807e-7,0.0004011132,0.07751341],"genre_scores_gemma":[0.87652886,9.2844175e-7,0.1215703,0.0010068654,0.00010609598,0.00004132127,3.045358e-7,0.0000053438184,0.0007399722],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989618,0.00014941477,0.00018568478,0.00015357802,0.0002314462,0.00031806788],"domain_scores_gemma":[0.9991212,0.00009976811,0.000043996642,0.00067047623,0.000019589947,0.000045001052],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0018954027,0.00008364385,0.00009163255,0.00007626151,0.00003948159,0.000085996144,0.0010591497,0.00004885394,0.000034928653],"category_scores_gemma":[0.000033436794,0.000052134073,0.00003463756,0.00023736322,0.000015952539,0.00075789884,0.00015455352,0.00011994063,0.00012584837],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000044384046,0.00039746804,0.013517258,0.000109900204,0.000017462822,0.0000865142,0.03795789,0.0000126358,0.024262074,0.31890687,0.13350357,0.47122392],"study_design_scores_gemma":[0.0021501281,0.0010654695,0.032352723,0.00016887348,0.000036228106,0.0020432856,0.0060593365,0.35271963,0.49134758,0.025401771,0.08264873,0.004006257],"about_ca_topic_score_codex":0.00015011919,"about_ca_topic_score_gemma":0.00002220779,"teacher_disagreement_score":0.8733118,"about_ca_system_score_codex":0.00003342188,"about_ca_system_score_gemma":0.0000337899,"threshold_uncertainty_score":0.21259658},"labels":[],"label_agreement":null},{"id":"W2056291785","doi":"10.1145/1698759.1698763","title":"Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs","year":2010,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; Research Grants Council, University Grants Committee","keywords":"Computer science; Field-programmable gate array; Parallel computing; Scheduling (production processes); Reconfigurable computing; Scalability; Reconfigurability; Schedule; Embedded system; Operating system","score_opus":0.019955032699104633,"score_gpt":0.2521383259182732,"score_spread":0.23218329321916853,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2056291785","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008620093,0.00015113542,0.9880104,0.00027635967,0.00050691684,0.0009427776,0.0000051041443,0.0011636411,0.00032354862],"genre_scores_gemma":[0.86981803,0.000026777845,0.12935422,0.000047112022,0.000048788956,0.0002748632,0.0000038102717,0.000031313873,0.0003950888],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99730307,0.00037724953,0.0007572611,0.0005819271,0.00048448922,0.00049603067],"domain_scores_gemma":[0.9971448,0.0008159468,0.0004172455,0.0012385733,0.00026768658,0.000115751885],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0016130928,0.00029181427,0.0004129118,0.00049327756,0.00033121428,0.00024656934,0.00079979363,0.00024878865,0.00004448912],"category_scores_gemma":[0.0002517193,0.0002952785,0.00010240471,0.00054762204,0.000057658483,0.00072695204,0.000007512509,0.0005729539,0.00007810504],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023381342,0.0009961423,0.00011301233,0.0008400662,0.00063075253,0.000019473962,0.002880282,0.21816188,0.47102422,0.16187531,0.0019729172,0.14125215],"study_design_scores_gemma":[0.0009784262,0.0013739424,0.00009469358,0.00071318314,0.0000521919,0.00020529004,0.00008776656,0.580786,0.40482396,0.009237613,0.0009800249,0.0006668983],"about_ca_topic_score_codex":0.00007604512,"about_ca_topic_score_gemma":0.000014158229,"teacher_disagreement_score":0.86119795,"about_ca_system_score_codex":0.00015547722,"about_ca_system_score_gemma":0.00023930547,"threshold_uncertainty_score":0.99994993},"labels":[],"label_agreement":null},{"id":"W2056747160","doi":"10.1155/2012/127302","title":"Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms","year":2011,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Control reconfiguration; Field-programmable gate array; Bitstream; Embedded system; Overhead (engineering); Reconfigurable computing; Partition (number theory); Context (archaeology); Computer architecture; Computer hardware; Operating system; Algorithm; Decoding methods","score_opus":0.09221528256932414,"score_gpt":0.3060291999767329,"score_spread":0.21381391740740874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2056747160","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21617207,0.000117566335,0.77931136,0.00014489416,0.0015549994,0.0001580005,0.0000011799619,0.00010235443,0.0024376048],"genre_scores_gemma":[0.72939533,0.0000048043908,0.26989353,0.00030417487,0.00036671638,9.0695545e-7,9.588576e-7,0.000018757635,0.000014808662],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972519,0.00013610019,0.0012009889,0.0003878776,0.0006231191,0.0003999619],"domain_scores_gemma":[0.9971488,0.00023709098,0.001226058,0.00027397583,0.00088985823,0.00022417607],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019336711,0.00025647006,0.00042165865,0.0006522095,0.00021796234,0.0005116867,0.0012462399,0.0001128184,0.00003092716],"category_scores_gemma":[0.00019153654,0.00024251828,0.00013568057,0.0003342725,0.000041644606,0.0011409292,0.00013927626,0.000330658,0.000006841937],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026080478,0.0003415727,0.005472984,0.00014271792,0.00060586474,0.00090069615,0.011561161,0.041908294,0.20623341,0.016843326,0.0012941618,0.714435],"study_design_scores_gemma":[0.00073246233,0.0002688708,0.0004352585,0.00090197934,0.000020334479,0.0012666762,0.00018779408,0.63607633,0.35611162,0.002847429,0.0007224139,0.00042884715],"about_ca_topic_score_codex":0.00011267005,"about_ca_topic_score_gemma":0.000003989428,"teacher_disagreement_score":0.7140062,"about_ca_system_score_codex":0.0002732109,"about_ca_system_score_gemma":0.00025525223,"threshold_uncertainty_score":0.98896086},"labels":[],"label_agreement":null},{"id":"W2057528760","doi":"10.1016/j.compeleceng.2007.02.003","title":"A hardware Memetic accelerator for VLSI circuit partitioning","year":2007,"lang":"en","type":"article","venue":"Computers & Electrical Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Very-large-scale integration; Computer science; Speedup; Memetic algorithm; Software; Parallel computing; Computer architecture; Genetic algorithm; Computer engineering; Embedded system","score_opus":0.021770724614221804,"score_gpt":0.2445855313974364,"score_spread":0.2228148067832146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057528760","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016659567,0.0003024293,0.9952215,0.00007210741,0.00050373934,0.00047134224,8.3930433e-7,0.0015789794,0.00018310305],"genre_scores_gemma":[0.71884596,0.0000024088154,0.2805354,0.00019249978,0.00028056177,0.00007800991,0.000002784304,0.000032928863,0.000029423782],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979607,0.000024257195,0.00044543564,0.00050134,0.00029568168,0.0007726086],"domain_scores_gemma":[0.99857414,0.0005148729,0.000085539155,0.0004661188,0.00013688685,0.00022247048],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006950105,0.00024389844,0.00032133269,0.00035300755,0.00011966681,0.00017718153,0.00092432817,0.00012494062,0.0000020636796],"category_scores_gemma":[0.00013972541,0.00026593625,0.00014867859,0.00092599174,0.000011770623,0.00038003133,0.0001208618,0.00024763256,0.000011528807],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025409014,0.00022707618,0.00033932307,0.00038320574,0.0002272066,0.00021761499,0.0012795252,0.0104892375,0.15518144,0.58897483,0.011672836,0.23098229],"study_design_scores_gemma":[0.0004338617,0.00027573243,0.0003909692,0.00011298868,0.000012598312,0.0000832397,0.0000026666225,0.90402293,0.08135086,0.0017609209,0.010982595,0.00057063816],"about_ca_topic_score_codex":0.000004143728,"about_ca_topic_score_gemma":4.6627602e-7,"teacher_disagreement_score":0.8935337,"about_ca_system_score_codex":0.00023894495,"about_ca_system_score_gemma":0.000051340852,"threshold_uncertainty_score":0.99997926},"labels":[],"label_agreement":null},{"id":"W2058051789","doi":"10.1109/ccece.2006.277787","title":"Hardware-Software Co-Synthesis of Heterogeneous Embedded Computer Systems","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Fault tolerance; Overhead (engineering); Embedded system; Software; Network topology; Distributed computing; Software fault tolerance; Task (project management); Graph; High-level synthesis; Parallel computing; Field-programmable gate array; Operating system; Theoretical computer science; Engineering","score_opus":0.01400904803384526,"score_gpt":0.2383505498798384,"score_spread":0.22434150184599314,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2058051789","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0040797857,0.00022606418,0.9866865,0.000029513201,0.0005224476,0.00048450142,0.000014254348,0.0015973927,0.006359527],"genre_scores_gemma":[0.71655023,0.0000036336255,0.2822697,0.00006626078,0.00024451403,0.00010578345,0.000004103686,0.000030418285,0.0007253543],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99738514,0.00026510548,0.00078823365,0.00057475327,0.00057437364,0.0004124035],"domain_scores_gemma":[0.99764574,0.00039475336,0.00031755504,0.0013087012,0.00023977926,0.000093497256],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004929624,0.0002865916,0.0005639426,0.00025171856,0.00008083641,0.00020041918,0.0014475145,0.00016911734,0.000023702287],"category_scores_gemma":[0.000030265235,0.00025161158,0.00018440059,0.0003373031,0.00007054926,0.00035315155,0.00021008207,0.00010190572,0.00009416619],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006277942,0.0015830115,0.013166315,0.0023177722,0.0005750583,0.00084637536,0.0013068633,0.022426104,0.039925642,0.32129276,0.5318791,0.06461823],"study_design_scores_gemma":[0.00054707465,0.0004319736,0.0006573772,0.00049744133,0.000037209207,0.00065992965,0.000031915377,0.1633899,0.81675094,0.0022776246,0.013345504,0.001373109],"about_ca_topic_score_codex":0.0005117682,"about_ca_topic_score_gemma":0.00001097912,"teacher_disagreement_score":0.7768253,"about_ca_system_score_codex":0.000081350256,"about_ca_system_score_gemma":0.00006109801,"threshold_uncertainty_score":0.9999936},"labels":[],"label_agreement":null},{"id":"W2058806531","doi":"10.1007/s10009-002-0096-z","title":"Refinement-based formal verification with heterogeneous timing","year":2003,"lang":"en","type":"article","venue":"International Journal on Software Tools for Technology Transfer","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Asynchronous communication; Handshake; Theory of computation; Distributed computing; Transfer (computing); Formal verification; Synchronization (alternating current); Programming language; Parallel computing; Computer network","score_opus":0.03253096513669736,"score_gpt":0.27882443406996954,"score_spread":0.2462934689332722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2058806531","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019895127,0.00005246693,0.97690445,0.00143863,0.00042809735,0.00036053022,0.000013301581,0.0007298081,0.00017756847],"genre_scores_gemma":[0.71914566,0.000009147826,0.2800022,0.00057101523,0.00003890699,0.00015939202,0.00000729832,0.000024722553,0.000041627052],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99826705,0.00005374996,0.00044793493,0.0003550373,0.00051633065,0.00035991846],"domain_scores_gemma":[0.9986929,0.00015173732,0.000114585724,0.0004096814,0.0005618746,0.00006920487],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004660309,0.00021760099,0.00020370522,0.0006206763,0.00018871203,0.00029960432,0.0013112988,0.00020528985,0.000022747741],"category_scores_gemma":[0.00019179001,0.00018195948,0.0001312349,0.00025367178,0.00006775706,0.0007893803,0.000018060295,0.00034461464,0.000014896596],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00053385884,0.000594007,0.0012763174,0.00004217363,0.0005416039,0.00040872287,0.0002057522,0.0031498184,0.0104689,0.65262306,0.0007779655,0.32937783],"study_design_scores_gemma":[0.005670646,0.004024781,0.00012328902,0.0005008836,0.000056685556,0.0039383243,0.000054305892,0.0038456782,0.8375926,0.021748222,0.12139901,0.0010455851],"about_ca_topic_score_codex":7.967151e-7,"about_ca_topic_score_gemma":0.000002749287,"teacher_disagreement_score":0.8271237,"about_ca_system_score_codex":0.00021761126,"about_ca_system_score_gemma":0.00014797418,"threshold_uncertainty_score":0.7420092},"labels":[],"label_agreement":null},{"id":"W2060004823","doi":"10.1145/1508128.1508129","title":"Emerging application domains","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Programmable logic device; Programmable Array Logic; Cornerstone; Computer science; Simple programmable logic device; Architecture; Computer architecture; Perspective (graphical); Electronics; Erasable programmable logic device; Programmable logic array; Logic synthesis; Embedded system; Telecommunications; Engineering; Logic gate; Electrical engineering; Logic family; Artificial intelligence","score_opus":0.009037461241104848,"score_gpt":0.269398668124505,"score_spread":0.2603612068834002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2060004823","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00043515253,0.000021460126,0.9284518,0.0011044618,0.000027070111,0.0001289698,3.726247e-8,0.0010442996,0.06878679],"genre_scores_gemma":[0.7517379,0.0000018414747,0.24728702,0.0005829671,0.000028119595,0.000011096646,2.4108095e-7,0.0000018078656,0.00034902894],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9994331,0.000022090924,0.000117616284,0.00018320025,0.0001265324,0.000117460986],"domain_scores_gemma":[0.99941176,0.000013436413,0.00003568942,0.00047727732,0.00002783559,0.000033971653],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019444955,0.00005343365,0.00005886265,0.00005814452,0.000043215176,0.0000529152,0.0005014534,0.000028532246,0.000003806859],"category_scores_gemma":[0.000005196591,0.000047055164,0.000022663407,0.00022465522,0.0000047873586,0.00027207905,0.000030907646,0.000037795075,0.00007749251],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.8967263e-7,0.0000116875835,0.000033033026,0.0000010254194,8.631389e-7,0.0000012102919,0.00011645597,0.000002520272,0.02163816,0.838597,0.0033431752,0.13625468],"study_design_scores_gemma":[0.00028958617,0.00024120993,0.0033311883,0.000026351106,0.0000036298895,0.00006559967,0.000039884195,0.15301692,0.227304,0.5361096,0.07895937,0.00061264914],"about_ca_topic_score_codex":0.000009559845,"about_ca_topic_score_gemma":0.0000013652764,"teacher_disagreement_score":0.7513027,"about_ca_system_score_codex":0.000023573593,"about_ca_system_score_gemma":0.000009362632,"threshold_uncertainty_score":0.19188538},"labels":[],"label_agreement":null},{"id":"W2062468832","doi":"10.1109/isvlsi.2014.27","title":"Design of a Flexible, Energy Efficient (Auto)Correlator Block for Timing Synchronization","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Synchronization (alternating current); Scalability; Embedded system; Energy consumption; Block (permutation group theory); Overhead (engineering); Flexibility (engineering); Context (archaeology); Efficient energy use; Wireless; Reliability (semiconductor); Distributed computing; Power (physics); Computer network; Channel (broadcasting); Engineering; Telecommunications","score_opus":0.02276698265769759,"score_gpt":0.24804988146779933,"score_spread":0.22528289881010174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2062468832","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0001030864,0.00006463172,0.9960007,0.00004008435,0.00023729839,0.00037519398,4.2264065e-7,0.00059113884,0.0025874309],"genre_scores_gemma":[0.5773987,0.0000011179294,0.42132163,0.000073082985,0.000035946377,0.00008756621,7.656237e-7,0.000013228206,0.0010679311],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99866277,0.00014526269,0.00036972153,0.0003420873,0.0002389563,0.00024121726],"domain_scores_gemma":[0.99855524,0.00040020363,0.00019181104,0.00058142096,0.00021044847,0.00006087516],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007903189,0.00013600226,0.00021206061,0.00017031595,0.00007818679,0.000053636355,0.0006041155,0.00009692748,0.000006931222],"category_scores_gemma":[0.00009105572,0.00012143186,0.000059443155,0.00035343115,0.00002681565,0.00013188196,0.000103878214,0.000037192814,0.0000071076],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012354229,0.00012565946,0.000023858798,0.00008638515,0.000030785097,8.477075e-7,0.00060399965,0.09260328,0.016197123,0.8315037,0.0047897273,0.054022267],"study_design_scores_gemma":[0.00016388483,0.00021231665,0.0000052794976,0.000048361468,0.000006063586,0.0000075040703,0.000006048078,0.8948334,0.102495946,0.0014490064,0.00063834916,0.00013388436],"about_ca_topic_score_codex":0.000024308241,"about_ca_topic_score_gemma":5.5666084e-7,"teacher_disagreement_score":0.8300547,"about_ca_system_score_codex":0.000059381957,"about_ca_system_score_gemma":0.00006809019,"threshold_uncertainty_score":0.49518475},"labels":[],"label_agreement":null},{"id":"W2062488233","doi":"10.1145/1046192.1046252","title":"Configurable hardware solutions for computing autocorrelation coefficients","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Lethbridge","funders":"","keywords":"Field-programmable gate array; Computer science; Control reconfiguration; Benchmark (surveying); Autocorrelation; Boolean function; Reconfigurable computing; Computation; Logic synthesis; Exponential function; Digital electronics; Computer engineering; Parallel computing; Embedded system; Logic gate; Computer hardware; Algorithm; Electronic circuit; Mathematics; Engineering","score_opus":0.03870712013601809,"score_gpt":0.28794751867434226,"score_spread":0.24924039853832416,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2062488233","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00018079339,0.000042487816,0.9797025,0.0006608869,0.0002213597,0.0008495591,0.0000027322296,0.0013290728,0.017010663],"genre_scores_gemma":[0.6599402,4.831911e-7,0.33736524,0.0002548134,0.00008162927,0.000054327716,0.000005366043,0.000008564814,0.0022894118],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987713,0.000050046252,0.00029417925,0.0003116917,0.00018857235,0.0003841772],"domain_scores_gemma":[0.99907696,0.00016271467,0.00010304178,0.00040335424,0.00018947906,0.00006446077],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064415846,0.00010956891,0.00013282559,0.00010666869,0.00034703864,0.00015586609,0.00053209247,0.000075227916,0.00001763362],"category_scores_gemma":[0.000058819707,0.0001054624,0.000067853885,0.0002298464,0.000020124666,0.00046920162,0.000110597044,0.00007515446,0.00011133369],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000024590665,0.00009637608,0.00009103928,0.00002460704,0.000014334475,7.0466183e-7,0.0007347889,0.011348176,0.002740843,0.8410618,0.063130304,0.08075459],"study_design_scores_gemma":[0.00022778408,0.000046947283,0.000085567845,0.000029243254,0.0000028831832,0.0000092032,0.000018581975,0.95188534,0.005317493,0.0012076661,0.041022815,0.0001464663],"about_ca_topic_score_codex":0.000018135685,"about_ca_topic_score_gemma":0.000008098567,"teacher_disagreement_score":0.94053715,"about_ca_system_score_codex":0.000106230575,"about_ca_system_score_gemma":0.00005806135,"threshold_uncertainty_score":0.4300632},"labels":[],"label_agreement":null},{"id":"W2063456777","doi":"10.5555/1899721.1899888","title":"TLM automation for multi-core design","year":2010,"lang":"en","type":"article","venue":"Asia and South Pacific Design Automation Conference","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Automation; Electronic design automation; Scheduling (production processes); Computer architecture; Embedded system; Netlist; Electronic system-level design and verification; Multi-core processor; Granularity; Software engineering; Programming language; Operating system; Engineering","score_opus":0.10541335448483317,"score_gpt":0.3049259715223676,"score_spread":0.19951261703753442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2063456777","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012181846,0.000022063618,0.9936011,0.00021234895,0.0004587151,0.0018883913,0.000008668953,0.001850291,0.0007402756],"genre_scores_gemma":[0.5152336,0.0000026038992,0.48412693,0.00002709646,0.00003113382,0.00028651717,0.000006069025,0.000014945342,0.00027113344],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99773353,0.0002804014,0.0005584097,0.0006836631,0.00034042625,0.0004035917],"domain_scores_gemma":[0.99782354,0.0004337382,0.00037787715,0.0007583636,0.0004292559,0.00017723892],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001719225,0.00031864765,0.00033715312,0.00027158123,0.0003252915,0.000583797,0.0006483782,0.00029904168,0.000018501547],"category_scores_gemma":[0.00035323884,0.00030048113,0.000074923184,0.00031877623,0.00010774904,0.00091930054,0.00007350254,0.00024330089,0.00006244546],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053704116,0.00020001733,0.00072222174,0.00026378332,0.00008454524,0.000016642987,0.023814823,0.00013620083,0.19118634,0.63806355,0.005702055,0.13975611],"study_design_scores_gemma":[0.00057833537,0.00017076213,0.0010720224,0.000059549544,0.000014840078,0.0000391797,0.00025770967,0.9654764,0.01718541,0.0143953385,0.0003459603,0.00040449685],"about_ca_topic_score_codex":0.000005708313,"about_ca_topic_score_gemma":0.000002496277,"teacher_disagreement_score":0.9653402,"about_ca_system_score_codex":0.000035727444,"about_ca_system_score_gemma":0.00025054585,"threshold_uncertainty_score":0.99994475},"labels":[],"label_agreement":null},{"id":"W2064449682","doi":"10.1109/fpt.2014.7082746","title":"Design re-use for compile time reduction in FPGA high-level synthesis flows","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Macro; High-level synthesis; Placement; Compiler; Compile time; Reduction (mathematics); Routing (electronic design automation); Field-programmable gate array; Key (lock); Design flow; Embedded system; Logic synthesis; Abstraction; Physical design; Algorithm; Logic gate; Programming language; Operating system; Circuit design","score_opus":0.06776109320281337,"score_gpt":0.26043210741859896,"score_spread":0.19267101421578559,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2064449682","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002649978,0.0000068637437,0.9942163,0.00039445018,0.00021823109,0.00084665266,0.0000029746927,0.0007857765,0.0008787297],"genre_scores_gemma":[0.3723193,0.0000018850128,0.62606007,0.000075188,0.00006918603,0.0002705921,0.000001563639,0.00001755114,0.0011846639],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99807084,0.00043999113,0.0004110499,0.00051972986,0.00022743693,0.00033097534],"domain_scores_gemma":[0.99778336,0.00104569,0.00011824272,0.0008627596,0.00011627017,0.00007365283],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017240351,0.00018239794,0.00030957945,0.0002565449,0.000081417515,0.00018505144,0.00079677947,0.00014029996,0.000031790554],"category_scores_gemma":[0.00032613458,0.00016727936,0.00006349354,0.00032433835,0.000024702047,0.0008165161,0.00010308198,0.0000928274,0.00013390898],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017336376,0.00059927395,0.00010193103,0.00019839521,0.00008597497,0.000009491882,0.0022482907,0.003344622,0.40106788,0.16492048,0.2492752,0.17797512],"study_design_scores_gemma":[0.00034804098,0.00025455162,0.00020992235,0.00012141936,0.000009090542,0.000021942995,0.0000150583855,0.55784625,0.417289,0.021004437,0.0024164368,0.00046389093],"about_ca_topic_score_codex":0.00019894906,"about_ca_topic_score_gemma":0.000019139892,"teacher_disagreement_score":0.5545016,"about_ca_system_score_codex":0.00012376149,"about_ca_system_score_gemma":0.000044953245,"threshold_uncertainty_score":0.6821454},"labels":[],"label_agreement":null},{"id":"W2065950232","doi":"10.1109/socpar.2010.5685969","title":"Mapping loops onto Coarse-Grained Reconfigurable Architectures using Particle Swarm Optimization","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Parallel computing; Computer science; Scheduling (production processes); Particle swarm optimization; Loop unrolling; Modulo; Exploit; Algorithm; Mathematical optimization; Mathematics; Compiler","score_opus":0.02763243998746064,"score_gpt":0.26154678734414355,"score_spread":0.2339143473566829,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2065950232","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07568305,0.000019962412,0.91284233,0.00030597718,0.00032557957,0.00033276182,6.049539e-7,0.0010146773,0.009475059],"genre_scores_gemma":[0.53793985,7.905669e-7,0.46137577,0.00019701353,0.00005572051,0.000015421841,7.4534086e-7,0.000012202446,0.0004025022],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99844676,0.0001138292,0.00036277686,0.00043397164,0.00025366267,0.00038899394],"domain_scores_gemma":[0.99870944,0.00010525653,0.0001382252,0.00078367844,0.00013198011,0.00013140273],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006627397,0.00017579715,0.00019952474,0.0001398162,0.00017757798,0.00029475172,0.0007381821,0.00011654626,0.00009380662],"category_scores_gemma":[0.00011142932,0.00015832913,0.00006498758,0.00045901578,0.000048302445,0.00047722217,0.000090095,0.00023925545,0.00002299665],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009053593,0.00010362664,0.000557594,0.00004731831,0.000035743557,0.000021090664,0.0029821505,0.060481057,0.8690446,0.049155056,0.0011333402,0.016429363],"study_design_scores_gemma":[0.00014209552,0.000031220294,0.00002717198,0.000023108736,0.0000022211893,0.000054363587,0.000044523935,0.7626571,0.2332975,0.0030702078,0.00044961076,0.00020085486],"about_ca_topic_score_codex":0.0003878991,"about_ca_topic_score_gemma":0.00013741676,"teacher_disagreement_score":0.70217603,"about_ca_system_score_codex":0.000043029995,"about_ca_system_score_gemma":0.00008125617,"threshold_uncertainty_score":0.6456474},"labels":[],"label_agreement":null},{"id":"W2069180014","doi":"10.1109/ccece.2008.4564641","title":"Fast FPGA-based area and latency estimation for a novel hardware/software partitioning scheme","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Field-programmable gate array; Design space exploration; Computer science; Stratix; Latency (audio); Context (archaeology); Embedded system; Computer hardware; Software; Context switch; Parallel computing; Computer engineering","score_opus":0.032594643174388704,"score_gpt":0.21280517246181926,"score_spread":0.18021052928743056,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2069180014","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018116321,0.000057114154,0.9800629,0.000541695,0.00008088559,0.00048764647,0.000010702895,0.0004914149,0.00015129328],"genre_scores_gemma":[0.7465573,0.000013480937,0.2529345,0.00022981231,0.000050307375,0.00016077727,0.000007438047,0.000018825009,0.000027548094],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99804777,0.000007245914,0.00033472208,0.000705245,0.00023713136,0.0006678715],"domain_scores_gemma":[0.9986044,0.00010818556,0.00010492581,0.00017394515,0.00045299102,0.0005555319],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00017379002,0.0003527382,0.0003627951,0.0004640866,0.00031857385,0.0004947552,0.00045941235,0.00017742398,0.0000044751396],"category_scores_gemma":[0.000121146586,0.00036771825,0.00005137425,0.00042817023,0.00006037056,0.0005562006,0.00006112661,0.00030628595,0.0000027650801],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004782959,0.00016961501,0.005976282,0.0007006813,0.000113110844,0.0000694836,0.0027657317,0.001844356,0.011432544,0.84075916,0.0020029868,0.13411823],"study_design_scores_gemma":[0.00038984214,0.00034874078,0.0016897008,0.00028800007,0.0000067672795,0.00010147947,0.0000046924115,0.9936184,0.0016149237,0.0012180095,0.00026634097,0.00045306428],"about_ca_topic_score_codex":0.00053447485,"about_ca_topic_score_gemma":0.00009556023,"teacher_disagreement_score":0.9917741,"about_ca_system_score_codex":0.00014878922,"about_ca_system_score_gemma":0.00050181383,"threshold_uncertainty_score":0.99987745},"labels":[],"label_agreement":null},{"id":"W2071189607","doi":"10.1109/fpl.2014.6927490","title":"Modulo SDC scheduling with recurrence minimization in high-level synthesis","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":91,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Modulo; Computer science; Scheduling (production processes); Software pipelining; High-level synthesis; Backtracking; Parallel computing; Algorithm; Mathematical optimization; Embedded system; Mathematics; Field-programmable gate array","score_opus":0.025589498239051527,"score_gpt":0.23681468747592085,"score_spread":0.21122518923686934,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2071189607","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015836408,0.000013177807,0.9800072,0.00033727757,0.00008105198,0.00018916777,5.43908e-7,0.00041140415,0.0031237782],"genre_scores_gemma":[0.54025763,0.0000024383166,0.4595399,0.000058189766,0.000017111064,0.00004135386,3.7337304e-7,0.0000064377255,0.00007660063],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986028,0.00019411207,0.00026713323,0.00042909125,0.0002709287,0.00023595401],"domain_scores_gemma":[0.99885243,0.00026899655,0.00010467435,0.000621302,0.000094904215,0.000057702564],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006372045,0.00014004776,0.00019867493,0.00020738928,0.000046015368,0.000115774084,0.00072441075,0.0000778431,0.000009239754],"category_scores_gemma":[0.00022623257,0.000112576796,0.000019431984,0.0005535034,0.000026757383,0.00057196454,0.000097630465,0.00010218095,0.000029356823],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025463527,0.00021468604,0.013625986,0.00015357193,0.000024581544,0.000019608327,0.0013080145,0.007291193,0.003944251,0.7492123,0.0011735513,0.22300676],"study_design_scores_gemma":[0.0003168615,0.00016542194,0.0052460944,0.00052222627,0.0000053108147,0.000021872826,0.000039438975,0.8960213,0.08742511,0.009469376,0.00022810377,0.0005388916],"about_ca_topic_score_codex":0.0001734743,"about_ca_topic_score_gemma":0.0000895646,"teacher_disagreement_score":0.8887301,"about_ca_system_score_codex":0.000055799228,"about_ca_system_score_gemma":0.00004664384,"threshold_uncertainty_score":0.45907485},"labels":[],"label_agreement":null},{"id":"W2071237670","doi":"10.2298/fuee1402235s","title":"Execution time - area tradeoff in gausing residual load decoder: Integrated exploration of chaining based schedule and allocation in HLS for hardware accelerators","year":2014,"lang":"en","type":"article","venue":"Facta universitatis - series Electronics and Energetics","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Science and Engineering Research Board; Natural Sciences and Engineering Research Council of Canada; CMC Microsystems; Ontario Innovation Trust","keywords":"Chaining; Design space exploration; Computer science; High-level synthesis; Schedule; Heuristics; Multiplexer; Scheduling (production processes); Residual; Latency (audio); Execution time; Genetic algorithm; Parallel computing; Field-programmable gate array; Embedded system; Computer engineering; Real-time computing; Multiplexing; Mathematical optimization; Algorithm; Mathematics","score_opus":0.018702553592167385,"score_gpt":0.2252286630239944,"score_spread":0.20652610943182703,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2071237670","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33609653,0.00020186203,0.66288465,0.00042699216,0.000025758934,0.00022554821,0.000007261923,0.000056255885,0.00007513788],"genre_scores_gemma":[0.9385913,0.00015400161,0.06111757,0.00002688426,0.0000060587254,0.000009382827,0.00004983723,0.000010680955,0.000034256736],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99898297,0.00012704503,0.00025086445,0.0002744425,0.00013560266,0.0002290974],"domain_scores_gemma":[0.9993738,0.0001420191,0.00014026107,0.00015824576,0.00014560492,0.000040095347],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043420526,0.00013836315,0.00021365291,0.00026399075,0.00007978209,0.00006952801,0.00015454653,0.00011258514,0.0000011387112],"category_scores_gemma":[0.00009616785,0.00015594304,0.000017329041,0.00033219668,0.00004080572,0.00103892,0.000039483508,0.000103252445,9.1790334e-8],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006286325,0.00028628722,0.0031201646,0.00060058915,0.00010122854,0.0000143503385,0.030115345,0.022911698,0.37595418,0.5091191,0.0015181486,0.055630304],"study_design_scores_gemma":[0.001172731,0.0010495521,0.00031786997,0.00024193396,0.000016510125,0.0000040852296,0.0013357771,0.8350247,0.1508196,0.007592679,0.002049212,0.00037534916],"about_ca_topic_score_codex":0.00006785979,"about_ca_topic_score_gemma":0.00054480665,"teacher_disagreement_score":0.812113,"about_ca_system_score_codex":0.00020833076,"about_ca_system_score_gemma":0.00019724881,"threshold_uncertainty_score":0.63591725},"labels":[],"label_agreement":null},{"id":"W2072367650","doi":"10.1109/fpl.2014.6927498","title":"Effective FPGA debug for high-level synthesis generated circuits","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Field-programmable gate array; Computer science; High-level synthesis; Embedded system; Software; Background debug mode interface; Computer architecture; Source code; Time to market; Code (set theory); Operating system; Programming language; Set (abstract data type)","score_opus":0.02861649710753675,"score_gpt":0.25233035265921994,"score_spread":0.2237138555516832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2072367650","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003252224,0.000019831965,0.9892613,0.00021367622,0.00028527583,0.0009401376,0.000004930053,0.0012350475,0.0047875233],"genre_scores_gemma":[0.8143426,9.866069e-7,0.18372208,0.000318687,0.0001239683,0.0007982805,0.0000013688814,0.000020316213,0.0006716782],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998347,0.0002917216,0.00026520592,0.00053140067,0.00021873834,0.00034593657],"domain_scores_gemma":[0.99757415,0.0012435737,0.000103759914,0.0007499581,0.00023009996,0.00009846898],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009881058,0.00019669585,0.00029980906,0.00014261756,0.0001252001,0.00015369171,0.00092169136,0.00013208967,0.00001160335],"category_scores_gemma":[0.0004644858,0.00016461722,0.00008208151,0.00029216372,0.000026381396,0.0003214298,0.00011416117,0.00007222337,0.0000776512],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000052054183,0.000075415956,0.00008923574,0.00008406407,0.000071439485,0.0000032557657,0.00022693834,0.000023581477,0.08632928,0.43348953,0.02338164,0.45622042],"study_design_scores_gemma":[0.00022817426,0.00018700286,0.0007628816,0.00004364483,0.000011420806,0.000011649362,0.0000034726627,0.03590916,0.9425793,0.018509535,0.0014295548,0.00032417596],"about_ca_topic_score_codex":0.00011215495,"about_ca_topic_score_gemma":0.000021338512,"teacher_disagreement_score":0.85625005,"about_ca_system_score_codex":0.00008180055,"about_ca_system_score_gemma":0.000038055507,"threshold_uncertainty_score":0.67128956},"labels":[],"label_agreement":null},{"id":"W2074393105","doi":"10.1109/fpt.2012.6412154","title":"SimXMD: Integrated debugging of C code and hardware components","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugger; Debugging; Computer science; MicroBlaze; Embedded system; ModelSim; Field-programmable gate array; Modular design; Microprocessor; Background debug mode interface; Microcontroller; Computer hardware; Operating system; Computer architecture; VHDL","score_opus":0.03758378125340331,"score_gpt":0.2684344810990228,"score_spread":0.23085069984561948,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2074393105","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040959533,0.000262901,0.95385164,0.00006616617,0.00011506457,0.0001515935,0.00000231935,0.00051227765,0.004078487],"genre_scores_gemma":[0.8723986,0.0000042649144,0.1272798,0.00007716086,0.000013418963,0.0000061057062,0.000001302848,0.0000057131538,0.00021364799],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99921304,0.0000805217,0.00020647334,0.00014495036,0.00015468599,0.00020034611],"domain_scores_gemma":[0.9993641,0.000078177945,0.0000776945,0.0003246739,0.000068534246,0.000086856635],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036733248,0.00009230347,0.00016263698,0.000092128,0.000032989577,0.00003474753,0.00036783982,0.000047815025,0.000011201279],"category_scores_gemma":[0.0000277536,0.00007338274,0.000023502833,0.00016793463,0.0000329671,0.0004916858,0.0001768804,0.00006789728,0.000010552788],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019841076,0.0004311819,0.16936144,0.00033614624,0.00015201187,0.000014338274,0.008128329,0.000008436018,0.38459975,0.29373866,0.030486377,0.112723485],"study_design_scores_gemma":[0.0009229899,0.00020851062,0.029966986,0.0005378447,0.000028799974,0.0001899958,0.00034507294,0.23807253,0.6999525,0.004368141,0.024389304,0.0010173616],"about_ca_topic_score_codex":0.00011443685,"about_ca_topic_score_gemma":0.0000062004256,"teacher_disagreement_score":0.8314391,"about_ca_system_score_codex":0.000021101989,"about_ca_system_score_gemma":0.000013820167,"threshold_uncertainty_score":0.29924613},"labels":[],"label_agreement":null},{"id":"W2077678195","doi":"10.1145/1924421.1924437","title":"Returning control to the programmer","year":2011,"lang":"en","type":"article","venue":"Communications of the ACM","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Programmer; Computer science; Control (management); Programming language; Operating system; Artificial intelligence","score_opus":0.1090633888254159,"score_gpt":0.30003633065696406,"score_spread":0.19097294183154817,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077678195","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006255391,0.0026627134,0.6102418,0.31138057,0.000545893,0.004498398,0.000007895096,0.0010699381,0.06333746],"genre_scores_gemma":[0.637086,0.0000063324337,0.362309,0.0003938641,0.0000060799875,0.000111711684,1.2531375e-7,0.000003944722,0.000082983745],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99904424,0.00039499305,0.00020822942,0.00010463735,0.00013167516,0.0001162179],"domain_scores_gemma":[0.9553363,0.0002483953,0.00014523153,0.04411135,0.00013205694,0.00002667486],"candidate_categories":["open_science"],"consensus_categories":["open_science"],"category_scores_codex":[0.000861667,0.000061502906,0.000091416056,0.000036407986,0.00023101126,0.00003522134,0.066690885,0.000029491324,0.0000027350773],"category_scores_gemma":[0.0027364097,0.000034216348,0.00006649215,0.00037949387,0.000113288,0.00011488209,0.016496949,0.0001585211,0.000034926303],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000149132,0.00038186257,0.011076322,0.000027708897,0.00015945482,5.081289e-7,0.042158708,0.000014343584,0.014168546,0.6830614,0.19647059,0.05246559],"study_design_scores_gemma":[0.0007158502,0.00036430033,0.03594361,0.00047785763,0.00009310865,0.00005885564,0.00082639116,0.0116400905,0.08704434,0.5793499,0.28278357,0.00070214964],"about_ca_topic_score_codex":0.00011039723,"about_ca_topic_score_gemma":0.000031260966,"teacher_disagreement_score":0.6308306,"about_ca_system_score_codex":0.000018016983,"about_ca_system_score_gemma":0.000031298434,"threshold_uncertainty_score":0.99145746},"labels":[],"label_agreement":null},{"id":"W2083941582","doi":"10.1145/513829.513844","title":"Automatic formal verification for scheduled VLIW code","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Very long instruction word; Computer science; Compiler; Parallel computing; Code generation; Instruction-level parallelism; Parallelism (grammar); Code (set theory); Software pipelining; Computer architecture; Programming language; Operating system; Key (lock)","score_opus":0.049444180709330085,"score_gpt":0.2727307889752721,"score_spread":0.223286608265942,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2083941582","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028294944,0.000042889427,0.98557323,0.0004914956,0.000116372605,0.0005497197,0.0000010925853,0.0014116117,0.008984065],"genre_scores_gemma":[0.53389883,0.0000020222435,0.46479765,0.00014786767,0.000025200548,0.00016309107,9.043451e-7,0.0000063953607,0.00095805404],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990906,0.000036606092,0.0002485511,0.0002275032,0.00015985458,0.00023689776],"domain_scores_gemma":[0.99911994,0.00008136709,0.00008428446,0.0005841934,0.00007885447,0.000051383417],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037661422,0.000091241374,0.00011913156,0.000081420134,0.00009291149,0.00011656307,0.0006346972,0.00006309532,0.0000717152],"category_scores_gemma":[0.000050167488,0.00008041184,0.000053520012,0.00017948926,0.000014858108,0.0008161638,0.000056591743,0.000044301894,0.00016750164],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015763145,0.00009504453,0.000053866053,0.00010307877,0.000017031309,0.0000015331663,0.0008136723,0.0000071129502,0.0088869035,0.8209409,0.03530761,0.13377166],"study_design_scores_gemma":[0.00019400078,0.000084299696,0.00008097848,0.000015256484,0.0000026027583,0.000011267123,0.000011388009,0.96335006,0.027824812,0.0044355663,0.0038628508,0.00012693604],"about_ca_topic_score_codex":0.000003925993,"about_ca_topic_score_gemma":0.0000024384176,"teacher_disagreement_score":0.9633429,"about_ca_system_score_codex":0.00004343144,"about_ca_system_score_gemma":0.000011679228,"threshold_uncertainty_score":0.32790995},"labels":[],"label_agreement":null},{"id":"W2087022298","doi":"10.1145/584417.584422","title":"Practical implementations of embedded software using the Ravenscar Profile","year":2002,"lang":"en","type":"article","venue":"ACM SIGAda Ada Letters","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"National Research Council Canada","funders":"","keywords":"Computer science; Implementation; Software; Programming language","score_opus":0.0949414484074329,"score_gpt":0.33756564262957756,"score_spread":0.24262419422214465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087022298","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04190495,0.000051868203,0.94505197,0.011673255,0.00021621492,0.00064233266,0.000009119898,0.00030561327,0.00014468354],"genre_scores_gemma":[0.4020033,0.0000025477718,0.59557384,0.0022460874,0.00006806885,0.00004994975,0.000002146175,0.000017876164,0.000036222074],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980352,0.00028583978,0.00045287315,0.0003426815,0.0005331686,0.000350259],"domain_scores_gemma":[0.9972387,0.0007894696,0.0002939307,0.0015104598,0.000102340506,0.000065107066],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004238128,0.00017338058,0.00021152174,0.00010185789,0.00019248495,0.00010938582,0.0013354945,0.00005660099,0.00010574069],"category_scores_gemma":[0.00046673487,0.00013595949,0.00010729505,0.00045575073,0.00010984072,0.00057627464,0.00039434308,0.00021178635,0.000022252687],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010383098,0.00020632075,0.0030650413,0.00014775645,0.00022807499,0.0001775211,0.009358037,0.00022750346,0.4169507,0.014576043,0.5487863,0.0062663318],"study_design_scores_gemma":[0.0026449163,0.00068303087,0.001968439,0.0006054786,0.00031332232,0.0014076147,0.003101064,0.13383663,0.82573587,0.008535369,0.018442499,0.0027257833],"about_ca_topic_score_codex":0.00010411188,"about_ca_topic_score_gemma":0.000006838592,"teacher_disagreement_score":0.5303438,"about_ca_system_score_codex":0.00007942988,"about_ca_system_score_gemma":0.000048038044,"threshold_uncertainty_score":0.5544267},"labels":[],"label_agreement":null},{"id":"W2087702998","doi":"10.1007/s10009-002-0087-0","title":"A framework for superscalar microprocessor correctness statements","year":2003,"lang":"en","type":"article","venue":"International Journal on Software Tools for Technology Transfer","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":35,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada; University of Pennsylvania","keywords":"Correctness; Computer science; Superscalar; Theory of computation; Implementation; Microprocessor; Parameterized complexity; Programming language; Set (abstract data type); Parallel computing; Variety (cybernetics); Formal verification; Instruction set; Computer architecture; Embedded system; Algorithm; Artificial intelligence","score_opus":0.04298718330889807,"score_gpt":0.355705237261135,"score_spread":0.31271805395223695,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2087702998","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01139543,0.0001434196,0.982479,0.0020795031,0.0021747092,0.00083997694,0.000081016646,0.0007520178,0.000054968918],"genre_scores_gemma":[0.35738766,0.00005421789,0.64060354,0.0010305457,0.000113164046,0.0005793018,0.000009273597,0.00005024307,0.0001720685],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99782217,0.00005988259,0.0006432447,0.0004960765,0.00049519987,0.00048342661],"domain_scores_gemma":[0.9976476,0.000623626,0.00012119591,0.000395756,0.0011137647,0.00009808412],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00069248816,0.0002837248,0.00033564813,0.00066166866,0.00021685894,0.00044870455,0.002191155,0.0004178885,0.000026693711],"category_scores_gemma":[0.0014725915,0.00025689654,0.0002664334,0.00032597507,0.0000873231,0.0010263685,0.000035143654,0.00052357576,0.000016810805],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018289447,0.00030300338,0.0005198765,0.00004009514,0.00035021646,0.00005925225,0.00027706628,0.000034426623,0.002912352,0.9192097,0.0018939874,0.074217126],"study_design_scores_gemma":[0.0026393866,0.0012256699,0.000022438042,0.00043404597,0.00003280343,0.0008812361,0.00012953268,0.00025643493,0.24047764,0.6413426,0.11196221,0.00059602363],"about_ca_topic_score_codex":6.217961e-7,"about_ca_topic_score_gemma":0.0000013655462,"teacher_disagreement_score":0.34599224,"about_ca_system_score_codex":0.00023918279,"about_ca_system_score_gemma":0.00016566765,"threshold_uncertainty_score":0.9999883},"labels":[],"label_agreement":null},{"id":"W2088153552","doi":"10.1504/ijes.2010.039022","title":"A framework of embedded reconfigurable systems based on re-locatable virtual components","year":2010,"lang":"en","type":"article","venue":"International Journal of Embedded Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Embedded system; Overhead (engineering); Field-programmable gate array; Task (project management); Component (thermodynamics); Virtual machine; Field (mathematics); Computer architecture; Distributed computing; Operating system; Systems engineering; Engineering","score_opus":0.02850426670051684,"score_gpt":0.29852512292454636,"score_spread":0.2700208562240295,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2088153552","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06526299,0.0004594906,0.8880393,0.0004859137,0.031649966,0.0010023152,0.00006260693,0.00029042794,0.012746981],"genre_scores_gemma":[0.9825124,0.0000099779845,0.015655318,0.00015423298,0.0010985297,0.00004347698,0.000007869615,0.00005321047,0.00046496297],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9929068,0.0007713388,0.0025388817,0.0005493418,0.002737957,0.000495668],"domain_scores_gemma":[0.99096584,0.0015107924,0.003031155,0.0013958304,0.002762458,0.00033392006],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0043767523,0.00045561622,0.0010825553,0.0011864183,0.00010577079,0.0006644468,0.0045690536,0.0004547271,0.000058415957],"category_scores_gemma":[0.0011193651,0.00040011504,0.00040102427,0.0005314446,0.00012158204,0.0010853611,0.00013987647,0.0012529945,0.00006628538],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009878589,0.0024305964,0.0014600724,0.00044967886,0.0013669452,0.0010283962,0.0035440547,0.0796995,0.45314562,0.41956854,0.034050576,0.0022681663],"study_design_scores_gemma":[0.0038682392,0.0026782202,0.00024014912,0.008102816,0.00007829703,0.0021034263,0.0014164287,0.83547455,0.12541583,0.0034192791,0.015787503,0.0014152607],"about_ca_topic_score_codex":0.00021295424,"about_ca_topic_score_gemma":0.000005449326,"teacher_disagreement_score":0.91724944,"about_ca_system_score_codex":0.0002672196,"about_ca_system_score_gemma":0.00047293963,"threshold_uncertainty_score":0.9998451},"labels":[],"label_agreement":null},{"id":"W2089729293","doi":"10.1109/rsp.2014.6966897","title":"DRAC: a dynamically reconfigurable active L1 cache model for hybrid prototyping of multicore embedded systems","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Fonds de recherche du Québec – Nature et technologies","keywords":"Emulation; Computer science; Multi-core processor; Cache; Memory hierarchy; Embedded system; Rapid prototyping; Virtual prototyping; Field-programmable gate array; Kernel (algebra); CPU cache; Computer architecture; Parallel computing; Simulation; Engineering","score_opus":0.026209491287218094,"score_gpt":0.26735024040415334,"score_spread":0.24114074911693525,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089729293","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0040711374,0.000029485696,0.983114,0.00008303175,0.00015089822,0.0038570934,0.000013858894,0.0006450571,0.008035452],"genre_scores_gemma":[0.77138495,0.0000017984005,0.22604276,0.00006303959,0.000036728565,0.0012628019,0.000004482306,0.000028925957,0.0011744905],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99762905,0.00025028765,0.0007058525,0.00063624926,0.00032481717,0.00045375284],"domain_scores_gemma":[0.9974101,0.000478671,0.00041533908,0.0010577015,0.00051166286,0.00012648272],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013774368,0.0002640075,0.0005564551,0.00017567616,0.000103490456,0.00013632,0.0011929085,0.00013622998,0.0000029748087],"category_scores_gemma":[0.00032212742,0.0002283464,0.0001578751,0.00020323788,0.00005292787,0.0006143146,0.00009558917,0.00016470131,0.000006739007],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002002763,0.00038376352,0.000042941894,0.0016492737,0.00020709704,0.0000048489146,0.0043646516,0.014414766,0.13330667,0.7659094,0.0027369724,0.07677938],"study_design_scores_gemma":[0.0003858674,0.00017414874,0.000007692851,0.00019248428,0.000009652401,0.000018355404,0.000057170197,0.915678,0.07668087,0.00636699,0.0001658498,0.00026289522],"about_ca_topic_score_codex":0.00016758821,"about_ca_topic_score_gemma":0.00001981692,"teacher_disagreement_score":0.90126324,"about_ca_system_score_codex":0.00012990304,"about_ca_system_score_gemma":0.00014619676,"threshold_uncertainty_score":0.93116957},"labels":[],"label_agreement":null},{"id":"W2092421293","doi":"10.1145/360276.360331","title":"The case for registered routing switches in field programmable gate arrays","year":2001,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Bottleneck; Interconnection; Routing (electronic design automation); Field-programmable gate array; Computer science; Electronic circuit; Resistive touchscreen; Capacitive sensing; Electronic engineering; Gate array; SIGNAL (programming language); Electrical engineering; Embedded system; Engineering; Telecommunications","score_opus":0.06825746022045741,"score_gpt":0.31386263101103434,"score_spread":0.24560517079057692,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2092421293","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006516356,0.0000724973,0.98035526,0.002144533,0.00011332137,0.0008189724,1.4597686e-7,0.00044062582,0.009538269],"genre_scores_gemma":[0.8759162,0.000010496755,0.12015944,0.00023168448,0.000050078117,0.00028256368,2.1747108e-7,0.000009331435,0.0033400164],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988293,0.00005925239,0.00032721765,0.0002975267,0.00009846166,0.00038823104],"domain_scores_gemma":[0.99857545,0.00049615843,0.0001101396,0.0007112847,0.00006204424,0.00004491384],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012723523,0.00010879087,0.0001299385,0.00005083209,0.00019616947,0.000340606,0.0006704539,0.00006572584,0.0000016146579],"category_scores_gemma":[0.00019935507,0.00007319296,0.000056522687,0.00028636606,0.000017098146,0.00028996586,0.00011429191,0.0001013637,0.0000060449906],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000074951495,0.00014462472,0.0034795275,0.000119290795,0.000041131178,0.0023071899,0.004412588,0.0000628873,0.0028856394,0.37464833,0.017257188,0.59456664],"study_design_scores_gemma":[0.0017930205,0.0011497732,0.00007800871,0.00036767553,0.00001351864,0.007340012,0.0026189256,0.65161407,0.10471727,0.14059709,0.088467814,0.0012428428],"about_ca_topic_score_codex":0.0006967456,"about_ca_topic_score_gemma":0.0019880522,"teacher_disagreement_score":0.8693998,"about_ca_system_score_codex":0.000042756612,"about_ca_system_score_gemma":0.000033238364,"threshold_uncertainty_score":0.32844713},"labels":[],"label_agreement":null},{"id":"W2093643762","doi":"10.1109/icecs.2005.4633600","title":"On the formal verification of a SystemC Packet switch model","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Programming language; Reachability; Model checking; Formal verification; Finite-state machine; Code (set theory); Abstract state machines; Semantics (computer science); Representation (politics); Formal methods; Embedded system; Theoretical computer science","score_opus":0.02834060801518218,"score_gpt":0.2507440738801535,"score_spread":0.22240346586497134,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2093643762","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013382948,0.000015979476,0.9508451,0.00088483444,0.000027472635,0.00028766962,7.8142347e-7,0.00024079371,0.034314375],"genre_scores_gemma":[0.9463814,0.000001775577,0.05273808,0.0002614885,0.000019311366,0.00004795304,2.9755174e-7,0.0000047724006,0.0005449178],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99911845,0.00006679064,0.0002500332,0.00016148537,0.00025939333,0.0001438491],"domain_scores_gemma":[0.99888915,0.000096458745,0.000112521404,0.000799604,0.00007691941,0.000025371824],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007021991,0.0000768963,0.00010316441,0.000054187247,0.000050830058,0.000041065246,0.00075834506,0.00004640222,0.0000058649757],"category_scores_gemma":[0.000023697165,0.00004628193,0.00004289958,0.00015681561,0.000015613217,0.0004111286,0.00006959852,0.00006389828,0.00005186743],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000022654478,0.000022359942,0.0000056763506,0.000013318115,0.0000037067,1.2367106e-7,0.00043573973,0.0004285695,0.0049573756,0.9860053,0.005536664,0.00258888],"study_design_scores_gemma":[0.000057977806,0.000050443177,0.000014122438,0.000034585442,0.0000014485221,0.000004721604,0.0000333962,0.8997933,0.09159783,0.008194408,0.00014855042,0.00006919226],"about_ca_topic_score_codex":0.000013507255,"about_ca_topic_score_gemma":0.0000059878616,"teacher_disagreement_score":0.9778109,"about_ca_system_score_codex":0.000042332274,"about_ca_system_score_gemma":0.00003637043,"threshold_uncertainty_score":0.18873224},"labels":[],"label_agreement":null},{"id":"W2093994565","doi":"10.1145/1723112.1723122","title":"Efficient multi-ported memories for FPGAs","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":129,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Porting; Computer science; Stratix; Field-programmable gate array; Block (permutation group theory); Reduction (mathematics); Embedded system; Parallel computing; Computer hardware; Operating system; Software; Mathematics","score_opus":0.025660979071148213,"score_gpt":0.2918412105642328,"score_spread":0.26618023149308456,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2093994565","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012462282,0.000010106364,0.9811232,0.00028161623,0.00074937026,0.00057140173,0.0000014731429,0.001186304,0.003614232],"genre_scores_gemma":[0.47180557,1.402188e-7,0.52666175,0.00010130796,0.00004454159,0.000086969965,6.004672e-7,0.000007204383,0.0012919307],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99901134,0.000022274868,0.00022425772,0.00032732144,0.0001695068,0.00024531034],"domain_scores_gemma":[0.9988477,0.00011350536,0.000072575785,0.0007163173,0.00017110995,0.00007876109],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005375804,0.00011583898,0.00013999344,0.00008496085,0.00009178487,0.00011323247,0.0007701836,0.00008757583,0.000017352993],"category_scores_gemma":[0.00011573618,0.00009294577,0.000067821224,0.00018047131,0.00003973095,0.00009298301,0.00012150712,0.00011168516,0.000034189245],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000064229243,0.0002605772,0.00029733902,0.00006391036,0.000027632681,0.000011890754,0.0015355613,0.00008953282,0.26549613,0.69497335,0.0172383,0.019999383],"study_design_scores_gemma":[0.00039155406,0.00007348126,0.00028932086,0.000011026539,0.00000403455,0.000028394312,0.000029351497,0.58135116,0.40580586,0.0031254843,0.0086107,0.00027961005],"about_ca_topic_score_codex":0.000024962023,"about_ca_topic_score_gemma":0.000056254645,"teacher_disagreement_score":0.69184786,"about_ca_system_score_codex":0.000013504231,"about_ca_system_score_gemma":0.000048902206,"threshold_uncertainty_score":0.37902182},"labels":[],"label_agreement":null},{"id":"W2094966716","doi":"10.1145/2145694.2145733","title":"FCache","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Semaphore; Cache; Field-programmable gate array; Synchronization (alternating current); Embedded system; Overhead (engineering); Shared memory; Computer architecture; Multiprocessing; Parallel computing; Operating system; Computer network","score_opus":0.026988416668247424,"score_gpt":0.26484095911417666,"score_spread":0.23785254244592924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094966716","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00060662546,0.000087085275,0.8342919,0.00014347509,0.00014684418,0.00004969549,3.0681914e-8,0.00069377734,0.16398062],"genre_scores_gemma":[0.7604185,7.362899e-7,0.23749611,0.00026340334,0.000060743943,0.000008030596,5.5707826e-8,0.0000024197661,0.0017500249],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995327,0.000034632783,0.00007491991,0.00007832774,0.000101722886,0.00017772216],"domain_scores_gemma":[0.99950635,0.000026341708,0.000017806069,0.00036953454,0.000015454054,0.000064485],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032669693,0.000042569598,0.00004766819,0.000033122516,0.00002098743,0.000032822874,0.000419263,0.000027719474,0.00003218696],"category_scores_gemma":[0.00001085792,0.00003292978,0.000020055068,0.00011634115,0.0000064906194,0.0005575734,0.00009839904,0.000035806297,0.00043941214],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.0098449e-7,0.000019999441,0.0022721991,0.0000024786648,0.000002312436,5.9277136e-7,0.00038870744,6.874777e-8,0.0028416142,0.95475227,0.029418966,0.010300703],"study_design_scores_gemma":[0.0002562,0.00012194819,0.0083146375,0.0000264878,0.000005142382,0.00020821266,0.00009472701,0.007820249,0.5995526,0.03417869,0.34858495,0.000836196],"about_ca_topic_score_codex":0.000008998427,"about_ca_topic_score_gemma":3.3312202e-7,"teacher_disagreement_score":0.9205736,"about_ca_system_score_codex":0.000014163439,"about_ca_system_score_gemma":0.0000069098,"threshold_uncertainty_score":0.56479007},"labels":[],"label_agreement":null},{"id":"W2095651897","doi":"10.1109/pacrim.1991.160836","title":"Systolic array implementation of 2-D finite memory filters","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Parallel computing","score_opus":0.030709978363890382,"score_gpt":0.2748174004967162,"score_spread":0.24410742213282582,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095651897","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003842377,0.000066937166,0.969504,0.00024570225,0.00012450866,0.00024581674,0.0000016588745,0.00037300118,0.025596019],"genre_scores_gemma":[0.9225407,0.000007730849,0.07637645,0.00018394085,0.000020510564,0.000026508165,6.8981865e-7,0.0000059119457,0.00083751045],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99904895,0.000081221915,0.000298048,0.00019504123,0.00021944389,0.00015727762],"domain_scores_gemma":[0.9991928,0.000082383005,0.00012979782,0.00049623515,0.000057234036,0.000041552878],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023382095,0.0000849435,0.00013530171,0.0001365465,0.000029954865,0.00003486825,0.00052293274,0.000034211178,0.00027852607],"category_scores_gemma":[0.000011273069,0.0000764611,0.000050393915,0.00025457353,0.000019187952,0.00035402487,0.000050297596,0.00004329811,0.00007675113],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003985922,0.00023665991,0.0027645808,0.00045846566,0.00014479784,0.000038041882,0.023417521,0.000117155236,0.34039938,0.19821051,0.17420338,0.2600055],"study_design_scores_gemma":[0.00040925556,0.00022861145,0.000486046,0.000057647823,0.000007805868,0.000030613348,0.000571659,0.015563743,0.9783757,0.0019386393,0.0020056774,0.00032464345],"about_ca_topic_score_codex":0.00016125178,"about_ca_topic_score_gemma":0.000015928374,"teacher_disagreement_score":0.9186984,"about_ca_system_score_codex":0.000031963133,"about_ca_system_score_gemma":0.000010684274,"threshold_uncertainty_score":0.31179932},"labels":[],"label_agreement":null},{"id":"W2096081777","doi":"10.1109/fccm.2011.25","title":"Towards Synthesis-Free JIT Compilation to Commodity FPGAs","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Overlay; Field-programmable gate array; Reconfigurability; Benchmark (surveying); Embedded system; Compiler; Code (set theory); Parallel computing; Key (lock); Computer architecture; Set (abstract data type); Operating system; Programming language","score_opus":0.07867255531605477,"score_gpt":0.2661689578879012,"score_spread":0.1874964025718464,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096081777","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016027318,0.000008180818,0.83080596,0.00053854333,0.00017206877,0.0002963357,0.000005238761,0.0011382638,0.16543268],"genre_scores_gemma":[0.5936871,7.180525e-7,0.4055636,0.0003985181,0.00003170225,0.000056839417,5.4467444e-7,0.000008362323,0.0002525769],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99860454,0.00015727556,0.0002812053,0.0003689123,0.00033096023,0.00025708237],"domain_scores_gemma":[0.99792665,0.00009536292,0.00007543393,0.0016285623,0.00012428558,0.00014970568],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069999456,0.00014973877,0.00020891013,0.00014939194,0.00008455549,0.00009269632,0.0021736363,0.00008328671,0.00012657455],"category_scores_gemma":[0.0001529143,0.00013201691,0.00006156014,0.00032539305,0.000025976718,0.00048647472,0.0006108722,0.00009228181,0.00033272704],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013844863,0.00016894982,0.0014616554,0.0000319543,0.000026663782,0.000020861964,0.0032678766,0.0000065564186,0.0023179802,0.82037216,0.12036181,0.051949665],"study_design_scores_gemma":[0.00034582606,0.0004669738,0.03294754,0.00015197786,0.00001891551,0.000068732974,0.00009306516,0.021645317,0.7485094,0.17851485,0.016086532,0.0011508701],"about_ca_topic_score_codex":0.00041219825,"about_ca_topic_score_gemma":0.00008189489,"teacher_disagreement_score":0.74619144,"about_ca_system_score_codex":0.00007577803,"about_ca_system_score_gemma":0.00004372493,"threshold_uncertainty_score":0.53834933},"labels":[],"label_agreement":null},{"id":"W2097182827","doi":"10.1109/icecs.1999.813391","title":"New custom computing machine dedicated to fast dynamic configuration applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Reduced instruction set computing; Field-programmable gate array; VHDL; Embedded system; Computer architecture; Programmable logic device; Interface (matter); Instruction set; Computer hardware; Operating system","score_opus":0.009931836207824845,"score_gpt":0.26970439502302723,"score_spread":0.2597725588152024,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097182827","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000111601265,0.000052392268,0.96909034,0.00059399585,0.000079294725,0.00071477704,8.505622e-7,0.0011817251,0.028175002],"genre_scores_gemma":[0.49392766,0.0000014174511,0.50419277,0.00041493785,0.000013568279,0.000033860895,0.0000046409755,0.00000954504,0.0014015656],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99870163,0.000102626684,0.00032435113,0.00040122643,0.00023198048,0.00023817596],"domain_scores_gemma":[0.9988907,0.00006700935,0.00009641784,0.00064259203,0.00010311296,0.0002001406],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035215457,0.00013969636,0.00015004168,0.0001668331,0.00012997186,0.00015287191,0.00067096396,0.00006901063,0.000046621786],"category_scores_gemma":[0.000031053194,0.00013210323,0.000035430705,0.0005876262,0.000011791001,0.00021595308,0.00007417174,0.000108674336,0.00038771646],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013431279,0.0000495597,0.00018134306,0.000016191072,0.00001667256,0.0000033182725,0.00066388835,0.00029739554,0.030494535,0.7821476,0.011273089,0.17485508],"study_design_scores_gemma":[0.0008255481,0.00026069,0.0010323109,0.00010125812,0.000019657879,0.00018692182,0.000114953444,0.6628856,0.13043322,0.019768117,0.18309341,0.0012783321],"about_ca_topic_score_codex":0.00017538299,"about_ca_topic_score_gemma":0.00005620301,"teacher_disagreement_score":0.76237947,"about_ca_system_score_codex":0.000091090726,"about_ca_system_score_gemma":0.00011508561,"threshold_uncertainty_score":0.5387013},"labels":[],"label_agreement":null},{"id":"W2097296834","doi":"10.1109/texcon.1997.598532","title":"Communication systems to monitor and control the production environment","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Siemens (Canada)","funders":"","keywords":"Microprocessor; Computer science; Embedded system; Communications system; Control system; Transmission (telecommunications); CAN bus; Data transmission; Control (management); Industrial control system; System bus; Programmable logic controller; Computer hardware; Computer network; Engineering; Telecommunications; Operating system; Electrical engineering","score_opus":0.019764525268979916,"score_gpt":0.2191850175064655,"score_spread":0.19942049223748556,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097296834","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0056547853,0.0015070927,0.97851026,0.00994972,0.00019499018,0.0013721338,4.7164824e-7,0.00036796625,0.00244258],"genre_scores_gemma":[0.98471904,0.00007074545,0.013309488,0.00014804422,0.000046482786,0.0001901023,7.714838e-8,0.000004119105,0.0015118968],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99922425,0.00019851504,0.00014438084,0.00018175297,0.00015560606,0.00009548923],"domain_scores_gemma":[0.9989133,0.00007407558,0.00004858628,0.0009053868,0.000020454861,0.00003822737],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004513344,0.00006445245,0.00007552737,0.00003432167,0.00012495401,0.00013452079,0.000467044,0.00002631179,0.000004590556],"category_scores_gemma":[0.000023040911,0.000041715117,0.000011236161,0.00007739319,0.00002528061,0.00019867366,0.000098189375,0.000055409233,0.000080977945],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015124646,0.00048905145,0.0026800379,0.00011208614,0.00014762327,0.0000062796184,0.018894203,0.0026445112,0.10901518,0.43517143,0.24256071,0.18826374],"study_design_scores_gemma":[0.0007929551,0.0007621254,0.0064520626,0.00031767786,0.00004192574,0.0003451193,0.0010909196,0.8049356,0.05025586,0.0028373746,0.13099115,0.001177227],"about_ca_topic_score_codex":0.000060495844,"about_ca_topic_score_gemma":0.0000013125778,"teacher_disagreement_score":0.9790643,"about_ca_system_score_codex":0.00004078536,"about_ca_system_score_gemma":0.0000011192574,"threshold_uncertainty_score":0.1701093},"labels":[],"label_agreement":null},{"id":"W2097670457","doi":"10.1109/newcas.2004.1359023","title":"Automatic synthesis from high level ASM to VHDL: a case study","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; High-level synthesis; VHDL; Programming language; Computer architecture; Embedded system; Field-programmable gate array","score_opus":0.06198810978827832,"score_gpt":0.2907050788340988,"score_spread":0.22871696904582048,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097670457","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9140014,0.0011676998,0.07598232,0.0010843927,0.0017974993,0.0039216713,0.0002987695,0.001278192,0.0004680328],"genre_scores_gemma":[0.99652076,0.000011911462,0.0008265312,0.00042586873,0.00073557487,0.0006351669,0.0000038294024,0.000115074865,0.0007252913],"study_design_codex":"design_other","study_design_gemma":"qualitative","domain_scores_codex":[0.99327976,0.0011161919,0.0014864776,0.001607307,0.0013545323,0.0011557115],"domain_scores_gemma":[0.9945406,0.0011748559,0.0005155049,0.0027014595,0.00037800134,0.00068961194],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002194851,0.00094232545,0.0013030604,0.0004924929,0.0009316431,0.0010262466,0.0020024632,0.00034578633,0.000020371517],"category_scores_gemma":[0.00019041746,0.00068854296,0.00020185346,0.001299894,0.00014821951,0.00074912905,0.00025975212,0.000658771,0.00030912744],"study_design_candidate":"qualitative","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002200916,0.009083553,0.00472294,0.0010124907,0.003292524,0.048607733,0.23227607,0.07311925,0.0017118211,0.023428917,0.046780758,0.5557439],"study_design_scores_gemma":[0.035809454,0.01883362,0.03422957,0.043451693,0.00396705,0.12612036,0.55667186,0.09817822,0.0089096455,0.021697672,0.016789488,0.035341367],"about_ca_topic_score_codex":0.017381152,"about_ca_topic_score_gemma":0.0019016906,"teacher_disagreement_score":0.5204025,"about_ca_system_score_codex":0.00040474677,"about_ca_system_score_gemma":0.00029668678,"threshold_uncertainty_score":0.9995566},"labels":[],"label_agreement":null},{"id":"W2098681688","doi":"10.1145/1086297.1086325","title":"The microarchitecture of FPGA-based soft processors","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":97,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Microarchitecture; Computer science; Field-programmable gate array; Parallel computing; Computer architecture; Embedded system","score_opus":0.008604874053759428,"score_gpt":0.2401698363044486,"score_spread":0.23156496225068918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098681688","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0025278216,0.00023513185,0.9865431,0.003374857,0.000045356825,0.00023526017,5.1560886e-7,0.0004329188,0.0066050156],"genre_scores_gemma":[0.8137156,0.0000018188457,0.18463328,0.00044548512,0.000038378046,0.000024266054,1.8219693e-7,0.0000070742876,0.0011338993],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990737,0.00006943688,0.00023392093,0.00019417622,0.00023442552,0.00019435078],"domain_scores_gemma":[0.99893886,0.00019381929,0.00010451208,0.0006244516,0.00010052043,0.000037810878],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004401964,0.00009560029,0.00010866663,0.000058796228,0.00008758256,0.0000677984,0.0012695349,0.000050432343,0.0000069848834],"category_scores_gemma":[0.00004648948,0.000055503486,0.00005668445,0.00026707107,0.00007124769,0.00011734481,0.000083732266,0.000099517965,0.000018307184],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002721851,0.000204147,0.00038211528,0.00017281533,0.00004403324,0.0000057032125,0.0024844185,0.0014894143,0.08543404,0.11022311,0.05437335,0.7451596],"study_design_scores_gemma":[0.0001452418,0.000079424775,0.000058150723,0.00003213256,0.0000022022596,0.000010730081,0.000016308037,0.03587865,0.9181158,0.0040807556,0.041435163,0.00014543656],"about_ca_topic_score_codex":0.000015475733,"about_ca_topic_score_gemma":0.00004668431,"teacher_disagreement_score":0.8326818,"about_ca_system_score_codex":0.000022932922,"about_ca_system_score_gemma":0.00009324262,"threshold_uncertainty_score":0.23591329},"labels":[],"label_agreement":null},{"id":"W2099225271","doi":"10.1109/pacrim.2007.4313189","title":"Design & Implementation of the Interface of a Hardware/Software Co-Designed Virtual Machine","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Fredericton; University of New Brunswick","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Interface (matter); Embedded system; Software; Operating system; Software design; Virtual machine; Virtual finite-state machine; Computer hardware; Computer architecture; Software development","score_opus":0.038704602200831474,"score_gpt":0.3582867586303494,"score_spread":0.3195821564295179,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099225271","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012411869,0.000057221507,0.98582923,0.000076924436,0.00012682725,0.0007651023,0.000007766704,0.00028075697,0.00044432492],"genre_scores_gemma":[0.6341309,0.000002042563,0.36523405,0.00007073048,0.000010506789,0.000012595982,0.000002006268,0.000011866839,0.00052526925],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9977806,0.00034692435,0.0007481123,0.00031065987,0.0005362273,0.00027743363],"domain_scores_gemma":[0.9977753,0.0004758722,0.00045408143,0.0010029194,0.00023118262,0.000060617716],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0022160346,0.00018407695,0.00028238227,0.00017172028,0.000067640976,0.000037590988,0.0014008111,0.00008441128,0.00012144295],"category_scores_gemma":[0.00010189488,0.00013093142,0.00010757734,0.00051573757,0.000085920765,0.00032561854,0.0002556898,0.00011825019,0.000024535688],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000092400565,0.00019422291,0.0067619216,0.00011731715,0.00012070274,0.0000027916262,0.009081704,0.00019219343,0.885581,0.021863697,0.024953006,0.05103905],"study_design_scores_gemma":[0.00033942607,0.0002009765,0.0010142855,0.0000541458,0.000009906314,0.000016250935,0.00015450515,0.0002573755,0.9958239,0.0010948903,0.0008636092,0.00017073483],"about_ca_topic_score_codex":0.00042730992,"about_ca_topic_score_gemma":0.00029106444,"teacher_disagreement_score":0.62171906,"about_ca_system_score_codex":0.00008687774,"about_ca_system_score_gemma":0.000116127,"threshold_uncertainty_score":0.5339229},"labels":[],"label_agreement":null},{"id":"W2099394396","doi":"10.1109/fccm.2008.20","title":"Configurable Flow Models for FPGA Particle Graphics Engines","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Field-programmable gate array; Graphics; Graphics hardware; Computer hardware; Embedded system; Parallel computing; Computer graphics (images)","score_opus":0.058315935340384546,"score_gpt":0.25693560584876357,"score_spread":0.19861967050837903,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099394396","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011405873,0.00012464903,0.9912364,0.0004878342,0.0001255913,0.00042470347,0.0000021986523,0.0011038901,0.005354179],"genre_scores_gemma":[0.693467,0.000031818297,0.3040783,0.0003549851,0.00003914192,0.00015242927,9.780688e-7,0.00001207762,0.0018632117],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99888235,0.000037987596,0.00024735855,0.00030861763,0.00020162328,0.00032204064],"domain_scores_gemma":[0.9989513,0.00014374536,0.000048452417,0.00058960484,0.00017264536,0.00009421292],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003171917,0.00012764339,0.00017536715,0.00006549458,0.00015436257,0.000061694045,0.0006211636,0.00007305126,0.000007701771],"category_scores_gemma":[0.000029539455,0.00011028077,0.00008815028,0.00028962505,0.000041582094,0.00093884603,0.000053701566,0.00006148094,0.00001860819],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004716297,0.000059199912,0.000042015075,0.000027734204,0.000017632761,0.0000117937625,0.00078046793,0.0030060739,0.003180479,0.9589036,0.031640097,0.0023261672],"study_design_scores_gemma":[0.0001789713,0.000071234375,0.0000066299026,0.000008135492,0.0000019028816,0.00003337534,0.000007131965,0.8112403,0.11526387,0.07045166,0.0025874907,0.00014928212],"about_ca_topic_score_codex":0.00005065183,"about_ca_topic_score_gemma":0.0000068683344,"teacher_disagreement_score":0.88845193,"about_ca_system_score_codex":0.00001680599,"about_ca_system_score_gemma":0.000050873532,"threshold_uncertainty_score":0.44971192},"labels":[],"label_agreement":null},{"id":"W2099409206","doi":"10.1109/iccd.1994.331982","title":"Optimal datapath synthesis of partitioned signal processing algorithm for multiple FPGAs","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Datapath; Computer science; Field-programmable gate array; Discrete cosine transform; Integer programming; Scheduling (production processes); Algorithm; High-level synthesis; Signal processing; Parallel computing; Digital signal processing; Computer hardware; Mathematics; Mathematical optimization; Artificial intelligence","score_opus":0.04299750790805436,"score_gpt":0.2616403468215937,"score_spread":0.21864283891353936,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099409206","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00030620894,0.00009229096,0.997485,0.00009151165,0.000031048374,0.0004028649,0.00002105638,0.00042515068,0.0011448658],"genre_scores_gemma":[0.41798255,0.0000026286468,0.5816376,0.000028157077,0.000032674856,0.0001500608,0.0000015799374,0.0000085049805,0.00015619094],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99870527,0.000060316517,0.00036759512,0.00035352606,0.0002542714,0.00025899507],"domain_scores_gemma":[0.99886817,0.0003074158,0.00016618612,0.00042268445,0.00016846995,0.00006709413],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004088474,0.00013207717,0.00023279808,0.000105999425,0.000101191166,0.000093555725,0.00069083594,0.000069165704,0.000050120227],"category_scores_gemma":[0.000063230655,0.00011712174,0.00007506365,0.00022777438,0.00004473862,0.0007219875,0.00010491256,0.00005142453,0.0000141617975],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004663865,0.00028087109,0.000057625755,0.00014792006,0.000027978738,0.000007076868,0.0008049713,0.00020162787,0.0119801015,0.0027094036,0.008476859,0.9753009],"study_design_scores_gemma":[0.00012160431,0.00007496476,0.000005013303,0.000055875185,0.0000058476326,0.000009584821,0.000031490752,0.75506544,0.24378283,0.00024127573,0.00048498338,0.00012108032],"about_ca_topic_score_codex":0.000018646819,"about_ca_topic_score_gemma":0.000002008794,"teacher_disagreement_score":0.9751798,"about_ca_system_score_codex":0.000027854965,"about_ca_system_score_gemma":0.00002443761,"threshold_uncertainty_score":0.4776086},"labels":[],"label_agreement":null},{"id":"W2099684797","doi":"10.5555/1266366.1266675","title":"Mapping the physical layer of radio standards to multiprocessor architectures","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Computer science; SIMD; Very long instruction word; Software-defined radio; Instruction-level parallelism; Data parallelism; Computer architecture; Compiler; Thread (computing); MIMD; Parallel computing; Software; Instruction set; Embedded system; Task parallelism; Parallelism (grammar); Operating system","score_opus":0.02885230984499507,"score_gpt":0.3081281899700912,"score_spread":0.27927588012509613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099684797","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08644282,0.000033974862,0.9044892,0.00041437088,0.000057760633,0.00029623133,0.0000018843463,0.00026940432,0.007994334],"genre_scores_gemma":[0.89451134,2.7912435e-7,0.104928434,0.00029620045,0.000085379004,0.000011853163,6.743248e-8,0.000007058021,0.00015937943],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986695,0.000057061174,0.00022672348,0.00023769452,0.00055776327,0.00025125837],"domain_scores_gemma":[0.99885416,0.00026686888,0.00006996054,0.0005640153,0.00017389558,0.00007111986],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013717843,0.00010903531,0.00017284323,0.00013079966,0.000060290058,0.000046411933,0.0010278741,0.000033198896,0.0000044522626],"category_scores_gemma":[0.00011625586,0.00006400387,0.00006591069,0.0005051498,0.00004297984,0.00006697116,0.00018855097,0.000114866685,0.000005803438],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006004142,0.0002205614,0.00102092,0.00018431852,0.00008779087,0.000032053427,0.0629235,0.00051749515,0.4576906,0.13150321,0.01506245,0.3306971],"study_design_scores_gemma":[0.00019094798,0.00017797133,0.0030123282,0.00007608922,0.000002521728,0.000024465562,0.00030205678,0.00880132,0.9732151,0.00652233,0.0074307625,0.00024412258],"about_ca_topic_score_codex":0.00006155677,"about_ca_topic_score_gemma":0.000025733749,"teacher_disagreement_score":0.8080685,"about_ca_system_score_codex":0.000045879628,"about_ca_system_score_gemma":0.000056194294,"threshold_uncertainty_score":0.26100022},"labels":[],"label_agreement":null},{"id":"W2099875365","doi":"10.1109/saci.2011.5873059","title":"Automatic generation of VHDL hardware code from data flow graphs","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Ottawa","funders":"","keywords":"Toolchain; Computer science; Field-programmable gate array; VHDL; Data flow diagram; Component (thermodynamics); Embedded system; Code (set theory); Data-flow analysis; Code generation; Hardware description language; Reuse; Computer hardware; Software; Computer architecture; Parallel computing; Set (abstract data type); Programming language; Operating system","score_opus":0.18755912948655323,"score_gpt":0.29133371711188777,"score_spread":0.10377458762533454,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099875365","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0122373095,0.00007395081,0.98254484,0.000032604818,0.00022302219,0.00021206563,0.000049052185,0.00068487885,0.0039422926],"genre_scores_gemma":[0.403049,0.0000040834702,0.59673333,0.00006210206,0.000023805542,0.000009708944,0.00003763082,0.0000062043805,0.0000741403],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99877304,0.00011671317,0.0003442889,0.00038721875,0.00024893493,0.00012983075],"domain_scores_gemma":[0.9974776,0.000042777705,0.00012898707,0.0022196728,0.000082072154,0.000048890735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037377104,0.00010553206,0.00018061565,0.000092307484,0.000035530837,0.000047150003,0.0020424563,0.00006707986,0.00013894182],"category_scores_gemma":[0.0000351292,0.00008952461,0.000032532273,0.00019864869,0.000026617607,0.0008171267,0.00044137953,0.00005439262,0.000042070733],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000055930295,0.00046264727,0.0042045997,0.00017397,0.00025210495,0.00005244343,0.011602211,0.000015871397,0.12583327,0.25204805,0.40013844,0.20521082],"study_design_scores_gemma":[0.000081829836,0.00004223615,0.00047008984,0.000031099753,0.0000074351133,0.000003434961,0.000016405307,0.8402249,0.14899504,0.009812825,0.00018968407,0.00012499158],"about_ca_topic_score_codex":0.00064371823,"about_ca_topic_score_gemma":0.00017956724,"teacher_disagreement_score":0.84020907,"about_ca_system_score_codex":0.00001318859,"about_ca_system_score_gemma":0.000045241057,"threshold_uncertainty_score":0.3795426},"labels":[],"label_agreement":null},{"id":"W2099925507","doi":"10.1109/mwscas.2007.4488591","title":"Automated formal synthesis of Wallace Tree multipliers","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Correctness; Automated theorem proving; Computer science; Formal verification; Gas meter prover; Formal methods; Mathematical proof; Theoretical computer science; Programming language; Algorithm; Mathematics","score_opus":0.0217577635365047,"score_gpt":0.2649098081566523,"score_spread":0.2431520446201476,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099925507","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13451639,0.00004504197,0.80433077,0.00029669885,0.00016311753,0.0005610035,0.000002042656,0.003773219,0.05631175],"genre_scores_gemma":[0.89998966,0.0000063370485,0.09972736,0.00003717174,0.000023128488,0.0000329033,2.9048186e-7,0.000013371606,0.00016979435],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998135,0.000010432901,0.00051580445,0.00040175466,0.0004056651,0.0005313568],"domain_scores_gemma":[0.9985943,0.00015646273,0.00032419033,0.0002799095,0.00050017575,0.00014496958],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013323169,0.00020798092,0.0003248127,0.00027833204,0.00008242786,0.00012536322,0.0013722755,0.00016460296,0.000010134421],"category_scores_gemma":[0.0002772647,0.00019397511,0.00007754877,0.0004554657,0.00008235713,0.0011232496,0.00027529823,0.00014695627,0.00002596775],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007491777,0.0001810288,0.0094370665,0.000559943,0.00008165285,0.000020740617,0.012908562,0.0000012071163,0.47138056,0.30644816,0.0066944677,0.19221169],"study_design_scores_gemma":[0.00024722243,0.00015128557,0.003963443,0.0002622094,0.000013004597,0.000041874016,0.00059695815,0.10207676,0.88937813,0.0023419852,0.00052752864,0.0003995884],"about_ca_topic_score_codex":0.000037014026,"about_ca_topic_score_gemma":0.0000074897894,"teacher_disagreement_score":0.76547325,"about_ca_system_score_codex":0.0001098723,"about_ca_system_score_gemma":0.000095916665,"threshold_uncertainty_score":0.7910075},"labels":[],"label_agreement":null},{"id":"W2100173586","doi":"10.1109/fpl.2006.311365","title":"A Framework for a Dynamically Reconfigurable System in a Parallel Multi-Tasking Environment","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Field-programmable gate array; Embedded system; Application-specific integrated circuit; Computer architecture; Reconfigurable computing; Task (project management); Architecture; Stream processing; Distributed computing","score_opus":0.02224110192841305,"score_gpt":0.2559182097072927,"score_spread":0.23367710777887962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100173586","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00067332806,0.000108389955,0.9932832,0.00016257424,0.000092497845,0.0011102095,0.0000022435659,0.00063949823,0.003928057],"genre_scores_gemma":[0.41854486,0.0000015891058,0.5805368,0.000047974354,0.00002323865,0.00043953245,0.0000014462687,0.000011969124,0.00039260506],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981963,0.00010141145,0.00052898965,0.0005383594,0.00020633373,0.00042860245],"domain_scores_gemma":[0.99884903,0.00025870564,0.00014481395,0.000669577,0.000023214245,0.000054653796],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00066704984,0.0001851571,0.0002876011,0.00014882172,0.000065152744,0.00013972887,0.0007455593,0.00017902322,0.000006785737],"category_scores_gemma":[0.000027192667,0.0001703895,0.00009158687,0.00017602545,0.000020328482,0.0002440342,0.00006909363,0.00014814052,0.000041696243],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008351316,0.0001348497,0.00052775105,0.00011791808,0.000008756502,0.000024099298,0.00017428992,0.0011312083,0.0020684002,0.99259675,0.00040696186,0.0028006667],"study_design_scores_gemma":[0.00077255594,0.00013097755,0.0008116202,0.00047730005,0.0000047536555,0.000042404197,0.0001045499,0.93755406,0.0031876897,0.054651365,0.0017703095,0.00049243815],"about_ca_topic_score_codex":0.0004265007,"about_ca_topic_score_gemma":0.000086392974,"teacher_disagreement_score":0.93794537,"about_ca_system_score_codex":0.00035611345,"about_ca_system_score_gemma":0.000032366042,"threshold_uncertainty_score":0.6948282},"labels":[],"label_agreement":null},{"id":"W2100410948","doi":"10.1109/date.2005.112","title":"Design for Verification of SystemC Transaction Level Models","year":2005,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":68,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Electronic system-level design and verification; Correctness; Formal verification; Unified Modeling Language; Design flow; Abstract state machines; Programming language; Computer architecture; Functional verification; High-level synthesis; Embedded system; Model checking; Intelligent verification; Finite-state machine; Software; Field-programmable gate array; Software system","score_opus":0.08664101634549055,"score_gpt":0.270620713554104,"score_spread":0.18397969720861346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100410948","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00090115156,0.00018702268,0.99700284,0.00011977447,0.000062443665,0.0011308973,0.00000533555,0.00036875493,0.00022179978],"genre_scores_gemma":[0.601991,0.000037000107,0.39772445,0.00002273894,0.000021592645,0.00010935245,0.000002544138,0.000013330448,0.000077969155],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984164,0.00032023198,0.00056452357,0.00032939197,0.00019723062,0.00017217902],"domain_scores_gemma":[0.99828494,0.0007111726,0.00024236848,0.0003727448,0.00034558392,0.00004318312],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014508319,0.00014763446,0.00022084685,0.00024708346,0.000078099205,0.00007959583,0.00034592886,0.00008329215,0.0000012016295],"category_scores_gemma":[0.00016086972,0.0001463219,0.00002630313,0.00051295577,0.00002882893,0.0010573344,0.000011687409,0.000057666886,0.0000048320117],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012026975,0.0011392465,0.000455675,0.0016577757,0.000080249345,0.0000082892075,0.021064552,0.16701427,0.3228664,0.28236163,0.004579332,0.19865228],"study_design_scores_gemma":[0.00035346983,0.00018217434,0.00065629394,0.000111530506,0.000007785171,0.00001869763,0.000013757852,0.93125147,0.06415223,0.0029080648,0.00018381824,0.00016068616],"about_ca_topic_score_codex":0.000015032136,"about_ca_topic_score_gemma":0.0000032772055,"teacher_disagreement_score":0.7642372,"about_ca_system_score_codex":0.00005809638,"about_ca_system_score_gemma":0.00009664574,"threshold_uncertainty_score":0.5966833},"labels":[],"label_agreement":null},{"id":"W2100652499","doi":"10.1109/aim.2010.5695754","title":"Using FPGA-based platforms for embedded control applications in Mechatronics","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Embedded system; Field-programmable gate array; Computer science; Mechatronics; Modular design; Software; Flexibility (engineering); Interface (matter); Multiprocessing; Computer hardware; Modularity (biology); Control system; Operating system; Engineering","score_opus":0.03163974387261065,"score_gpt":0.310648473702518,"score_spread":0.2790087298299074,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100652499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005559149,0.000009875752,0.9914912,0.00015318343,0.00009803334,0.0015054075,0.000005419355,0.00046347384,0.0007142307],"genre_scores_gemma":[0.5429383,1.4853408e-7,0.45641568,0.00025546725,0.000018042829,0.0003356789,0.0000023005618,0.000009304166,0.00002509394],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99890196,0.000018752547,0.0003079995,0.0003253896,0.0001587914,0.0002870793],"domain_scores_gemma":[0.9987353,0.00027434505,0.00010839786,0.00071426545,0.00010174928,0.00006594313],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008001587,0.00013452097,0.00019243608,0.00018291382,0.000074085336,0.00010679333,0.0007544881,0.00012843337,0.000005850581],"category_scores_gemma":[0.00003965388,0.00011302552,0.000075950855,0.000277826,0.000022387478,0.00040376166,0.000044632296,0.00019215485,0.0000061660426],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000042885035,0.000059039157,0.00013561621,0.000018241153,0.000004925472,4.159503e-7,0.000098874814,0.00056720927,0.063500226,0.9338901,0.00011356099,0.0016074724],"study_design_scores_gemma":[0.00076908385,0.000043960303,0.000024095212,0.0000107481765,0.0000036011181,0.0000032243581,0.000023217472,0.86276984,0.07119078,0.06363718,0.0013231729,0.00020109369],"about_ca_topic_score_codex":0.00004466917,"about_ca_topic_score_gemma":0.00017923964,"teacher_disagreement_score":0.87025297,"about_ca_system_score_codex":0.000056127723,"about_ca_system_score_gemma":0.00020441125,"threshold_uncertainty_score":0.4609047},"labels":[],"label_agreement":null},{"id":"W2100728883","doi":"10.1109/rsp.2006.18","title":"Formal Definitions of Simulation Interfaces in a Continuous/Discrete Co-Simulation Tool","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Discrete event simulation; Synchronization (alternating current); Continuous modelling; Continuous simulation; Distributed computing; Simulation","score_opus":0.033724306936450364,"score_gpt":0.30097825136536277,"score_spread":0.2672539444289124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100728883","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.121604465,0.000016459826,0.86185503,0.000026962927,0.00003266948,0.0003166468,0.0000033072326,0.00023466206,0.015909785],"genre_scores_gemma":[0.95667803,0.0000011615358,0.04315443,0.000024988512,0.000016981154,0.000021974975,0.000007734291,0.000006200748,0.00008847508],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988019,0.00008735714,0.00052623067,0.0001956741,0.00020378821,0.00018508261],"domain_scores_gemma":[0.99912506,0.00028391875,0.00016956415,0.00029998846,0.000106143045,0.000015314636],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039071823,0.00010187826,0.00017859992,0.00023244761,0.000037913545,0.00006421307,0.00028367256,0.000075610515,0.000015948835],"category_scores_gemma":[0.000039084065,0.000095863856,0.00004373993,0.00029850434,0.000028510438,0.0011259686,0.00006498498,0.00006858578,0.000014243668],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020315694,0.00011425107,0.007719491,0.000048837297,0.000008210854,0.000004666508,0.0007353706,0.5242627,0.010014417,0.4523393,0.00030965908,0.004422753],"study_design_scores_gemma":[0.0003002023,0.00009131558,0.0036557293,0.00005845618,0.000002270815,0.0000020054447,0.000032229385,0.93948925,0.03186416,0.024228146,0.00013297927,0.00014326081],"about_ca_topic_score_codex":0.00021605744,"about_ca_topic_score_gemma":0.00008484675,"teacher_disagreement_score":0.8350736,"about_ca_system_score_codex":0.00004587966,"about_ca_system_score_gemma":0.000025009838,"threshold_uncertainty_score":0.39092144},"labels":[],"label_agreement":null},{"id":"W2100889455","doi":"10.1109/date.2006.243777","title":"Generating Finite State Machines from System C","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Finite-state machine; Abstraction; Programming language; Electronic system-level design and verification; Abstract state machines; State (computer science); Graph; Embedded system; Theoretical computer science","score_opus":0.01111680409855972,"score_gpt":0.22279215527600096,"score_spread":0.21167535117744124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100889455","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019881282,0.00014357993,0.9604829,0.000060801125,0.0002299024,0.00015043891,0.0000060920747,0.0020118798,0.017033111],"genre_scores_gemma":[0.6232885,5.655533e-7,0.37496725,0.00009014525,0.00014691874,0.000020085987,0.0000040823993,0.000009818597,0.0014726324],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99871457,0.00012961237,0.00034930994,0.00035277553,0.00023527327,0.00021847221],"domain_scores_gemma":[0.99903685,0.00015058949,0.00011067698,0.00059828,0.00006220743,0.00004140523],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027829126,0.0001411665,0.00017193225,0.00007814868,0.00009487146,0.00029449776,0.00065468275,0.00004573498,0.000009169563],"category_scores_gemma":[0.000010516286,0.00011533579,0.000047961308,0.00019550358,0.0000116201945,0.00035023433,0.0001525895,0.00007405899,0.00010929593],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007343548,0.00013609522,0.008421643,0.00020620848,0.00008191558,0.0007601669,0.0013939469,0.014082992,0.18281241,0.6648997,0.062035542,0.06516205],"study_design_scores_gemma":[0.00011023386,0.000021626738,0.00019214116,0.000050723927,0.0000021566764,0.00001941574,0.000011122816,0.962771,0.030115046,0.0056562116,0.00082372135,0.00022662815],"about_ca_topic_score_codex":0.0044701756,"about_ca_topic_score_gemma":0.00017619977,"teacher_disagreement_score":0.948688,"about_ca_system_score_codex":0.00005520485,"about_ca_system_score_gemma":0.000024188625,"threshold_uncertainty_score":0.6757598},"labels":[],"label_agreement":null},{"id":"W2100997746","doi":"10.1109/newcas.2008.4606386","title":"Delay and sampling-rate aware architectural synthesis in presence of communication overhead","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Overhead (engineering); Computer science; Digital signal processing; Schedule; Sampling (signal processing); Scheme (mathematics); Minification; Real-time computing; Embedded system; Algorithm; Computer hardware; Telecommunications; Mathematics","score_opus":0.04686918497860005,"score_gpt":0.2818918873511768,"score_spread":0.23502270237257677,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100997746","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54065555,0.00016823165,0.45762828,0.00018636732,0.000012947996,0.00017941605,0.0000010367089,0.0001373675,0.0010308251],"genre_scores_gemma":[0.8696632,0.000059805676,0.13017456,0.000029674022,0.0000030633084,0.000025868116,2.8733157e-7,0.0000040419886,0.00003950615],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990275,0.00024678133,0.00026240599,0.00019716637,0.00013267164,0.00013350835],"domain_scores_gemma":[0.9983586,0.0007722684,0.00009169864,0.0006899739,0.000052759053,0.000034711957],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044593276,0.00008437063,0.0001655028,0.00012604428,0.00005286169,0.000020613665,0.0006729083,0.000047827783,0.0000030973279],"category_scores_gemma":[0.000141661,0.000072915784,0.000022354585,0.00022825366,0.00009733554,0.0002641591,0.0002528405,0.00009721076,0.0000017658666],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013762574,0.0006689615,0.31225565,0.00068305724,0.00012422456,0.00013443109,0.046568062,0.0027058914,0.1029916,0.2271415,0.0031612057,0.3034278],"study_design_scores_gemma":[0.0006668529,0.00032146284,0.32335126,0.0011805177,0.000010314009,0.0008883804,0.0002567678,0.34020555,0.29524893,0.03643186,0.00033904755,0.0010990856],"about_ca_topic_score_codex":0.0011138294,"about_ca_topic_score_gemma":0.00027027496,"teacher_disagreement_score":0.33749965,"about_ca_system_score_codex":0.000021582231,"about_ca_system_score_gemma":0.000032267406,"threshold_uncertainty_score":0.2973419},"labels":[],"label_agreement":null},{"id":"W2101623124","doi":"10.1145/996566.996699","title":"An analytical approach for dynamic range estimation","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Datapath; Dynamic range; High dynamic range; Dynamic demand; Range (aeronautics); Profiling (computer programming); Algorithm; Power (physics); Parallel computing; Engineering","score_opus":0.029946405370255575,"score_gpt":0.3188346279118252,"score_spread":0.28888822254156965,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101623124","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009955899,0.00000923615,0.9941471,0.00017581788,0.000032257147,0.00045253854,8.034087e-7,0.0007788118,0.0034078506],"genre_scores_gemma":[0.47475162,2.0078765e-7,0.5250581,0.00006261963,0.000008676031,0.000050111747,0.000003890492,0.00000432366,0.00006044738],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991899,0.000029560715,0.0001679243,0.00029177073,0.0001531267,0.00016769125],"domain_scores_gemma":[0.99930555,0.000027887856,0.00003689315,0.00050486135,0.00005686912,0.000067922636],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003762721,0.00008503765,0.000115246236,0.00009064873,0.00005210525,0.00011847891,0.00054788013,0.000064915585,0.0000017269823],"category_scores_gemma":[0.000021543297,0.0000721766,0.000046188994,0.00018946339,0.000019299907,0.00057183387,0.000029854622,0.000045114237,0.000009247297],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000043624573,0.0001557701,0.000036054615,0.00003907211,0.000008730193,0.0000018582023,0.00031250852,0.005143538,0.0009613757,0.9751648,0.00027667676,0.017895276],"study_design_scores_gemma":[0.00021773721,0.0001271197,0.000104953324,0.0000048717807,0.0000031119323,0.00001268095,0.000009725152,0.9648554,0.0012710465,0.033273768,0.000017988517,0.00010164151],"about_ca_topic_score_codex":0.000023636449,"about_ca_topic_score_gemma":0.0000037000564,"teacher_disagreement_score":0.9597118,"about_ca_system_score_codex":0.00009121172,"about_ca_system_score_gemma":0.000040715393,"threshold_uncertainty_score":0.29432765},"labels":[],"label_agreement":null},{"id":"W2101694480","doi":"10.1109/icasic.1996.562758","title":"A methodology for high level synthesis of high performance DSP structures targetting FPGAs","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"High-level synthesis; Chaining; Computer science; Design space exploration; Heuristics; Field-programmable gate array; Computer architecture; Digital signal processing; Register-transfer level; Exploit; Parallel computing; Computer engineering; Embedded system; Computer hardware; Logic synthesis; Algorithm; Logic gate","score_opus":0.1368041129502773,"score_gpt":0.29972937696776886,"score_spread":0.16292526401749155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101694480","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043975905,0.00010142654,0.9534703,0.00041846104,0.0002409717,0.00037156127,0.0000087700655,0.00037923176,0.0010333975],"genre_scores_gemma":[0.50739455,0.000007018046,0.49211475,0.00008127997,0.00004135644,0.00006325933,3.2333392e-7,0.000009660634,0.00028775432],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99819666,0.00027801382,0.0004954025,0.00042958942,0.00023678727,0.00036356543],"domain_scores_gemma":[0.99730664,0.0015048676,0.00027189287,0.00069347525,0.00016894874,0.000054181903],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010937675,0.00018975104,0.00045415072,0.00019803093,0.000102757105,0.000039879327,0.0011058915,0.00014722523,0.00008657284],"category_scores_gemma":[0.00048429563,0.0001562761,0.00008289923,0.0002626172,0.00006220266,0.00036345856,0.00017281839,0.00010277162,0.000008387135],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015790722,0.00005908038,0.0003175177,0.000381615,0.00009696787,0.0000043742443,0.0010197646,0.00021638126,0.04550577,0.7198704,0.011605402,0.22090697],"study_design_scores_gemma":[0.00015808696,0.00017657489,0.0011365964,0.000041180192,0.000012701191,0.000030296893,0.000022405759,0.033002045,0.93073565,0.034215204,0.00022965405,0.00023959164],"about_ca_topic_score_codex":0.00022171762,"about_ca_topic_score_gemma":0.000006635053,"teacher_disagreement_score":0.8852299,"about_ca_system_score_codex":0.000040305626,"about_ca_system_score_gemma":0.000020500729,"threshold_uncertainty_score":0.63727546},"labels":[],"label_agreement":null},{"id":"W2102004035","doi":"10.1109/ccece.2006.277702","title":"Enhancements and Applications of a Versatile Software Tool for High-Level Specification of Single-Chip Systems","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Software; Programming language; Extensibility; Component (thermodynamics); VHDL; Operating system; Field-programmable gate array; Physics","score_opus":0.034496221718214475,"score_gpt":0.24673064528484545,"score_spread":0.21223442356663097,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102004035","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005986309,0.0000928757,0.99180675,0.000012950194,0.000051398278,0.0011557668,0.000025744863,0.00012941356,0.00073879963],"genre_scores_gemma":[0.6911834,0.0000014202193,0.3081955,0.000004394552,0.000032887765,0.00020258331,0.000008863373,0.0000054548036,0.0003655018],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989743,0.000025390756,0.0004588525,0.00023136513,0.00019452829,0.00011551789],"domain_scores_gemma":[0.99878716,0.00020328365,0.0002985421,0.0004523655,0.00024039335,0.000018275481],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034234018,0.00008307982,0.00017489554,0.00012128851,0.000034658402,0.000030965635,0.00030915288,0.000057045043,0.0000020309403],"category_scores_gemma":[0.00002098531,0.0000794896,0.000026685471,0.00021092966,0.000036859557,0.00018434058,0.000050647657,0.000021608374,0.0000015969165],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009832989,0.00020674258,0.0010106195,0.00046998027,0.000019362787,1.290272e-7,0.00017023501,0.000021213922,0.271332,0.7059541,0.001973365,0.01883243],"study_design_scores_gemma":[0.00053111307,0.00027068035,0.002940519,0.00012934483,0.00001566903,0.000004180923,0.00007359045,0.002222569,0.9722396,0.019395947,0.0019259937,0.00025079027],"about_ca_topic_score_codex":0.00021285801,"about_ca_topic_score_gemma":0.000009434388,"teacher_disagreement_score":0.7009076,"about_ca_system_score_codex":0.000039185335,"about_ca_system_score_gemma":0.000023588107,"threshold_uncertainty_score":0.32414916},"labels":[],"label_agreement":null},{"id":"W2102081656","doi":"10.1109/fpt.2005.1568571","title":"The transmogrifier-4: an FPGA-based hardware development system with multi-gigabyte memory capacity and high host and memory bandwidth","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Stratix; Computer science; Bandwidth (computing); Embedded system; Host (biology); Computer hardware; Computer network","score_opus":0.01591497707891627,"score_gpt":0.20409338241092917,"score_spread":0.1881784053320129,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102081656","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15195018,0.000310331,0.84456146,0.00020653878,0.000105637584,0.0008446381,0.000005304314,0.0009864471,0.0010294736],"genre_scores_gemma":[0.79360336,0.000003416669,0.20565103,0.00009678956,0.00003377878,0.00011187664,0.000003072184,0.000023167791,0.00047348975],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997636,0.000315391,0.0004459597,0.0007048125,0.000462342,0.0004354887],"domain_scores_gemma":[0.99854326,0.00017141712,0.00014871008,0.0007957913,0.00016047517,0.00018031748],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001082474,0.0003439277,0.00033862973,0.000115252864,0.00061443145,0.00048176383,0.00067138165,0.00012714801,0.0000018671197],"category_scores_gemma":[0.0000068758004,0.00021104715,0.000032274605,0.00023299162,0.00021448924,0.00051276386,0.00007528952,0.00018920732,0.0000031087664],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010693396,0.003056462,0.03609648,0.009427057,0.0012759271,0.001754154,0.041687064,0.0019969146,0.11102327,0.31499338,0.013815055,0.4638049],"study_design_scores_gemma":[0.0059758057,0.0010480818,0.07174171,0.0011561763,0.0000816677,0.00059726887,0.0018527806,0.13149637,0.7785751,0.0003009061,0.0043453355,0.0028287878],"about_ca_topic_score_codex":0.0013051046,"about_ca_topic_score_gemma":0.0018879488,"teacher_disagreement_score":0.6675519,"about_ca_system_score_codex":0.00011158702,"about_ca_system_score_gemma":0.00016646953,"threshold_uncertainty_score":0.8606253},"labels":[],"label_agreement":null},{"id":"W2102645319","doi":"10.1109/iscas.1999.777793","title":"User selectable feature support for an embedded processor","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Feature (linguistics); Set (abstract data type); Variety (cybernetics); Computer architecture; Core (optical fiber); Key (lock); Automation; Embedded system; Architecture; Operating system; Artificial intelligence; Engineering; Programming language; Telecommunications","score_opus":0.022312255174426164,"score_gpt":0.28986450895471566,"score_spread":0.2675522537802895,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102645319","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00063791213,0.00003153671,0.9447514,0.00013713939,0.00014625954,0.0009163481,0.0000020197892,0.0012305834,0.052146796],"genre_scores_gemma":[0.18421528,0.0000016414887,0.76568055,0.00080016063,0.00005278383,0.00036373117,0.0000055049577,0.00003111035,0.048849214],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99844515,0.00009482109,0.00021235312,0.00053979614,0.00024612158,0.00046176728],"domain_scores_gemma":[0.9986668,0.000060852068,0.00008694386,0.0007589082,0.00028376185,0.00014269225],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069417147,0.0001886973,0.00022175345,0.00010322539,0.00012233549,0.00025149088,0.0008693022,0.0001569095,0.00004611955],"category_scores_gemma":[0.000094523915,0.00015752992,0.00006402232,0.0004408192,0.000015986021,0.0011340994,0.000040072384,0.0001148145,0.000032845095],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010723693,0.00018946033,0.00037744502,0.00012729505,0.000027721393,0.000007079472,0.0010137669,0.000008374162,0.028550738,0.5601711,0.40760222,0.0019140284],"study_design_scores_gemma":[0.0006136183,0.0009710156,0.000038178965,0.000021842505,0.000011028197,0.0001538557,0.00009267846,0.007968496,0.7081307,0.02175836,0.25958812,0.000652089],"about_ca_topic_score_codex":0.0000074846375,"about_ca_topic_score_gemma":0.000022256914,"teacher_disagreement_score":0.67958,"about_ca_system_score_codex":0.00004453774,"about_ca_system_score_gemma":0.00023181194,"threshold_uncertainty_score":0.6423884},"labels":[],"label_agreement":null},{"id":"W2102904242","doi":"10.1142/s012962640300115x","title":"PARALLEL REAL-TIME COMPUTATION OF NONLINEAR FEEDBACK FUNCTIONS","year":2003,"lang":"en","type":"article","venue":"Parallel Processing Letters","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Speedup; Computer science; Computation; Parallelism (grammar); Parallel computing; Parallel algorithm; Function (biology); Nonlinear system; Parallel processing; Algorithm","score_opus":0.020308987197996783,"score_gpt":0.2619376575746751,"score_spread":0.2416286703766783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102904242","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008491338,0.0001963253,0.9839183,0.0008887229,0.00012792628,0.0002966458,0.0000014883414,0.0006139083,0.0054653143],"genre_scores_gemma":[0.2943852,0.000011716336,0.704715,0.00042773335,0.00005228951,0.000044404725,0.000006453576,0.000029568597,0.00032764784],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978518,0.00028288143,0.0005646619,0.0005061983,0.00041940098,0.00037509215],"domain_scores_gemma":[0.99876374,0.00009992199,0.0003967977,0.00046590593,0.00017734317,0.00009632089],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007006744,0.00023992635,0.000338242,0.00021221428,0.00018323107,0.00016035466,0.00056860474,0.00009967424,0.0000099354165],"category_scores_gemma":[0.00006851933,0.0002384636,0.0001026637,0.0006100678,0.00011159525,0.0006937423,0.000060499857,0.00016860252,0.00012444546],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013995553,0.0012920642,0.0043676957,0.002418528,0.00033837403,0.00013617346,0.009967103,0.1050224,0.6771902,0.019789513,0.11667483,0.06266317],"study_design_scores_gemma":[0.0035669238,0.0005141725,0.0023122353,0.0014088834,0.00011469719,0.0003495794,0.00027806743,0.94781,0.022174332,0.008597542,0.010197595,0.002675981],"about_ca_topic_score_codex":0.000029070561,"about_ca_topic_score_gemma":0.0000012209271,"teacher_disagreement_score":0.84278756,"about_ca_system_score_codex":0.00007304395,"about_ca_system_score_gemma":0.00012580451,"threshold_uncertainty_score":0.97242635},"labels":[],"label_agreement":null},{"id":"W2103079270","doi":"10.1109/ccece.2003.1226268","title":"Hardware-software co-synthesis of partially re-configurable embedded systems optimized for reduced power consumption","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Control reconfiguration; Computer science; Field-programmable gate array; Scheduling (production processes); Embedded system; Locality; Software; Power consumption; Overhead (engineering); Distributed computing; Power (physics); Operating system; Engineering","score_opus":0.03772941764790064,"score_gpt":0.29183173191127987,"score_spread":0.25410231426337926,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103079270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032546073,0.00017860947,0.9886494,0.00016847573,0.00047353987,0.0019626466,0.000034316545,0.0013639132,0.003914457],"genre_scores_gemma":[0.6069081,0.000016886584,0.39155617,0.0000712243,0.000034887795,0.0007636608,0.000007725162,0.00003556855,0.00060577696],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99695605,0.00027709216,0.0010197293,0.00070635614,0.0005182086,0.000522573],"domain_scores_gemma":[0.9967041,0.0007846696,0.00053011556,0.0013151322,0.00049738254,0.00016860626],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0016501992,0.00032710133,0.0007576521,0.00024946016,0.00014000254,0.00022536774,0.001168237,0.00025917802,0.00007011944],"category_scores_gemma":[0.00066304737,0.00029757444,0.00023914485,0.00026565904,0.00009411197,0.0006601892,0.00007802409,0.000120561665,0.00006206652],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009840574,0.0012717237,0.00039104925,0.0029525291,0.0009754261,0.00008606125,0.0063083004,0.035014298,0.48179725,0.39726618,0.06601776,0.0069353567],"study_design_scores_gemma":[0.001710193,0.00033077478,0.000044001514,0.0005980897,0.000042821313,0.00004279161,0.00014551298,0.009974979,0.9830844,0.002292839,0.001136007,0.0005976308],"about_ca_topic_score_codex":0.0001547315,"about_ca_topic_score_gemma":0.0000069250586,"teacher_disagreement_score":0.6036535,"about_ca_system_score_codex":0.00018274056,"about_ca_system_score_gemma":0.00028597724,"threshold_uncertainty_score":0.99994767},"labels":[],"label_agreement":null},{"id":"W2103156784","doi":"10.5555/1266366.1266556","title":"Seamless hardware/software performance co-monitoring in a codesign simulation environment with RTOS support","year":2007,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"SystemC; Debugging; Embedded system; Computer science; Software; Embedded software; Real-time operating system; Co-simulation; Computer hardware; Computer architecture; Operating system","score_opus":0.025372071458135477,"score_gpt":0.2614653448223393,"score_spread":0.23609327336420383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103156784","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13774706,0.000047228372,0.8608014,0.000013839667,0.00004236451,0.0006443716,0.0000015032707,0.00043004873,0.00027218848],"genre_scores_gemma":[0.8887109,0.00004708961,0.110999815,0.000031316395,0.0000359149,0.000041827574,0.000004509474,0.000026723417,0.000101883714],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9979786,0.00020610483,0.00054660236,0.00047654563,0.00041879292,0.0003733245],"domain_scores_gemma":[0.99838567,0.0008509114,0.00019725527,0.00037241512,0.00010255171,0.00009122384],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019394043,0.00023494387,0.00023935836,0.0003718102,0.00011614271,0.00014317845,0.0003841381,0.00008785721,0.000005223068],"category_scores_gemma":[0.00015993482,0.0002203595,0.000013897323,0.0006806613,0.000053243853,0.0009479608,0.000055480188,0.000171721,0.00002613894],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046942416,0.00028513966,0.90662205,0.00019246498,0.000011402351,0.0002591446,0.0049609235,0.0436828,0.004497576,0.00047315026,0.000098486555,0.038869932],"study_design_scores_gemma":[0.0008944404,0.000667758,0.7130122,0.00036479643,0.0000063622856,0.00007371095,0.000039430324,0.2537925,0.029752478,0.00010606004,0.0007508227,0.00053938973],"about_ca_topic_score_codex":0.000016440776,"about_ca_topic_score_gemma":0.000004303055,"teacher_disagreement_score":0.75096387,"about_ca_system_score_codex":0.0001552067,"about_ca_system_score_gemma":0.00009270238,"threshold_uncertainty_score":0.8986},"labels":[],"label_agreement":null},{"id":"W2103212472","doi":"10.1109/icm.2003.238562","title":"Recent trends in hardware/software description languages","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; Reuse; Software engineering; Software; Component-based software engineering; Block (permutation group theory); Software system; Computer architecture; Programming language; Engineering","score_opus":0.0352754224314587,"score_gpt":0.2862515248223555,"score_spread":0.2509761023908968,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103212472","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002970779,0.00059379224,0.93399847,0.00024149496,0.00019690434,0.00012204506,6.028752e-7,0.0010456702,0.060830273],"genre_scores_gemma":[0.5414167,0.000084011845,0.44954675,0.0004221522,0.000022872839,0.000055504108,0.0000033868419,0.000015066312,0.008433573],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99889916,0.00018165246,0.00021317166,0.0002942143,0.00018900745,0.00022279561],"domain_scores_gemma":[0.99933416,0.000031942065,0.00004521483,0.00048851926,0.000048485465,0.000051670562],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004595484,0.00010686691,0.00012955231,0.00030650912,0.000027811446,0.00009965329,0.0003931391,0.00007085659,0.00015460167],"category_scores_gemma":[0.00009060541,0.000094660514,0.00003363932,0.00070475246,0.00001054342,0.00045130771,0.000046340534,0.000095773525,0.00004868561],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000032731634,0.00015328793,0.014534107,0.000019132634,0.000010312169,0.00010968991,0.0017592842,0.000017713168,0.004095028,0.20714667,0.0433481,0.7288034],"study_design_scores_gemma":[0.002020317,0.0006152552,0.044358384,0.00031245156,0.000012751045,0.0003929375,0.0007975464,0.004609782,0.27492547,0.035863135,0.63382685,0.002265156],"about_ca_topic_score_codex":0.00007809787,"about_ca_topic_score_gemma":0.00018289531,"teacher_disagreement_score":0.72653824,"about_ca_system_score_codex":0.00010094068,"about_ca_system_score_gemma":0.00002445032,"threshold_uncertainty_score":0.38601437},"labels":[],"label_agreement":null},{"id":"W2103518090","doi":"10.1145/360276.360328","title":"The effect of reconfigurable units in superscalar processors","year":2001,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":89,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Superscalar; Control reconfiguration; Computer architecture; Reduced instruction set computing; Pipeline (software); Instruction scheduling; Parallel computing; Scheduling (production processes); Architecture; Instruction set; Microarchitecture; Embedded system; Dynamic priority scheduling; Schedule; Operating system; Engineering; Two-level scheduling","score_opus":0.013084958226407668,"score_gpt":0.24509519315207315,"score_spread":0.23201023492566547,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103518090","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5601083,0.00077091716,0.16476291,0.0012273117,0.00028343732,0.0015417504,5.2746503e-7,0.0008395629,0.27046528],"genre_scores_gemma":[0.9964274,0.000037945712,0.0013332673,0.000024519693,0.00000810624,0.000048288995,1.5575898e-7,0.0000054484976,0.002114836],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989794,0.00023504911,0.0002348591,0.00017400204,0.00017071413,0.00020597222],"domain_scores_gemma":[0.99894476,0.0004382565,0.000053988962,0.0004571881,0.00007543583,0.000030389096],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013157348,0.00008556335,0.0001499829,0.0000821525,0.000048459624,0.00005205243,0.0008660691,0.000052141717,0.000007996697],"category_scores_gemma":[0.00016984963,0.000049534006,0.000023118218,0.0009215937,0.00003406057,0.00026025838,0.000039579358,0.00009224338,0.000014318017],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002143171,0.00016631922,0.20847638,0.0006556375,0.00010721447,0.000211516,0.007144308,0.00022226793,0.09651765,0.28382975,0.039025854,0.36342877],"study_design_scores_gemma":[0.000610152,0.00095174776,0.0012436481,0.00018549092,0.0000036513961,0.00009845532,0.00012638596,0.015051731,0.9644067,0.004195289,0.012839695,0.0002870085],"about_ca_topic_score_codex":0.00015312394,"about_ca_topic_score_gemma":0.000086454216,"teacher_disagreement_score":0.8678891,"about_ca_system_score_codex":0.000025870673,"about_ca_system_score_gemma":0.000036227957,"threshold_uncertainty_score":0.20199382},"labels":[],"label_agreement":null},{"id":"W2103551229","doi":"10.1109/ccece.2002.1013019","title":"Hardware software codesign of a safety-critical embedded computer system for an automatic endoscope","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Embedded system; Software; Interface (matter); Hardware architecture; Virtual memory; VHDL; Life-critical system; Embedded software; Fault tolerance; Computer hardware; Operating system; Field-programmable gate array; Memory management","score_opus":0.03040016773660901,"score_gpt":0.2938927527152754,"score_spread":0.26349258497866634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103551229","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00028885985,0.00007150095,0.99319994,0.00003966466,0.00050964707,0.0014006825,0.000020925192,0.002292232,0.002176561],"genre_scores_gemma":[0.3204914,6.2052925e-7,0.6790931,0.00008328207,0.0000406858,0.00015785932,0.0000038292915,0.000029511857,0.00009968878],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99659914,0.0007078908,0.00094575447,0.0007044977,0.000487923,0.0005548047],"domain_scores_gemma":[0.9965135,0.0011412676,0.00020252916,0.0013993754,0.00049929693,0.00024401632],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014783285,0.00032678747,0.0006995794,0.00021469724,0.00016412821,0.00018596547,0.0012880673,0.00019088165,0.00002471071],"category_scores_gemma":[0.0003411424,0.00029005835,0.0001848886,0.00038206906,0.00009316775,0.00078289857,0.00011639272,0.00012782279,0.000027075612],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017941475,0.00024275914,0.000074992364,0.0018442719,0.00006197157,0.00002370341,0.0009269761,0.00008086203,0.0040464825,0.97247106,0.008295067,0.0119139245],"study_design_scores_gemma":[0.002308409,0.0038731894,0.000058701775,0.001547147,0.00008177941,0.0005748321,0.00055274507,0.7325541,0.2432867,0.011122631,0.0026146148,0.0014251865],"about_ca_topic_score_codex":0.000017439095,"about_ca_topic_score_gemma":0.0000045629704,"teacher_disagreement_score":0.9613484,"about_ca_system_score_codex":0.00014496189,"about_ca_system_score_gemma":0.00023503556,"threshold_uncertainty_score":0.9999552},"labels":[],"label_agreement":null},{"id":"W2104105957","doi":"10.1109/iccad.1991.185275","title":"A stimulus/response system based on hierarchical timing diagrams","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"VHDL; Computer science; Hierarchical database model; Hardware description language; Programming language; Graph; Theoretical computer science; Circuit diagram; Artificial intelligence; Data mining; Embedded system","score_opus":0.04018704920060614,"score_gpt":0.25497149093494714,"score_spread":0.214784441734341,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104105957","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0039237714,0.000023711633,0.96576273,0.0009865462,0.00017496607,0.00037140326,0.0000010774731,0.002556246,0.02619954],"genre_scores_gemma":[0.8879725,4.024949e-7,0.11008926,0.0006344735,0.000047935187,0.00007127422,3.1585358e-7,0.000017035354,0.0011668528],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975717,0.0006845373,0.00032896802,0.0005173047,0.0005066757,0.0003908341],"domain_scores_gemma":[0.9975768,0.0009845338,0.000074906755,0.001124618,0.000055002143,0.0001841532],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010888354,0.0002043857,0.00023850102,0.00025800872,0.00012567644,0.00021314812,0.0010426567,0.000116238385,0.00005997669],"category_scores_gemma":[0.00015300314,0.00016710472,0.00010440639,0.00044336915,0.00003941373,0.0002208464,0.00012589671,0.00021437947,0.0005540521],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000527626,0.0015327705,0.0010463266,0.00047834797,0.000077394696,0.0020695922,0.0036032207,0.003585213,0.017446386,0.72589844,0.085851274,0.15788338],"study_design_scores_gemma":[0.0002623009,0.00038949377,0.00012047297,0.00013461086,0.0000024132664,0.000034271547,0.000013552875,0.9926957,0.0047275126,0.00015243753,0.0012366045,0.00023065424],"about_ca_topic_score_codex":0.00001566197,"about_ca_topic_score_gemma":0.0000015174982,"teacher_disagreement_score":0.98911047,"about_ca_system_score_codex":0.00018000341,"about_ca_system_score_gemma":0.000028687058,"threshold_uncertainty_score":0.7121404},"labels":[],"label_agreement":null},{"id":"W2104193487","doi":"10.1109/tc.2009.173","title":"Algorithmic Aspects of Hardware/Software Partitioning: 1D Search Algorithms","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":58,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nortel (Canada)","funders":"","keywords":"Algorithm; Computer science; Knapsack problem; Heuristic; Software; Combinatorics; Theoretical computer science; Mathematics; Artificial intelligence; Programming language","score_opus":0.026795547780289454,"score_gpt":0.27220615930953074,"score_spread":0.2454106115292413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104193487","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00060898945,0.000042830226,0.9957002,0.00043549595,0.0009233996,0.0004294899,0.000012317276,0.0011355848,0.000711715],"genre_scores_gemma":[0.6844225,0.000014063793,0.31511745,0.00026068903,0.00006068894,0.000023120174,0.0000015490233,0.000015510353,0.0000844315],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99762934,0.00018266037,0.0004963772,0.0006039384,0.0006421968,0.000445481],"domain_scores_gemma":[0.9983299,0.00021199159,0.00012814476,0.0009286634,0.00021885143,0.00018245733],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00037039732,0.0002753487,0.00036837676,0.00047049744,0.00020945632,0.00013999868,0.001088911,0.00013763136,0.000017837237],"category_scores_gemma":[0.000004266273,0.00028954732,0.00022396272,0.0008251172,0.000079340316,0.00055570964,0.0000054727766,0.0003774355,0.0000467212],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002787156,0.00087217684,0.00001340363,0.00006255433,0.0001422328,0.00013822796,0.0016875782,0.052887276,0.004639076,0.010007334,0.0029031448,0.9266191],"study_design_scores_gemma":[0.0011550979,0.002273122,0.00038389422,0.0005873772,0.000035920177,0.0002444225,0.00004636123,0.413239,0.5736904,0.006519727,0.00087806996,0.00094657607],"about_ca_topic_score_codex":0.00005454565,"about_ca_topic_score_gemma":0.0000040294444,"teacher_disagreement_score":0.92567253,"about_ca_system_score_codex":0.00015428105,"about_ca_system_score_gemma":0.00016916764,"threshold_uncertainty_score":0.99995565},"labels":[],"label_agreement":null},{"id":"W2104872320","doi":"10.1109/ccece.2000.849622","title":"An object-oriented refinement methodology through the design of a settop-box","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"SystemC; Computer science; Design flow; Reuse; Electronic system-level design and verification; Computer architecture; High-level synthesis; Coding (social sciences); Software; Object-oriented programming; Design methods; Embedded system; Object-oriented design; Software engineering; Programming language; Field-programmable gate array","score_opus":0.15526392774644607,"score_gpt":0.3427666770441637,"score_spread":0.18750274929771762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104872320","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00020662193,0.00017863988,0.9871824,0.00094331044,0.00016475977,0.0005026419,8.507262e-7,0.00046422274,0.010356574],"genre_scores_gemma":[0.14076976,0.000022166358,0.8576064,0.0007658304,0.000033918175,0.00007577404,4.5865377e-7,0.000010168461,0.0007154937],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9967233,0.0018077419,0.00044437082,0.00040505402,0.00032786813,0.0002916902],"domain_scores_gemma":[0.9974862,0.0006416798,0.00019085691,0.0014957492,0.00013914783,0.00004637146],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017864932,0.00016198783,0.0002762379,0.00007629196,0.00009365087,0.000040108145,0.0014151405,0.00009470983,0.00014987258],"category_scores_gemma":[0.00011159412,0.000101122576,0.0000654257,0.0005187436,0.00009172264,0.00036580526,0.00016757294,0.00013115251,0.000031427197],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013142022,0.00029308838,0.000063971056,0.000029682045,0.00007371054,0.00001931681,0.014179061,0.00030455575,0.06776679,0.84968716,0.04923562,0.018333923],"study_design_scores_gemma":[0.0007828612,0.0025744035,0.000113079586,0.00006491454,0.00003888293,0.0001858117,0.0009586154,0.21625462,0.69514734,0.05609445,0.027076002,0.0007090011],"about_ca_topic_score_codex":0.00022561608,"about_ca_topic_score_gemma":0.000010347646,"teacher_disagreement_score":0.7935927,"about_ca_system_score_codex":0.000039087183,"about_ca_system_score_gemma":0.000024237968,"threshold_uncertainty_score":0.41236588},"labels":[],"label_agreement":null},{"id":"W2104985396","doi":"10.1109/iscas.2008.4541390","title":"Minimization of I/O Delay in the architectural synthesis of DSP data flow graphs","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Digital signal processing; Overhead (engineering); Schedule; Parallel computing; Data flow diagram; Minification; Throughput; Scheme (mathematics); Data-flow analysis; Signal-flow graph; Embedded system; Algorithm; Computer hardware; Mathematics; Telecommunications; Engineering","score_opus":0.05183055846712822,"score_gpt":0.26640951293363413,"score_spread":0.2145789544665059,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104985396","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.062073115,0.00007573,0.93298155,0.00026820868,0.000046967576,0.0003233383,0.000010238722,0.00010342063,0.0041174283],"genre_scores_gemma":[0.7671556,0.000010532173,0.23276322,0.000038263297,0.000004881178,0.000009935554,0.0000023282873,0.0000030729184,0.0000121714165],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99878174,0.0002650584,0.00034369665,0.00021472372,0.0002834222,0.00011136365],"domain_scores_gemma":[0.9980029,0.0004573746,0.00012375202,0.001351055,0.000049956616,0.000014946653],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005931735,0.00007643956,0.00016736049,0.00017261856,0.00002545175,0.000009844717,0.0021974894,0.000039340783,0.0000047170042],"category_scores_gemma":[0.0001525926,0.000048629492,0.00003438017,0.00054350734,0.00007573686,0.00025142226,0.00021731849,0.00005871947,0.0000012685872],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000106291554,0.0013516338,0.05303774,0.0007007656,0.00022918714,0.00022778258,0.054304007,0.0048019793,0.022596933,0.22709759,0.05589794,0.57964814],"study_design_scores_gemma":[0.00035672018,0.00021055267,0.018206917,0.00023395302,0.00001938815,0.0004481907,0.000259353,0.7822356,0.18669812,0.010446937,0.00044036124,0.00044389768],"about_ca_topic_score_codex":0.0002429628,"about_ca_topic_score_gemma":0.00006643282,"teacher_disagreement_score":0.77743363,"about_ca_system_score_codex":0.0000064783635,"about_ca_system_score_gemma":0.000038682712,"threshold_uncertainty_score":0.40835184},"labels":[],"label_agreement":null},{"id":"W2105325410","doi":"10.1109/iccd.1993.393412","title":"A recursive technique for computing lower-bound performance of schedules","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Deutsche Forschungsgemeinschaft; CMC Microsystems","keywords":"Computer science; Upper and lower bounds; Path (computing); Graph; Benchmark (surveying); Value (mathematics); Algorithm; Parallel computing; Mathematical optimization; Theoretical computer science; Mathematics","score_opus":0.03167183589489886,"score_gpt":0.26567023233907827,"score_spread":0.2339983964441794,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105325410","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02243998,0.00012471582,0.9700583,0.00012451937,0.00012939605,0.00087677647,0.0000013793979,0.00042650718,0.005818413],"genre_scores_gemma":[0.54392356,0.000008771338,0.4557286,0.000047633806,0.0000266625,0.00005526741,2.4676712e-7,0.000008018879,0.00020126312],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987501,0.000050516574,0.00038534516,0.0003296626,0.00020522729,0.00027916572],"domain_scores_gemma":[0.9987129,0.00018809762,0.00020784044,0.0006092745,0.00023044412,0.000051454903],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056199264,0.00014656186,0.00024695953,0.00015795167,0.000099552315,0.000056653123,0.00091786834,0.000103040824,0.000014668458],"category_scores_gemma":[0.000059147984,0.00013293004,0.00009137045,0.00033861955,0.00006565678,0.00039592074,0.0001577166,0.00010168315,0.000013178841],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023131053,0.00036441808,0.0011459315,0.000683141,0.00006329738,0.000008550815,0.0014430576,0.000072871386,0.10295694,0.83472097,0.009298747,0.04921897],"study_design_scores_gemma":[0.00024309027,0.0009085556,0.000062914696,0.00030700857,0.000005299442,0.000044017626,0.000027266584,0.20636986,0.7825503,0.008027961,0.0011311383,0.00032259658],"about_ca_topic_score_codex":0.000010284308,"about_ca_topic_score_gemma":0.0000012711157,"teacher_disagreement_score":0.826693,"about_ca_system_score_codex":0.000048165857,"about_ca_system_score_gemma":0.000021183485,"threshold_uncertainty_score":0.54207295},"labels":[],"label_agreement":null},{"id":"W2105606123","doi":"10.1109/ccece.2008.4564838","title":"Compiling parallel applications to Coarse-Grained Reconfigurable Architectures","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Modulo; Computer science; Scheduling (production processes); Parallel computing; Data-flow analysis; Computer architecture; Architecture; Processor scheduling; Data flow diagram; Computer network; Mathematics","score_opus":0.027203815746999312,"score_gpt":0.22109257371638735,"score_spread":0.19388875796938804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105606123","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011846459,0.000075366144,0.98043925,0.0014649075,0.00009877939,0.0008928181,0.0000058099713,0.0007613039,0.00441534],"genre_scores_gemma":[0.92407614,0.000030948147,0.07437097,0.00084837043,0.0001481265,0.00034236963,0.000003470611,0.00002804944,0.00015154589],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973704,0.00001909307,0.00042319408,0.00091817975,0.00032262792,0.0009464742],"domain_scores_gemma":[0.99797666,0.000096634605,0.00008998421,0.00034043743,0.00038683158,0.0011094804],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00020473715,0.00043622954,0.00047261198,0.0007834051,0.00035447613,0.0004634422,0.0012046586,0.00017612547,0.000013640739],"category_scores_gemma":[0.000044096905,0.0004450593,0.00006885649,0.00091238983,0.000059904785,0.00022614354,0.00009402548,0.0005434839,0.00004125595],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017921617,0.00006674877,0.000767199,0.00010438235,0.000062635634,0.00006730605,0.002276348,0.0011879229,0.005235349,0.89161295,0.003097089,0.095504135],"study_design_scores_gemma":[0.00027182934,0.00048128187,0.0013492662,0.0001739258,0.0000068354107,0.0003101922,0.000013857254,0.9831281,0.0017881413,0.0048816223,0.006757373,0.0008376223],"about_ca_topic_score_codex":0.0014765119,"about_ca_topic_score_gemma":0.00028974813,"teacher_disagreement_score":0.98194015,"about_ca_system_score_codex":0.00018712158,"about_ca_system_score_gemma":0.0004994084,"threshold_uncertainty_score":0.99980015},"labels":[],"label_agreement":null},{"id":"W2105612747","doi":"10.1109/asap.2010.5540965","title":"Customizing controller instruction sets for application-specific architectures","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; Controller (irrigation); Embedded system; Instruction set; Set (abstract data type); Reduction (mathematics); Personalization; Computer architecture; Computer hardware; Programming language","score_opus":0.013847596750538172,"score_gpt":0.2677295526699535,"score_spread":0.25388195591941537,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105612747","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011252277,0.000020488143,0.9826474,0.0003408814,0.0003416485,0.00087258924,0.0000013488849,0.00080826064,0.003715085],"genre_scores_gemma":[0.6459842,7.418876e-7,0.35341853,0.0001086792,0.00011076826,0.00029495527,9.508931e-7,0.000008102813,0.00007308168],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990603,0.000029511679,0.00022850424,0.00034522536,0.00014738693,0.0001890867],"domain_scores_gemma":[0.9990534,0.0001552983,0.000097550044,0.00052592444,0.0001101715,0.000057613164],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003754667,0.000112304966,0.00014609397,0.00012960861,0.00012376388,0.00012805252,0.0006102652,0.000096284086,0.0000059703175],"category_scores_gemma":[0.000025424675,0.000093169714,0.000068459936,0.00015629,0.000032912714,0.00014271495,0.00005782888,0.00016058584,0.00002479011],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009812776,0.000015160195,0.000080538615,0.000009556422,0.000007895069,2.199618e-7,0.00017720729,0.000016628444,0.17708121,0.5305977,0.0028687052,0.2891354],"study_design_scores_gemma":[0.0024166112,0.00013116308,0.0010374218,0.000016050331,0.000006953401,0.00014777521,0.0000414782,0.22245258,0.29532692,0.27068663,0.20703109,0.0007053204],"about_ca_topic_score_codex":0.00001689199,"about_ca_topic_score_gemma":0.000023200722,"teacher_disagreement_score":0.6347319,"about_ca_system_score_codex":0.000018692228,"about_ca_system_score_gemma":0.000017772129,"threshold_uncertainty_score":0.3799351},"labels":[],"label_agreement":null},{"id":"W2106000924","doi":"10.1109/dsd.2003.1231905","title":"A methodology for the design of AHB bus master wrappers","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"CMC Microsystems","keywords":"Computer science; Protocol (science); Core (optical fiber); Embedded system; State (computer science); Finite-state machine; Operating system; Software engineering; Programming language; Telecommunications","score_opus":0.2802471819960166,"score_gpt":0.3429887894497173,"score_spread":0.06274160745370067,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106000924","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00003786255,0.00016792757,0.9950457,0.0003031926,0.00016951954,0.0007131609,3.4770304e-7,0.00013918623,0.00342308],"genre_scores_gemma":[0.09087737,0.000004645148,0.9075182,0.0003563734,0.000011231199,0.00013647127,5.118065e-8,0.000007631224,0.0010880409],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984746,0.0007377943,0.00024180346,0.0002211099,0.00012079081,0.00020388977],"domain_scores_gemma":[0.9967251,0.0024203428,0.00009628576,0.0006321405,0.00009799061,0.000028136621],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029339876,0.00009432264,0.00018256919,0.000069681155,0.00006262254,0.00003805777,0.0007688458,0.00006980094,0.000019829582],"category_scores_gemma":[0.00027572017,0.000056403893,0.00007468408,0.00020255448,0.00007160882,0.00011677269,0.000048826416,0.00005327797,0.000006385599],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011100024,0.000023100001,0.000050096733,0.000023955212,0.000045860907,0.0000014240339,0.001114006,0.00013370522,0.029631661,0.9494881,0.010533166,0.008943839],"study_design_scores_gemma":[0.00051349506,0.0005875953,0.000040013994,0.000023671646,0.000024712846,0.00008855516,0.0003240795,0.04411529,0.8202224,0.11187302,0.021880064,0.0003071221],"about_ca_topic_score_codex":0.000020930227,"about_ca_topic_score_gemma":0.0000022186327,"teacher_disagreement_score":0.8376151,"about_ca_system_score_codex":0.000014457815,"about_ca_system_score_gemma":0.000071254246,"threshold_uncertainty_score":0.2300084},"labels":[],"label_agreement":null},{"id":"W2106247612","doi":"10.1109/iscas.2005.1465387","title":"Application Specific Instruction-Set Processor Generation for Video Processing Based on Loop Optimization","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Instruction set; Application-specific instruction-set processor; Speedup; Computer architecture; Design space exploration; Embedded system; Hardware acceleration; Code generation; Profiling (computer programming); Integrated circuit design; Computer engineering; Parallel computing; Field-programmable gate array; Programming language; Operating system","score_opus":0.03282614773174092,"score_gpt":0.27560574812077326,"score_spread":0.24277960038903235,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106247612","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00037205254,0.000030684216,0.99558,0.00076862593,0.00008300639,0.0011855693,0.0000017861323,0.0008004864,0.0011777873],"genre_scores_gemma":[0.3615774,0.0000019875715,0.6369294,0.00045029225,0.00031144088,0.0005763503,0.000029742565,0.000015492189,0.00010790561],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986111,0.00004146294,0.00035313194,0.0005285774,0.00028283766,0.00018291074],"domain_scores_gemma":[0.9989128,0.00003873359,0.00021528998,0.00045742528,0.00032522486,0.000050508475],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039190447,0.00015257196,0.00012669373,0.000204943,0.00020492973,0.00029102617,0.00038935532,0.000086499414,0.00000892675],"category_scores_gemma":[0.000028462422,0.00014360671,0.000039236882,0.0004587931,0.00001750663,0.0012830963,0.0000198844,0.00006474511,0.000016698026],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027071017,0.00014590165,0.000049597227,0.00012151549,0.0000046985747,2.801287e-7,0.00024386002,0.5374333,0.021389445,0.036976457,0.0067583267,0.3968495],"study_design_scores_gemma":[0.00031125295,0.000072048286,0.0000049990626,0.000022150476,0.0000021544224,0.0000038017765,0.0000062012577,0.90969425,0.08496502,0.00032324754,0.00443393,0.00016094882],"about_ca_topic_score_codex":0.000003081717,"about_ca_topic_score_gemma":0.0000050131753,"teacher_disagreement_score":0.39668855,"about_ca_system_score_codex":0.00016169276,"about_ca_system_score_gemma":0.000094881005,"threshold_uncertainty_score":0.58561116},"labels":[],"label_agreement":null},{"id":"W2106433650","doi":"10.1109/hicss.1999.772818","title":"Designing for low power in complex embedded DSP systems","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Wilfrid Laurier University; University of Waterloo","funders":"","keywords":"Digital signal processing; Computer science; Software; Texas Instruments DaVinci; Power (physics); Embedded software; Embedded system; Power optimization; Digital signal processor; Computer hardware","score_opus":0.04024171038705175,"score_gpt":0.2842531593259794,"score_spread":0.24401144893892762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106433650","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010623339,0.00010568778,0.9689301,0.000042906417,0.00028638454,0.0011699531,8.763559e-7,0.0006304207,0.027771302],"genre_scores_gemma":[0.66034776,8.875451e-7,0.33857897,0.00014411384,0.000013769886,0.00020160363,0.0000010220467,0.00001654548,0.0006953568],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979217,0.0003090575,0.0005182675,0.0004991274,0.00026365556,0.00048818113],"domain_scores_gemma":[0.9986148,0.0002984092,0.00012712399,0.00072927796,0.00013362049,0.00009677722],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014569861,0.00020415061,0.00034587894,0.00024662665,0.00007721759,0.00024749813,0.0007939485,0.00012093851,0.000021379621],"category_scores_gemma":[0.00014068586,0.00018688345,0.00007949386,0.0004589231,0.000024986934,0.00044496474,0.00006151644,0.000106755346,0.000039706196],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006502994,0.0001121781,0.00060838734,0.00010897827,0.000019138319,0.000027268612,0.0012311579,0.00030098562,0.0520871,0.9180674,0.027039034,0.0003918577],"study_design_scores_gemma":[0.0049196887,0.0013418533,0.00072829315,0.0008794282,0.000018018183,0.00046217284,0.0024429099,0.46611398,0.42109248,0.05153771,0.047074717,0.0033887327],"about_ca_topic_score_codex":0.00004356435,"about_ca_topic_score_gemma":0.000011623793,"teacher_disagreement_score":0.8665297,"about_ca_system_score_codex":0.00012139629,"about_ca_system_score_gemma":0.00008641305,"threshold_uncertainty_score":0.7620886},"labels":[],"label_agreement":null},{"id":"W2106669582","doi":"10.1145/360276.360344","title":"A memory coherence technique for online transient error recovery of FPGA configurations","year":2001,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Division of Electrical, Communications and Cyber Systems; Ministère de l'Économie, de la Science et de l'Innovation - Québec","keywords":"Computer science; Field-programmable gate array; Control reconfiguration; Overhead (engineering); Embedded system; Coherence (philosophical gambling strategy); Dependability; Flat memory model; Computer hardware; Memory management; Semiconductor memory; Operating system","score_opus":0.04661948967940132,"score_gpt":0.30375342317815995,"score_spread":0.2571339334987586,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106669582","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012113121,0.00004706536,0.985617,0.0005823885,0.00010770175,0.0016806143,0.000025386496,0.00045163068,0.010276926],"genre_scores_gemma":[0.35794204,0.000014618698,0.6390158,0.000263041,0.000035281428,0.00062909717,0.000010034894,0.00001430198,0.0020757932],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986475,0.00007820628,0.00049556774,0.00034223104,0.0002107264,0.00022575974],"domain_scores_gemma":[0.998602,0.00020356709,0.00016443324,0.0006805884,0.00028208122,0.00006735284],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046599828,0.00014560687,0.00026207013,0.00016810808,0.00005648352,0.000035273017,0.0007589729,0.000111954665,0.000042603813],"category_scores_gemma":[0.00006214096,0.00013021792,0.00012220863,0.00038459504,0.0000532673,0.00037698695,0.00004080451,0.000089307585,0.0000042548604],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004889086,0.0005519774,0.000020630729,0.0001619047,0.00004835835,0.000015475578,0.0007222331,0.00012129338,0.8907652,0.03815034,0.018263252,0.05113043],"study_design_scores_gemma":[0.00039059072,0.00072727335,0.00013967766,0.00015580343,0.0000122705815,0.00010976467,0.00009841476,0.007390256,0.9719447,0.011300027,0.007396415,0.0003348259],"about_ca_topic_score_codex":0.000091271395,"about_ca_topic_score_gemma":0.00009984735,"teacher_disagreement_score":0.35673073,"about_ca_system_score_codex":0.00004613258,"about_ca_system_score_gemma":0.00014397387,"threshold_uncertainty_score":0.53101325},"labels":[],"label_agreement":null},{"id":"W2106800670","doi":"10.1109/memcod.2011.5970510","title":"Formal modelling and transformations of processor instruction sets","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Engineering and Physical Sciences Research Council; Canadian Institute of Steel Construction","keywords":"Computer science; Datapath; Heuristics; Instruction set; Computer architecture; Set (abstract data type); Task (project management); Field-programmable gate array; Representation (politics); Process (computing); Programming language; Theoretical computer science; Parallel computing; Embedded system","score_opus":0.050378218581498824,"score_gpt":0.24206118613133515,"score_spread":0.19168296754983633,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106800670","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.046532396,0.00001668854,0.93693024,0.000013178976,0.000023746597,0.00013094497,4.7034436e-7,0.00017024181,0.016182108],"genre_scores_gemma":[0.678039,0.000006560086,0.32192084,0.0000072992816,0.0000020106834,0.000008725423,1.6424431e-7,0.000001629448,0.000013750969],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995476,0.000012285441,0.00018111474,0.00008535126,0.000085952895,0.00008772344],"domain_scores_gemma":[0.9997266,0.000006544763,0.000050873576,0.00012954624,0.00006114745,0.000025300742],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001578567,0.000046995177,0.00006905317,0.00008057687,0.000039606966,0.00001464221,0.0001653157,0.00003434749,0.0000032148403],"category_scores_gemma":[0.0000016029448,0.000039664854,0.000014619521,0.000121251294,0.000017451248,0.0015013268,0.000022961865,0.000034719807,0.0000011794564],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011350596,0.00006595814,0.0003510561,0.00032249998,0.000019464638,0.0000010046282,0.03346349,0.0002734328,0.0016570436,0.8748193,0.00008576119,0.08892969],"study_design_scores_gemma":[0.00018972559,0.00010492359,0.000121476456,0.000033928205,0.000003736581,0.000053233816,0.00014662623,0.7738739,0.17658834,0.04872536,0.000042923926,0.00011581921],"about_ca_topic_score_codex":0.00004216162,"about_ca_topic_score_gemma":0.0000039775555,"teacher_disagreement_score":0.8260939,"about_ca_system_score_codex":0.000005489288,"about_ca_system_score_gemma":0.000016241842,"threshold_uncertainty_score":0.16174857},"labels":[],"label_agreement":null},{"id":"W2107522725","doi":"10.1109/ccece.2004.1344960","title":"Hardware-software co-synthesis of bus architecture embedded devices","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Embedded system; Computer science; Software; Embedded software; Architecture; Reliability (semiconductor); Systems architecture; Computer architecture; System bus; Hardware architecture; Computer hardware; Operating system","score_opus":0.01578435768073896,"score_gpt":0.26070586547800273,"score_spread":0.24492150779726377,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107522725","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0060709766,0.00013880721,0.9817325,0.00031978035,0.00009675758,0.0003188218,0.000007645908,0.0013009463,0.010013802],"genre_scores_gemma":[0.52994466,0.0000041913627,0.46958116,0.0002120932,0.000030687777,0.000046722984,9.791171e-7,0.000014875548,0.00016464898],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99815977,0.00011330667,0.00044462975,0.00046957922,0.00048120567,0.00033154062],"domain_scores_gemma":[0.99814415,0.00029537512,0.00020916434,0.0010855199,0.00015102487,0.00011476883],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003930349,0.00023120834,0.0003846431,0.00024045532,0.000074678755,0.00009043465,0.0016014081,0.00013950668,0.00004129055],"category_scores_gemma":[0.00020844933,0.00018835496,0.00014201572,0.00045676267,0.00007712545,0.00034637263,0.00017697699,0.00015456812,0.00006600259],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009416908,0.0012013431,0.0070612496,0.0019948985,0.0006040796,0.00042159026,0.01754734,0.004384983,0.093771674,0.3914375,0.018480621,0.46300054],"study_design_scores_gemma":[0.00028150738,0.000155374,0.00069005566,0.00028606312,0.0000141140035,0.00009343702,0.000083102896,0.00018288854,0.9717927,0.023065114,0.0029086766,0.00044697514],"about_ca_topic_score_codex":0.00018669493,"about_ca_topic_score_gemma":0.00005727637,"teacher_disagreement_score":0.878021,"about_ca_system_score_codex":0.000067989335,"about_ca_system_score_gemma":0.00014641101,"threshold_uncertainty_score":0.76808923},"labels":[],"label_agreement":null},{"id":"W2108424055","doi":"10.1145/968280.968308","title":"Using reconfigurability to achieve real-time profiling for hardware/software codesign","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":60,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Government of Ontario","keywords":"Reconfigurability; Profiling (computer programming); Computer science; Field-programmable gate array; Embedded system; Software; Computer architecture; Reconfigurable computing; System on a chip; Computer hardware; Operating system","score_opus":0.06832273468868369,"score_gpt":0.3218016446951693,"score_spread":0.2534789100064856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108424055","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009386946,0.000009213675,0.9831299,0.00041452196,0.00017378875,0.0022948177,0.000012321662,0.0020330364,0.0025454222],"genre_scores_gemma":[0.05157936,0.0000011945712,0.94741285,0.0002656192,0.00007405837,0.00020445854,0.0000037184943,0.000031224507,0.00042754388],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9977094,0.00013610318,0.00052513095,0.0008221855,0.0002952755,0.00051192567],"domain_scores_gemma":[0.99789864,0.00027913201,0.00013663544,0.0011345153,0.00034233142,0.00020873986],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014553884,0.00025464484,0.00037243523,0.00016189601,0.00019297852,0.0002172459,0.0010904457,0.0001473979,0.000014131629],"category_scores_gemma":[0.00034115918,0.00023741901,0.00013620719,0.00043854577,0.000031155814,0.0006085885,0.0001595294,0.000111057365,0.000076523516],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015128609,0.00029294664,0.00046357544,0.00037410835,0.00007742094,0.000026919886,0.0023643645,0.005228454,0.7936353,0.17359,0.0035928339,0.020202773],"study_design_scores_gemma":[0.0005747589,0.00081783335,0.000053721025,0.00021962702,0.0000136398185,0.000055849086,0.00004410213,0.019981591,0.8891772,0.08784577,0.00042830192,0.0007876017],"about_ca_topic_score_codex":0.0002606867,"about_ca_topic_score_gemma":0.000011225004,"teacher_disagreement_score":0.095541894,"about_ca_system_score_codex":0.0004262036,"about_ca_system_score_gemma":0.00031110604,"threshold_uncertainty_score":0.9681666},"labels":[],"label_agreement":null},{"id":"W2109240331","doi":"10.1155/2009/376232","title":"A Message‐Passing Hardware/Software CosimulationEnvironment for Reconfigurable Computing Systems","year":2009,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; High Performance Research Computing, Texas A and M University; CMC Microsystems","keywords":"x86; Computer science; Benchmark (surveying); Field-programmable gate array; Software; Embedded system; Reconfigurable computing; Computer architecture; Interface (matter); Message passing; Parallel computing; Operating system","score_opus":0.025683422186314888,"score_gpt":0.28976878099658854,"score_spread":0.2640853588102737,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109240331","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010131301,0.000935894,0.97988105,0.0012990936,0.0035939815,0.00053159863,0.000007640629,0.00026698178,0.0033524872],"genre_scores_gemma":[0.8600952,0.000031669926,0.13824114,0.00043716686,0.0008438847,0.000003779174,0.000007469582,0.000028547418,0.00031116544],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9959225,0.00025471175,0.0018089154,0.00050361565,0.0009862452,0.00052402867],"domain_scores_gemma":[0.9948879,0.0010078824,0.0021785444,0.00043887715,0.0012892714,0.00019753292],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0026577446,0.00034998835,0.00067541463,0.0005452777,0.0003099439,0.0010718212,0.0022370322,0.00016577389,0.00001726578],"category_scores_gemma":[0.00045993476,0.00034703608,0.0003465333,0.00023147814,0.00003784135,0.0009933471,0.00006540566,0.0004279543,0.000012831889],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017357488,0.00045015835,0.0012196631,0.00016976158,0.00071022066,0.0003226072,0.0027568405,0.262856,0.023490053,0.024703804,0.017512416,0.6656349],"study_design_scores_gemma":[0.0033044203,0.0009939685,0.0013213821,0.0038155504,0.00006902008,0.0027527742,0.00031060498,0.8967696,0.030459067,0.00978822,0.049248867,0.0011665199],"about_ca_topic_score_codex":0.000022543918,"about_ca_topic_score_gemma":6.7184135e-7,"teacher_disagreement_score":0.8499639,"about_ca_system_score_codex":0.0007063157,"about_ca_system_score_gemma":0.00017978052,"threshold_uncertainty_score":0.9999652},"labels":[],"label_agreement":null},{"id":"W2109656299","doi":"10.1145/611817.611820","title":"Architectures and algorithms for synthesizable embedded programmable logic cores","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Logic synthesis; Programmable logic device; Programmable Array Logic; Parallel computing; Programmable logic array; Computer architecture; Simple programmable logic device; Logic optimization; Logic gate; Algorithm; Logic family; Embedded system","score_opus":0.0371157982109852,"score_gpt":0.29012102195419764,"score_spread":0.25300522374321244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109656299","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00093837455,0.00039133627,0.9839014,0.00013957795,0.0000978053,0.0010453012,0.0000015072767,0.00086805923,0.012616665],"genre_scores_gemma":[0.17394193,0.000007645551,0.8236935,0.00024030305,0.000023958888,0.00033852077,6.1191446e-7,0.000015941872,0.0017375604],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9985161,0.0001367023,0.00024360187,0.00049278873,0.00018381949,0.00042702007],"domain_scores_gemma":[0.9988226,0.0003612116,0.00008299675,0.00053701404,0.00008631475,0.00010980838],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007525672,0.00018850737,0.00025441858,0.00011472225,0.00014509671,0.00026629269,0.00048646133,0.000091666254,0.000011980464],"category_scores_gemma":[0.0002157277,0.00014389263,0.00006280516,0.00021131498,0.00006675326,0.00015392478,0.00007710039,0.00008150325,0.000006616239],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008963097,0.00010162494,0.00019694277,0.00014452357,0.000040637,0.000013595925,0.0005380016,0.00004705012,0.004784406,0.9286757,0.0062894425,0.059159074],"study_design_scores_gemma":[0.0006542738,0.0008014643,0.000056978428,0.00007749474,0.000017213815,0.00029911447,0.000117084826,0.062679194,0.34496245,0.5530534,0.036504224,0.00077710225],"about_ca_topic_score_codex":0.000028001237,"about_ca_topic_score_gemma":0.000008496243,"teacher_disagreement_score":0.37562233,"about_ca_system_score_codex":0.000021780455,"about_ca_system_score_gemma":0.00005150133,"threshold_uncertainty_score":0.5867771},"labels":[],"label_agreement":null},{"id":"W2110056792","doi":"10.1109/ccece.2011.6030528","title":"Multiprocessor FPGA implementation of a 2D digital filter","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Stratix; Computer science; Multiprocessing; Throughput; Filter (signal processing); Embedded system; Realization (probability); Computer hardware; Parallel computing; Digital filter; Computer architecture; Operating system","score_opus":0.047066449059558466,"score_gpt":0.29179553213815634,"score_spread":0.24472908307859786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110056792","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022332523,0.000009153021,0.9495015,0.000022423046,0.000049452352,0.0002104901,0.0000033017593,0.00031288256,0.027558245],"genre_scores_gemma":[0.89708644,5.424556e-7,0.102567926,0.00004867931,0.000008672447,0.000023033983,9.784992e-7,0.0000045776014,0.00025912354],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99930125,0.000016100137,0.00023553138,0.00017329815,0.00015033575,0.00012349809],"domain_scores_gemma":[0.9994422,0.000020774356,0.000099259734,0.00031548706,0.000089167974,0.000033087854],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012076403,0.0000704123,0.00009399802,0.00007426291,0.000015853511,0.00004424591,0.00047458382,0.000028244805,0.0000996215],"category_scores_gemma":[0.000008568643,0.000057762572,0.00003611255,0.00014464208,0.000017020859,0.0008849784,0.00011274091,0.000028040355,0.00003388118],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020872916,0.00041535767,0.03361745,0.00023707557,0.000103228354,0.000027936872,0.03495217,0.0000010056773,0.03219458,0.1378902,0.017414352,0.74312574],"study_design_scores_gemma":[0.00021861042,0.00017318547,0.003232148,0.000015358952,0.0000022545362,0.000010408596,0.000345819,0.00086159125,0.98905087,0.0056157154,0.00032881094,0.00014522269],"about_ca_topic_score_codex":0.00014138827,"about_ca_topic_score_gemma":0.0000145814265,"teacher_disagreement_score":0.9568563,"about_ca_system_score_codex":0.000012251228,"about_ca_system_score_gemma":0.000025024643,"threshold_uncertainty_score":0.23554893},"labels":[],"label_agreement":null},{"id":"W2110578625","doi":"10.1109/ccece.2004.1347584","title":"A tool converting finite state machine to VHDL","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Finite-state machine; VHDL; Computer science; Hardware description language; Programming language; Component (thermodynamics); Representation (politics); Code (set theory); Transformation (genetics); State (computer science); Computer architecture; Theoretical computer science; Computer engineering; Computer hardware; Embedded system; Field-programmable gate array","score_opus":0.01421413052548871,"score_gpt":0.25011915741654067,"score_spread":0.23590502689105197,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110578625","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019687584,0.000023511659,0.97106105,0.0009703231,0.00011644485,0.0003091343,0.0000014596285,0.0011587454,0.0066717463],"genre_scores_gemma":[0.7298248,0.0000011641348,0.26677465,0.0021301343,0.000019468634,0.000029277066,3.7145466e-7,0.000009815853,0.0012103203],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987897,0.0000446067,0.0002941315,0.00033792562,0.00023873216,0.0002948605],"domain_scores_gemma":[0.9990948,0.00007175519,0.00005646132,0.0006056584,0.00006811256,0.000103202954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042554567,0.000128583,0.00015173868,0.00012375163,0.00006158791,0.0001279618,0.00076076953,0.00003406062,0.000016124179],"category_scores_gemma":[0.00007539572,0.000110668734,0.000043977485,0.00038309558,0.000011464213,0.0002507666,0.00027454676,0.00009458429,0.000433852],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030557458,0.0002985525,0.0015312318,0.00015528771,0.0000912119,0.00092787965,0.016964903,0.0066540916,0.07375866,0.70193815,0.012737067,0.18491238],"study_design_scores_gemma":[0.0015751687,0.000910147,0.0005687115,0.00031336021,0.000007208178,0.00023248376,0.00006616827,0.09401124,0.7542595,0.13040344,0.016092494,0.0015600504],"about_ca_topic_score_codex":0.000350437,"about_ca_topic_score_gemma":0.00004734731,"teacher_disagreement_score":0.7101372,"about_ca_system_score_codex":0.000082640225,"about_ca_system_score_gemma":0.000061759354,"threshold_uncertainty_score":0.5576434},"labels":[],"label_agreement":null},{"id":"W2110810291","doi":"10.1109/pacrim.2005.1517373","title":"An iterative hardware Gaussian noise generator","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Field-programmable gate array; Computer science; Gaussian noise; Datapath; Gaussian; Noise (video); Block (permutation group theory); Gate array; Realization (probability); Gaussian function; Computer hardware; Electronic engineering; Embedded system; Algorithm; Artificial intelligence; Mathematics; Engineering; Statistics","score_opus":0.018061089469528648,"score_gpt":0.27777667763276526,"score_spread":0.2597155881632366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110810291","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028970016,0.000054947646,0.9586117,0.0009488652,0.00010297523,0.0002180178,0.000002206084,0.001279125,0.03588515],"genre_scores_gemma":[0.6211805,0.000001538904,0.37622067,0.0011236379,0.00021397693,0.00003281939,0.0000016432608,0.000009352987,0.001215884],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99873734,0.0001380207,0.00022877891,0.00041946067,0.00022913565,0.00024726297],"domain_scores_gemma":[0.99876547,0.000019415345,0.000058375797,0.0008939202,0.000097596305,0.00016520561],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023456603,0.00014738762,0.00014864447,0.000106695494,0.00010309929,0.00034012317,0.0009691314,0.0000731374,0.0000829288],"category_scores_gemma":[0.00000884414,0.00012325826,0.000045767007,0.00022399683,0.000021503025,0.0014597933,0.000089951245,0.00009480974,0.00025429652],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000033579013,0.00016084484,0.00039387864,0.000010942328,0.000018531377,0.00003721853,0.0035497076,0.00007471473,0.08389893,0.8242129,0.039022572,0.04861637],"study_design_scores_gemma":[0.00033854163,0.0003655969,0.00045607577,0.000037750156,0.0000045590464,0.00007422157,0.000077435376,0.17312536,0.7300261,0.002602509,0.09215625,0.0007355673],"about_ca_topic_score_codex":0.000020923819,"about_ca_topic_score_gemma":0.00005747335,"teacher_disagreement_score":0.82161045,"about_ca_system_score_codex":0.000056770725,"about_ca_system_score_gemma":0.000073236566,"threshold_uncertainty_score":0.50263256},"labels":[],"label_agreement":null},{"id":"W2111345110","doi":"10.1109/fpl.2007.4380647","title":"Domain-Specific Hybrid FPGA: Architecture and Floating Point Applications","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Benchmark (surveying); Computer architecture; Granularity; Domain (mathematical analysis); Architecture; Floating point; Logic synthesis; Control logic; Point (geometry); Embedded system; Logic gate; Computer engineering; Computer hardware; Algorithm","score_opus":0.01100714958646411,"score_gpt":0.2407580369927091,"score_spread":0.22975088740624497,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111345110","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023437503,0.00025963786,0.96808434,0.00040172326,0.0000435426,0.00044072713,7.392068e-7,0.0007435892,0.027681982],"genre_scores_gemma":[0.2554219,0.000008213564,0.7440216,0.00024128561,0.00010412051,0.000026769296,8.5758137e-7,0.000009622728,0.00016561591],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9988088,0.00004161056,0.0002776784,0.00039524422,0.0002006954,0.0002759931],"domain_scores_gemma":[0.9989463,0.00017118269,0.0000769043,0.000639867,0.000055070992,0.00011065141],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00086735276,0.00012707466,0.00013080478,0.0001465655,0.00014732334,0.00013666647,0.00051529094,0.00004153233,0.000007877022],"category_scores_gemma":[0.000003732565,0.00010940354,0.000035578007,0.00026654798,0.000049668826,0.0001716859,0.00019714485,0.00015156934,0.000028397633],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019326674,0.00002458213,0.00010757158,0.000018295876,0.000006845076,0.000020978547,0.0007027709,0.0000031737554,0.023206707,0.7785316,0.0031134828,0.19426203],"study_design_scores_gemma":[0.000310523,0.000100895224,0.00083915365,0.000048418857,0.000002849979,0.00073158176,0.00024070193,0.00037715523,0.2111245,0.24529709,0.5403617,0.00056542177],"about_ca_topic_score_codex":0.000015408748,"about_ca_topic_score_gemma":0.00000971622,"teacher_disagreement_score":0.53724825,"about_ca_system_score_codex":0.00004028638,"about_ca_system_score_gemma":0.000015110078,"threshold_uncertainty_score":0.4461347},"labels":[],"label_agreement":null},{"id":"W2111729788","doi":"10.1109/glocom.1988.26040","title":"'Circuit Design and Management System'-an expert system for special services provisioning","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Computer science; Expert system; Component (thermodynamics); Circuit design; Representation (politics); Provisioning; Systems design; Service (business); Object-oriented design; Software engineering; Systems engineering; Object-oriented programming; Artificial intelligence; Embedded system; Engineering; Operating system","score_opus":0.03384825831032112,"score_gpt":0.2629762217567193,"score_spread":0.2291279634463982,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111729788","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00022757957,0.00016258807,0.9689345,0.000013197734,0.0004977684,0.00241746,6.26899e-7,0.0014788306,0.026267476],"genre_scores_gemma":[0.33271447,0.000006730449,0.66572535,0.00008463505,0.00025489499,0.0006549616,9.1148803e-7,0.00002807026,0.00052996736],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978093,0.00033327434,0.00043219878,0.00070306857,0.0003428248,0.00037935688],"domain_scores_gemma":[0.9987085,0.000106850355,0.00015097788,0.0007803515,0.00010742299,0.00014588876],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015111627,0.00023708084,0.00030071894,0.00017696689,0.0002631707,0.00055421767,0.0007999683,0.000098409095,0.0000028830705],"category_scores_gemma":[0.0000053627186,0.00020054466,0.000052576976,0.000210479,0.00001727826,0.000778595,0.00011531918,0.000051413608,0.00001530594],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005688891,0.000020792708,0.000015673404,0.0013868243,0.000029196104,0.000026472722,0.0012355475,0.000030133671,0.0007715817,0.98915815,0.00088895066,0.006431006],"study_design_scores_gemma":[0.0041954834,0.0022736206,0.00009960429,0.005818523,0.00012318294,0.0013617949,0.025137322,0.6912814,0.18159352,0.012009955,0.07255487,0.0035507216],"about_ca_topic_score_codex":0.000039339662,"about_ca_topic_score_gemma":0.0000050031604,"teacher_disagreement_score":0.9771482,"about_ca_system_score_codex":0.00024113241,"about_ca_system_score_gemma":0.000037616242,"threshold_uncertainty_score":0.8177974},"labels":[],"label_agreement":null},{"id":"W2111937166","doi":"10.1109/mwscas.2007.4488581","title":"Timing specification in transaction level modeling of hardware/software systems","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Computer science; Design space exploration; Design flow; Transaction-level modeling; Speedup; Database transaction; Electronic system-level design and verification; Process (computing); Static timing analysis; Computer architecture; Software; High-level synthesis; Embedded system; Software engineering; Programming language; Parallel computing; Field-programmable gate array","score_opus":0.13783382328567712,"score_gpt":0.2952350524829385,"score_spread":0.1574012291972614,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111937166","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041537337,0.00008954959,0.95510453,0.000043185737,0.0001587212,0.0003860891,0.000001368944,0.0003185019,0.0023607155],"genre_scores_gemma":[0.92273146,0.00001659267,0.077080116,0.000008691468,0.00003739061,0.00003140395,0.0000011008218,0.000012338324,0.00008091652],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99825734,0.000012953075,0.0006449862,0.00041552057,0.00036988757,0.00029929227],"domain_scores_gemma":[0.9988185,0.00004667968,0.000246774,0.00021105281,0.0006093261,0.00006767016],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013770452,0.00015832286,0.0002658233,0.0003999215,0.000049155202,0.00014132423,0.0006990657,0.00014565914,0.0000028778738],"category_scores_gemma":[0.00008492763,0.00016695545,0.000042981726,0.0005445845,0.00002816346,0.001037346,0.000042478274,0.00019774494,0.000006108675],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010760538,0.00032610146,0.016324261,0.0023081426,0.000047032172,0.00002085528,0.046787042,0.002002678,0.37745586,0.43482438,0.000358093,0.11943796],"study_design_scores_gemma":[0.00028758118,0.000087802575,0.0012033541,0.00094565406,0.0000064670485,0.000036707374,0.0015524982,0.9220023,0.06931183,0.00408401,0.00011033389,0.0003714684],"about_ca_topic_score_codex":0.00015426785,"about_ca_topic_score_gemma":0.000010345438,"teacher_disagreement_score":0.9199996,"about_ca_system_score_codex":0.0001476482,"about_ca_system_score_gemma":0.00007539642,"threshold_uncertainty_score":0.6808245},"labels":[],"label_agreement":null},{"id":"W2113232011","doi":"10.1109/ccece.2004.1347638","title":"An implementation of the hardware partition in a software/hardware co-designed Java virtual machine","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Computer science; Java; Partition (number theory); Hardware architecture; Embedded Java; Field-programmable gate array; Software; strictfp; Hardware compatibility list; Virtual machine; Hardware acceleration; Embedded system; Operating system; Java concurrency; Computer hardware; Computer architecture; Real time Java","score_opus":0.017427174253547166,"score_gpt":0.3073118498241774,"score_spread":0.28988467557063025,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113232011","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09512539,0.000019276038,0.9032395,0.0002725963,0.000086229746,0.0006601421,0.000016326483,0.00036879038,0.00021176487],"genre_scores_gemma":[0.95495075,0.0000028360016,0.044643708,0.0002460561,0.000020094154,0.000076360084,0.000013817756,0.000012340679,0.000034046465],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99827117,0.00027145454,0.0004768252,0.00033761843,0.00040559922,0.00023735856],"domain_scores_gemma":[0.9988641,0.00004948615,0.00018998554,0.0007410368,0.00009882507,0.000056558718],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006178991,0.00015070714,0.00019273459,0.00014593282,0.00008004905,0.00007318855,0.0008934352,0.00007310223,0.00005334094],"category_scores_gemma":[0.000024991077,0.000112994436,0.00006838113,0.00045395314,0.000041451174,0.0007768399,0.00009493138,0.000109319524,0.000012444588],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007901716,0.0011295445,0.12560688,0.00021735368,0.00008373904,0.00006173691,0.024568874,0.0029975248,0.2894724,0.44428393,0.0048482115,0.10665076],"study_design_scores_gemma":[0.0017371449,0.0009429531,0.043846272,0.00015837103,0.0000100527905,0.00002928865,0.0008479139,0.0021579452,0.9315972,0.018093644,0.0001577664,0.00042148284],"about_ca_topic_score_codex":0.0010653465,"about_ca_topic_score_gemma":0.0008674642,"teacher_disagreement_score":0.8598254,"about_ca_system_score_codex":0.00016827311,"about_ca_system_score_gemma":0.00015706985,"threshold_uncertainty_score":0.46077794},"labels":[],"label_agreement":null},{"id":"W2113461255","doi":"10.1109/ccece.2007.420","title":"A Methodology for Prototyping Flexible Embedded Systems","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Embedded system; Field-programmable gate array; Ethernet; Computer science; Software; Software prototyping; Rapid prototyping; FPGA prototype; System on a chip; Embedded software; Computer architecture; Computer hardware; Operating system; Engineering; Software development","score_opus":0.1443200873173456,"score_gpt":0.38436234157506954,"score_spread":0.24004225425772394,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113461255","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00011186575,0.00019536445,0.9768132,0.00009729314,0.00055533455,0.0029610796,6.362882e-7,0.0018922013,0.017373014],"genre_scores_gemma":[0.06446415,0.0000015146688,0.9318313,0.00022243542,0.0001531041,0.0007565887,8.691678e-7,0.000019931173,0.0025501319],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980034,0.0002884525,0.0005023283,0.00047122056,0.00020153809,0.00053302094],"domain_scores_gemma":[0.9976503,0.0011652976,0.0001562044,0.0007458061,0.00017545685,0.000106930536],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.007938436,0.00016290556,0.0003181104,0.00025562308,0.0001065421,0.00013716255,0.0009499763,0.00016251343,0.0000042464103],"category_scores_gemma":[0.0002622191,0.00013973034,0.000094958625,0.00038913896,0.000028329216,0.00035908748,0.00013327139,0.00010204091,0.000023795075],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019801892,0.000024467017,0.00003650863,0.00013745765,0.00002188959,0.00000709169,0.00054275256,0.000010059369,0.02411878,0.95486456,0.00390493,0.016311705],"study_design_scores_gemma":[0.0009137616,0.0007522838,0.00006694291,0.00018057319,0.000014954055,0.000339393,0.0005026763,0.09006816,0.7570254,0.07042207,0.078820035,0.00089373137],"about_ca_topic_score_codex":0.00006872286,"about_ca_topic_score_gemma":0.000008183068,"teacher_disagreement_score":0.8844425,"about_ca_system_score_codex":0.00007838215,"about_ca_system_score_gemma":0.00006866683,"threshold_uncertainty_score":0.56980383},"labels":[],"label_agreement":null},{"id":"W2113843141","doi":"10.1109/fdl.2008.4641423","title":"Towards compilation of streaming programs into FPGA hardware","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Compiler; Computer science; Field-programmable gate array; Exploit; Software; Throughput; Parallelism (grammar); High-level synthesis; Embedded system; Open source hardware; Computer architecture; Computer hardware; Operating system; Parallel computing; Open source","score_opus":0.042133941448497664,"score_gpt":0.2751106528991862,"score_spread":0.23297671145068852,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113843141","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02109797,0.00004801903,0.96347857,0.00009296806,0.00007792224,0.00028137374,5.175139e-7,0.0007130858,0.014209607],"genre_scores_gemma":[0.6872897,0.0000037737714,0.31244302,0.000021156815,0.000017606206,0.000016142823,0.000002943468,0.0000049918995,0.0002006475],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99895585,0.00006088873,0.00028965803,0.00023144107,0.0003148248,0.00014736701],"domain_scores_gemma":[0.99916255,0.000024581113,0.00011699049,0.00048148693,0.00016477985,0.00004961605],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021297773,0.00009986939,0.00017337223,0.00010154137,0.000068656416,0.000030841584,0.00056604657,0.00006024808,0.000007775272],"category_scores_gemma":[0.000018694202,0.000086470245,0.000055471555,0.00033344066,0.000051562718,0.00041972165,0.00014438729,0.00006258206,0.0000123015925],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000078906505,0.00033535695,0.02553939,0.00021702991,0.000049960596,0.000056042576,0.012887042,0.00003931111,0.020341564,0.13586931,0.004867235,0.79978985],"study_design_scores_gemma":[0.00079682405,0.0011947836,0.031328898,0.0004118874,0.0000129469145,0.00027709248,0.00037457017,0.08244702,0.8498347,0.02475096,0.0075441054,0.0010262596],"about_ca_topic_score_codex":0.00027732167,"about_ca_topic_score_gemma":0.000018265411,"teacher_disagreement_score":0.8294931,"about_ca_system_score_codex":0.000045468565,"about_ca_system_score_gemma":0.00006673662,"threshold_uncertainty_score":0.35261542},"labels":[],"label_agreement":null},{"id":"W2114322124","doi":"10.1109/ccece.2008.4564593","title":"Cost effective reconfigurable architecture for stream processing applications","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Field-programmable gate array; Computer architecture; Reconfigurable computing; Architecture; Embedded system; Stream processing; Image processing; Mode (computer interface); Real-time computing; Computer hardware; Artificial intelligence; Image (mathematics); Distributed computing","score_opus":0.02314871461445766,"score_gpt":0.22814538593831182,"score_spread":0.20499667132385416,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114322124","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0015810985,0.00012442394,0.9925638,0.0005725407,0.00006809246,0.0024427536,0.000010061768,0.0005516207,0.0020856054],"genre_scores_gemma":[0.9533347,0.000035840763,0.043546796,0.00028555878,0.00018153075,0.0024806957,0.000006596067,0.000031332573,0.0000969852],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977644,0.000013876117,0.00032425736,0.000847224,0.00022068684,0.0008295432],"domain_scores_gemma":[0.9983665,0.00012765001,0.00011487922,0.00022601346,0.0005262383,0.0006387369],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00018793829,0.00039945942,0.0004199981,0.00052568666,0.00039693702,0.0004830388,0.0008211416,0.00020499056,0.000004447955],"category_scores_gemma":[0.000040928677,0.00039555636,0.0000700749,0.00064733886,0.000066291606,0.00041292614,0.000047510148,0.00047125193,0.0000071504674],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013997255,0.0000500243,0.00027225673,0.00022006885,0.00003923487,0.000014769482,0.0012988416,0.00013891478,0.0020865435,0.2896866,0.0011082328,0.7050705],"study_design_scores_gemma":[0.0004139046,0.0006128911,0.00073931523,0.00027462238,0.000012682527,0.00027623674,0.000015522979,0.971487,0.0049721035,0.0056572454,0.014747549,0.00079092087],"about_ca_topic_score_codex":0.0005163127,"about_ca_topic_score_gemma":0.00017273675,"teacher_disagreement_score":0.9713481,"about_ca_system_score_codex":0.00022551577,"about_ca_system_score_gemma":0.00057497213,"threshold_uncertainty_score":0.9998496},"labels":[],"label_agreement":null},{"id":"W2114423901","doi":"10.1109/ipdpsw.2012.50","title":"Efficient On-line Hardware/Software Task Scheduling for Dynamic Run-time Reconfigurable Systems","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Control reconfiguration; Computer science; Reconfigurable computing; Field-programmable gate array; Embedded system; Software; Reuse; Scheduling (production processes); Overhead (engineering); Flexibility (engineering); Computer architecture; Task (project management); Computer hardware; Operating system; Engineering","score_opus":0.027789231916596116,"score_gpt":0.2773344756875764,"score_spread":0.2495452437709803,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114423901","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0048371595,0.000617007,0.9856369,0.00017375151,0.001313313,0.0014833425,0.000020307349,0.0021181845,0.0038000548],"genre_scores_gemma":[0.7272522,0.000003489136,0.2658986,0.00020850165,0.0001977727,0.00037455067,0.000012781594,0.00005042158,0.0060017346],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99732965,0.00015040906,0.0006051335,0.0006093714,0.00044004834,0.00086538127],"domain_scores_gemma":[0.997529,0.0005197288,0.00024172581,0.001194421,0.00025026622,0.0002648819],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0017622934,0.00032988508,0.0004589804,0.00025656197,0.0002290122,0.00027344713,0.0011285258,0.00019182418,0.00002694145],"category_scores_gemma":[0.00023479293,0.00028142508,0.00016344903,0.00036799585,0.000030727388,0.00033618102,0.00010587087,0.00018831399,0.0006617642],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000192123,0.0027463473,0.00071308186,0.0026900233,0.00062086736,0.000044785913,0.0046867277,0.26605117,0.13179837,0.470018,0.062780075,0.05765843],"study_design_scores_gemma":[0.0003625936,0.0003018751,0.00001546425,0.00030621944,0.000012719332,0.00005446226,0.00004289309,0.98006296,0.012749725,0.00032417246,0.0052554896,0.00051141594],"about_ca_topic_score_codex":0.000044784003,"about_ca_topic_score_gemma":0.0000012192604,"teacher_disagreement_score":0.72241503,"about_ca_system_score_codex":0.0002792846,"about_ca_system_score_gemma":0.0000846609,"threshold_uncertainty_score":0.9999638},"labels":[],"label_agreement":null},{"id":"W2114993059","doi":"10.1109/ccece.2004.1345208","title":"A real-time software implementation of an OFDM modem suitable for software defined radios","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Interleaving; Computer science; Baseband; Software-defined radio; Orthogonal frequency-division multiplexing; Digital signal processing; Software; Embedded system; Computer hardware; Coding (social sciences); Computer architecture; Bandwidth (computing); Telecommunications; Channel (broadcasting); Operating system","score_opus":0.01939839128635788,"score_gpt":0.29683078286535336,"score_spread":0.27743239157899546,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114993059","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034957863,0.000020378131,0.9624276,0.00008832621,0.0000500155,0.0010231381,0.000027260887,0.0012326268,0.0001727698],"genre_scores_gemma":[0.11557682,0.0000046240184,0.8838216,0.00007229294,0.000030095436,0.00019645039,0.00003004651,0.000024329587,0.00024371271],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983456,0.00006821211,0.00048281928,0.000437162,0.0003007961,0.00036537024],"domain_scores_gemma":[0.9985294,0.00014958072,0.00021005303,0.0007615033,0.00024695345,0.00010256112],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00060021476,0.00017743617,0.00029985385,0.00015109578,0.000095736985,0.00008033951,0.00078826136,0.000105280524,0.00003304462],"category_scores_gemma":[0.00006546033,0.00016834047,0.000099450845,0.00032802354,0.000023133398,0.0010352535,0.00011011224,0.000052647,0.000012412726],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013199521,0.0008958597,0.002862083,0.0010373191,0.0002674557,0.000034781897,0.011887863,0.003102595,0.28083533,0.48291594,0.019764014,0.19626474],"study_design_scores_gemma":[0.0034502174,0.0020675466,0.0010089341,0.00012918422,0.000039828683,0.00006831723,0.00032052162,0.016179522,0.8124501,0.16310479,0.00031901748,0.00086200895],"about_ca_topic_score_codex":0.001235048,"about_ca_topic_score_gemma":0.00012584157,"teacher_disagreement_score":0.5316148,"about_ca_system_score_codex":0.00015742912,"about_ca_system_score_gemma":0.00025010237,"threshold_uncertainty_score":0.6864725},"labels":[],"label_agreement":null},{"id":"W2115068167","doi":"","title":"Heterogeneous Hardware-Software System partitioning using Extended Directed Acyclic Graph","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Directed acyclic graph; Computer science; Parallel computing; Dependency graph; Directed graph; Graph; Wait-for graph; Moral graph; Dependency (UML); Software; Overhead (engineering); Theoretical computer science; Programming language; Algorithm; Graph rewriting; Voltage graph; Line graph","score_opus":0.02815230803533798,"score_gpt":0.26008830702180175,"score_spread":0.23193599898646378,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115068167","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01619585,0.00029403638,0.9731264,0.000010451198,0.00043936571,0.00041573116,0.000001992003,0.0062082135,0.0033079623],"genre_scores_gemma":[0.6596769,0.0000027392116,0.33999228,0.000069725924,0.000025024105,0.000052635794,0.0000013536958,0.00002410911,0.00015518753],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99737895,0.0004867164,0.00052076473,0.000660516,0.00042117338,0.0005318552],"domain_scores_gemma":[0.9982522,0.00011540844,0.00019759507,0.001068586,0.00018987394,0.00017633547],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00053791655,0.0002777192,0.00034743364,0.00025235524,0.00030799865,0.00033106958,0.0007226484,0.00013816406,0.000023262439],"category_scores_gemma":[0.00012673391,0.00026177915,0.00015458716,0.0007801613,0.000039328093,0.0005686565,0.00011789526,0.00014319533,0.000050632],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003204591,0.00071589294,0.009401151,0.0013069176,0.00067781296,0.0020194633,0.0032827817,0.00544369,0.11261691,0.8346761,0.007079335,0.022747902],"study_design_scores_gemma":[0.0012434864,0.00036185348,0.0007553212,0.0013183961,0.000088452165,0.004971426,0.0002955465,0.1717682,0.79566765,0.016461402,0.004350091,0.0027181888],"about_ca_topic_score_codex":0.00009151345,"about_ca_topic_score_gemma":0.000012680806,"teacher_disagreement_score":0.8182147,"about_ca_system_score_codex":0.00021128927,"about_ca_system_score_gemma":0.00008098722,"threshold_uncertainty_score":0.99998343},"labels":[],"label_agreement":null},{"id":"W2115068525","doi":"10.1109/ccece.2006.277326","title":"Design Space Exploration using Parameterized Cores: A Case Study","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Parameterized complexity; Computer science; Design space exploration; Set (abstract data type); Genetic algorithm; Pareto principle; Computer engineering; Computer architecture; Mathematical optimization; Embedded system; Algorithm; Machine learning; Programming language; Mathematics","score_opus":0.13023468673714939,"score_gpt":0.322824831974176,"score_spread":0.1925901452370266,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115068525","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15555431,0.0000148858735,0.8421711,0.000031379343,0.00008931998,0.0010136847,1.4261538e-7,0.0008217271,0.0003034942],"genre_scores_gemma":[0.5682003,2.3265392e-7,0.43158305,0.000018678234,0.000024364199,0.00005346492,1.8790305e-7,0.000008181811,0.00011153857],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982547,0.0005093117,0.00033749308,0.0004024194,0.00026926084,0.00022680088],"domain_scores_gemma":[0.99885094,0.00016594357,0.00013361585,0.00070300576,0.00010023353,0.000046244924],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00077065564,0.00016144195,0.0002001788,0.00015923419,0.00013635423,0.0003332973,0.0003772484,0.00005505436,0.0000048971465],"category_scores_gemma":[0.00002271711,0.0001413549,0.000037034522,0.0004466299,0.00001989607,0.0010682053,0.000113165195,0.00007069187,0.0000173489],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017366123,0.005622158,0.0056641274,0.00014747547,0.00025932078,0.06902456,0.044524804,0.028950023,0.6845548,0.122041665,0.020541262,0.01849611],"study_design_scores_gemma":[0.00092347997,0.00082008244,0.00002028049,0.000031318123,0.00002202827,0.0037356818,0.0025781007,0.91112643,0.06840737,0.011706823,0.000059691596,0.0005687253],"about_ca_topic_score_codex":0.0031858468,"about_ca_topic_score_gemma":0.00010795235,"teacher_disagreement_score":0.8821764,"about_ca_system_score_codex":0.00008089764,"about_ca_system_score_gemma":0.00005726909,"threshold_uncertainty_score":0.57642853},"labels":[],"label_agreement":null},{"id":"W2115306409","doi":"10.1109/edac.1993.386457","title":"Technology mapping algorithms for NORA dynamic logic circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Realization (probability); Representation (politics); Algorithm; Graph; Electronic circuit; CMOS; Digital signal processing; Logic synthesis; Sequential logic; Logic gate; Theoretical computer science; Computer architecture; Computer hardware; Mathematics; Engineering; Electronic engineering; Electrical engineering","score_opus":0.05848582407243196,"score_gpt":0.27977536367396805,"score_spread":0.22128953960153608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115306409","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00024082631,0.00032601916,0.9846902,0.0020285384,0.0002155754,0.00058690493,0.0000015311282,0.0024768156,0.009433603],"genre_scores_gemma":[0.42293996,0.000016736716,0.5730615,0.00040425776,0.000031396772,0.00022361494,8.5030456e-7,0.00001599173,0.0033056813],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986001,0.00003191762,0.00029782567,0.00049785187,0.0001618472,0.0004104123],"domain_scores_gemma":[0.9988524,0.00008676484,0.000100137295,0.00078394485,0.00012277944,0.000054025822],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028101492,0.00016135765,0.00022282741,0.0004172469,0.00011034077,0.00009541947,0.0012937696,0.00019500073,0.000030552255],"category_scores_gemma":[0.00005401958,0.00014660716,0.000072499104,0.0007531143,0.000047842794,0.0002973399,0.00018438791,0.00012354858,0.00015388832],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.8210422e-7,0.00009395437,0.0000911273,0.00006655444,0.000029336043,0.000033818196,0.00040097084,0.0000073638166,0.022972006,0.39794883,0.009160776,0.569195],"study_design_scores_gemma":[0.00036472894,0.0002706926,0.000035778256,0.000056623216,0.000004301844,0.00016738949,0.00008813687,0.8270306,0.011158453,0.14681986,0.013480704,0.00052272744],"about_ca_topic_score_codex":0.0000057233683,"about_ca_topic_score_gemma":0.0000037138875,"teacher_disagreement_score":0.8270232,"about_ca_system_score_codex":0.00009190556,"about_ca_system_score_gemma":0.000012706386,"threshold_uncertainty_score":0.5978466},"labels":[],"label_agreement":null},{"id":"W2115665918","doi":"10.1109/cca.2005.1507324","title":"Development and analysis of a PC-based object-oriented real-time robotics controller","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Promotion and Mutual Aid Corporation for Private Schools of Japan","keywords":"PMAC; Controller (irrigation); Computer science; Modular design; Software; Embedded system; Robot; Robotics; Control system; Control engineering; Real-time computing; Operating system; Engineering; Artificial intelligence","score_opus":0.013424631889718795,"score_gpt":0.2480367805619097,"score_spread":0.2346121486721909,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115665918","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016593562,0.00002982627,0.9773225,0.0001735871,0.000014715701,0.00022985073,0.0000011350949,0.0003394202,0.0052954],"genre_scores_gemma":[0.38167125,0.0000023521575,0.6176078,0.00010566129,0.000006525057,0.000013783242,0.0000024520261,0.000004871948,0.0005853482],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986246,0.000084696476,0.00047066834,0.00031381877,0.00030798488,0.00019821405],"domain_scores_gemma":[0.9990294,0.00014313639,0.00016541641,0.00041797222,0.00015965442,0.00008441651],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005343828,0.00013703629,0.00042564934,0.0004640595,0.000046661706,0.000041749667,0.00032846403,0.00006804497,0.000021128733],"category_scores_gemma":[0.000025368654,0.0001142723,0.000081388935,0.001007173,0.000033477296,0.00015187396,0.000088473214,0.00004685991,0.000013000548],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019992489,0.0017419358,0.01997125,0.00022598129,0.007520686,0.000057523463,0.014200347,0.039514154,0.28340077,0.46452892,0.010859202,0.15777929],"study_design_scores_gemma":[0.00052375445,0.00005639515,0.0018723733,0.000020465966,0.00011353012,0.0000015943433,0.000016864344,0.9275808,0.068387166,0.000049057613,0.0011636158,0.00021442978],"about_ca_topic_score_codex":0.0000441305,"about_ca_topic_score_gemma":0.00004457516,"teacher_disagreement_score":0.8880666,"about_ca_system_score_codex":0.00007080006,"about_ca_system_score_gemma":0.00010025914,"threshold_uncertainty_score":0.4659889},"labels":[],"label_agreement":null},{"id":"W2115730713","doi":"10.5555/789083.1022769","title":"Specification of Non-Functional Intellectual Property Components","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Programming language; Functional specification; Parameterized complexity; Semantics (computer science); Formal specification; Simple (philosophy); Specification language; Functional programming; Property (philosophy); Software; Software development","score_opus":0.057798474036305704,"score_gpt":0.24504882704350303,"score_spread":0.18725035300719733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115730713","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0046032397,0.000009907493,0.9166178,0.0000335789,0.00016216536,0.00018537395,1.3999045e-7,0.00013758182,0.07825022],"genre_scores_gemma":[0.84778446,0.000002040596,0.1497945,0.000045677974,0.000014706498,0.000009127517,9.995935e-7,0.000004366129,0.002344114],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990948,0.00006959385,0.00026086014,0.00020167851,0.00025853372,0.00011455333],"domain_scores_gemma":[0.9992896,0.000109791596,0.00007533741,0.00038200556,0.000105979365,0.00003732506],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051324355,0.00007308744,0.000104064224,0.00011740944,0.000032338077,0.000023236767,0.00032411562,0.000044930737,0.000078901314],"category_scores_gemma":[0.00009084243,0.00004815686,0.00003543956,0.00028819055,0.000033054414,0.00019647418,0.00004000582,0.000062380655,0.0001042386],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018782099,0.00035484106,0.0014463854,0.000036909743,0.000033005945,0.0000033050578,0.0015508351,0.000013163731,0.5801149,0.3466606,0.05511944,0.014647822],"study_design_scores_gemma":[0.00021589138,0.0001333921,0.0025415209,0.00002766134,0.0000020039943,0.000037049525,0.000053906217,0.015285961,0.9571823,0.0028351322,0.02149856,0.00018664387],"about_ca_topic_score_codex":0.000022788423,"about_ca_topic_score_gemma":0.0000014956097,"teacher_disagreement_score":0.8431812,"about_ca_system_score_codex":0.000038567763,"about_ca_system_score_gemma":0.00004144972,"threshold_uncertainty_score":0.19637798},"labels":[],"label_agreement":null},{"id":"W2115751667","doi":"10.1109/iwsoc.2003.1213037","title":"A survey on system-on-a-chip design languages","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; System on a chip; Design language; Systems design; Software; Modeling language; Programming language; Computer architecture; Software engineering; Embedded system","score_opus":0.048512964746897945,"score_gpt":0.29106156069593003,"score_spread":0.24254859594903208,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115751667","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001668896,0.000045325658,0.9536368,0.0001466524,0.00017385768,0.0004435277,0.0000029006767,0.0020114745,0.04187052],"genre_scores_gemma":[0.9227975,0.0000013695993,0.07597674,0.000435038,0.00004961142,0.000043797438,0.0000015341554,0.000017686178,0.0006767318],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998081,0.0004948513,0.00025432312,0.00046237826,0.00040465596,0.0003027887],"domain_scores_gemma":[0.9982735,0.00043787193,0.00008378078,0.0010308834,0.00007167003,0.00010232343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014979524,0.0001960412,0.00022612153,0.00018214442,0.00008413573,0.0001672226,0.0010436961,0.000098670425,0.0000053290714],"category_scores_gemma":[0.00009744406,0.00015136665,0.000056964273,0.0003694719,0.000020939236,0.00017267738,0.00008217326,0.0001390098,0.00068630796],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022637962,0.00016033997,0.00031914545,0.00004612178,0.000028246117,0.00019241916,0.0005848578,0.0010549709,0.0012690983,0.98066056,0.012527739,0.0031338846],"study_design_scores_gemma":[0.004083682,0.0074427812,0.04851325,0.0026309693,0.000021753942,0.00035651246,0.0007165228,0.014625101,0.89838266,0.018864634,0.0008327478,0.0035293575],"about_ca_topic_score_codex":0.0007402088,"about_ca_topic_score_gemma":0.000058372447,"teacher_disagreement_score":0.9617959,"about_ca_system_score_codex":0.00014798337,"about_ca_system_score_gemma":0.00008366785,"threshold_uncertainty_score":0.88213295},"labels":[],"label_agreement":null},{"id":"W2115833542","doi":"10.1007/978-1-4020-2651-5_5","title":"FPGAS in Microsystems Education","year":2004,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Field-programmable gate array; Microsystem; Digital signal processing; Microelectronics; Embedded system; Computer architecture; Computer science; Engineering; FPGA prototype; Field (mathematics); Engineering management; Computer hardware; Electrical engineering; Nanotechnology","score_opus":0.015469140063112763,"score_gpt":0.2473248872472854,"score_spread":0.23185574718417265,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115833542","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000028281931,0.0006874172,0.09996935,0.00015935278,0.00068697194,0.0006363639,0.0000014250047,0.0005373377,0.89731896],"genre_scores_gemma":[0.009052876,0.0000540718,0.06829789,0.00034702756,0.00021993583,0.000075411765,0.00000941096,0.000053079126,0.9218903],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99833405,0.000027195472,0.00054282043,0.0005903833,0.00029289373,0.00021266587],"domain_scores_gemma":[0.99845964,0.000033422493,0.00023899571,0.0010869836,0.000110160574,0.00007078333],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00033519318,0.00030037944,0.0003719553,0.0004866845,0.000027131417,0.00015572664,0.001156289,0.00042559323,0.00007797853],"category_scores_gemma":[0.000007286519,0.00029366877,0.00010082682,0.00006946847,0.000025847985,0.00027232408,0.00017223947,0.00030304908,0.0005101518],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.9345505e-7,0.000015272613,0.0000034912803,0.00007087742,0.0000051239467,0.000011254056,0.00013357333,0.0000024544972,0.00015319895,0.98597056,0.00693625,0.006697577],"study_design_scores_gemma":[0.00018059975,0.000083583865,0.000010142852,0.002344055,0.0000057804336,0.00013693253,0.000009959381,0.00020015702,0.002526634,0.6875017,0.30615172,0.0008486856],"about_ca_topic_score_codex":0.00038296694,"about_ca_topic_score_gemma":0.00013244862,"teacher_disagreement_score":0.29921547,"about_ca_system_score_codex":0.0005937134,"about_ca_system_score_gemma":0.00085285876,"threshold_uncertainty_score":0.99995154},"labels":[],"label_agreement":null},{"id":"W2116489947","doi":"10.1109/mnrc.2008.4683395","title":"All-digital skew-tolerant interfacing method for systems with rational frequency ratios among Multiple Clock Domains: Leveraging a priori timing information","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Concordia University","funders":"Xilinx; CMC Microsystems","keywords":"Interfacing; Computer science; Skew; FIFO (computing and electronics); A priori and a posteriori; Clock skew; Point (geometry); Clock signal; Computer hardware; Mathematics; Telecommunications","score_opus":0.036135040665736584,"score_gpt":0.26635920429115156,"score_spread":0.23022416362541498,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116489947","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023827191,0.00003253989,0.9714457,0.00009740169,0.0002107818,0.0017105208,0.000009852214,0.00083969545,0.0018263564],"genre_scores_gemma":[0.5509757,8.5443156e-7,0.44850197,0.00009652259,0.00005359265,0.00026122032,0.000017874705,0.00001250206,0.000079762154],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99765795,0.00011844933,0.00083927537,0.00041688388,0.00055914477,0.00040829365],"domain_scores_gemma":[0.9980718,0.00043696465,0.00041246315,0.0005105267,0.00045282365,0.00011546185],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007419211,0.00029506593,0.0003534039,0.00029437494,0.0003561156,0.0007520554,0.0006056622,0.00011781138,0.0000023664004],"category_scores_gemma":[0.00014437575,0.00024248874,0.000090469395,0.00030296604,0.00004519951,0.005366702,0.0001463275,0.00018874128,0.000014783742],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004221333,0.0006183051,0.070535734,0.002653629,0.0016071715,0.0002505364,0.19539446,0.09004707,0.04221955,0.5336082,0.017482363,0.045160875],"study_design_scores_gemma":[0.0010556852,0.00018670103,0.00035175134,0.0002583105,0.000009878587,0.00038095267,0.00043733843,0.98665035,0.008501046,0.0009643307,0.00071547774,0.0004881802],"about_ca_topic_score_codex":0.00038090214,"about_ca_topic_score_gemma":0.000024933299,"teacher_disagreement_score":0.8966033,"about_ca_system_score_codex":0.00024235637,"about_ca_system_score_gemma":0.00021572341,"threshold_uncertainty_score":0.98884034},"labels":[],"label_agreement":null},{"id":"W2116550023","doi":"10.1109/hicss.1993.270753","title":"Optimal mapping of DSP application to architectures","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Retiming; Digital signal processing; Computer science; Computer architecture; Scheduling (production processes); Very-large-scale integration; Architecture; Integer programming; Parallel computing; Very long instruction word; Embedded system; Computer hardware; Algorithm; Engineering","score_opus":0.023109302087983195,"score_gpt":0.24928884671326493,"score_spread":0.22617954462528173,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116550023","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0085384045,0.00003181938,0.97283995,0.00041021983,0.000021946866,0.00026128354,2.796133e-7,0.00035798992,0.017538082],"genre_scores_gemma":[0.58264744,4.6350002e-7,0.41690633,0.0001250039,0.0000147347555,0.000029765544,7.1103265e-8,0.000002803986,0.00027338826],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99929184,0.000030998744,0.00018370921,0.00020740172,0.00016249799,0.00012355705],"domain_scores_gemma":[0.9993149,0.00003867729,0.000052844425,0.0005021321,0.000042790227,0.000048681424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015994272,0.00006548141,0.00010062763,0.0001436725,0.000022727476,0.000025087096,0.000624471,0.00003127685,0.000018201723],"category_scores_gemma":[0.000015273235,0.000057253215,0.000030292871,0.00032771207,0.000011764903,0.000057567497,0.00012260165,0.000043604865,0.000066481625],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000030386295,0.00013755888,0.00055736146,0.000094941155,0.000026109723,0.0000049563387,0.008400099,0.004270067,0.36365187,0.21542726,0.024536038,0.3828907],"study_design_scores_gemma":[0.00016878502,0.00024511272,0.0012339541,0.00006878424,0.0000026229598,0.000046828998,0.00006155,0.42606792,0.5503532,0.0058411127,0.015477477,0.00043263228],"about_ca_topic_score_codex":0.000033619574,"about_ca_topic_score_gemma":0.0000021549772,"teacher_disagreement_score":0.574109,"about_ca_system_score_codex":0.000015448257,"about_ca_system_score_gemma":0.000003953736,"threshold_uncertainty_score":0.23347184},"labels":[],"label_agreement":null},{"id":"W2116752260","doi":"10.1109/pacrim.1993.407330","title":"Formal description of a mobile data link protocol using Estelle","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Protocol (science); Programming language; Coding (social sciences); Scheme (mathematics); Formal specification; Formal verification; Reliability (semiconductor); Data type; Formal methods; Theoretical computer science","score_opus":0.19293906413825201,"score_gpt":0.3385042241539005,"score_spread":0.1455651600156485,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116752260","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005355116,0.000012503322,0.96266294,0.000016545726,0.0000429761,0.029251618,0.0000016537864,0.00032182207,0.0071544168],"genre_scores_gemma":[0.20577103,9.706538e-7,0.77781767,0.000050291208,0.00006893637,0.015607799,0.0000015572143,0.000012121988,0.00066964637],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99883944,0.00006983905,0.00035901353,0.00029149328,0.00023790647,0.0002023284],"domain_scores_gemma":[0.9982417,0.00002666819,0.00014786431,0.001463044,0.00007752477,0.00004319296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005126258,0.00009387161,0.00014823322,0.00009798292,0.000054957156,0.00008134494,0.0014123882,0.000066782515,0.00007384491],"category_scores_gemma":[0.000018569175,0.000080049955,0.00002818679,0.00027431318,0.000025841846,0.0021613247,0.0006944428,0.00007226812,0.000023365488],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033324675,0.0011830328,0.0025293378,0.0014012925,0.00009215923,0.000056102137,0.0065710545,0.00083905767,0.28374162,0.053224858,0.06284461,0.5874835],"study_design_scores_gemma":[0.00019193593,0.00017067061,0.000011106195,0.0000592168,0.0000023643815,0.000038650513,0.000018739585,0.9575986,0.034470133,0.00042415815,0.006890722,0.00012365854],"about_ca_topic_score_codex":0.00007996399,"about_ca_topic_score_gemma":0.0000048838074,"teacher_disagreement_score":0.9567596,"about_ca_system_score_codex":0.00003108857,"about_ca_system_score_gemma":0.000022719436,"threshold_uncertainty_score":0.32643425},"labels":[],"label_agreement":null},{"id":"W2116947468","doi":"10.1109/delta.2008.77","title":"Improving Cost-Effectiveness Using a Micro-level Static Architecture for Stream Applications","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Control reconfiguration; Redundancy (engineering); Field-programmable gate array; Embedded system; Frame rate; Architecture; Real-time computing; Computer architecture; Artificial intelligence","score_opus":0.08688100200857944,"score_gpt":0.32431453131248095,"score_spread":0.2374335293039015,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116947468","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007436853,0.00004179102,0.98845124,0.00003908232,0.000046418092,0.0032381653,0.000019896583,0.0005322229,0.000194345],"genre_scores_gemma":[0.28519395,0.0000011297186,0.7133643,0.00008442083,0.000037837042,0.0012082037,0.0000035175399,0.000017271595,0.00008934246],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99874663,0.000112621776,0.00023938609,0.00044145575,0.00015660272,0.00030331878],"domain_scores_gemma":[0.99858975,0.00043429673,0.00012079182,0.00061845884,0.00015740143,0.00007928633],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034788484,0.000167015,0.00020947898,0.00014770763,0.00025998478,0.00007212127,0.0006472094,0.00007249975,0.0000016103666],"category_scores_gemma":[0.000036742807,0.00014936436,0.00008096808,0.0003204805,0.00004999499,0.00023457047,0.00012671722,0.000103433944,0.0000050702192],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022612072,0.00023716158,0.0006565184,0.00061046117,0.00006642101,0.000014905659,0.001460917,0.0011004196,0.76911646,0.03449425,0.0006481133,0.19157177],"study_design_scores_gemma":[0.0012026246,0.00030590125,0.0007663392,0.0001522096,0.000029423521,0.00064692687,0.00007789082,0.24483524,0.7261323,0.021422483,0.0034777485,0.00095093524],"about_ca_topic_score_codex":0.00018442333,"about_ca_topic_score_gemma":0.000016015892,"teacher_disagreement_score":0.2777571,"about_ca_system_score_codex":0.00013722108,"about_ca_system_score_gemma":0.00017142392,"threshold_uncertainty_score":0.6090902},"labels":[],"label_agreement":null},{"id":"W2117355295","doi":"10.1109/cicc.1996.510530","title":"Memory/logic interconnect flexibility in FPGAs with large embedded memory arrays","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Interconnection; Flexibility (engineering); Computer science; Field-programmable gate array; Logic family; Logic block; Programmable logic device; Computer architecture; Logic gate; Logic synthesis; Programmable logic array; Embedded system; Algorithm","score_opus":0.0389829721674304,"score_gpt":0.2653330991118273,"score_spread":0.22635012694439688,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117355295","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.033209592,0.00020886662,0.8318783,0.0006738457,0.00020903078,0.00089630444,0.0000021262754,0.0018361625,0.13108578],"genre_scores_gemma":[0.9003815,0.000007596677,0.09612417,0.00088187284,0.000047840127,0.000104064595,0.0000010616419,0.000022114542,0.0024297659],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9968631,0.00044273975,0.0005795926,0.000972594,0.0004565611,0.0006853775],"domain_scores_gemma":[0.99756366,0.00020965692,0.00015237296,0.0018005971,0.000118486285,0.00015522054],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014872863,0.00034102888,0.00048582623,0.00030818154,0.00008825953,0.00016580182,0.0015681372,0.00016672102,0.0005390133],"category_scores_gemma":[0.000120575896,0.00025738828,0.000101411555,0.00084067555,0.00008340486,0.00092122465,0.00032949154,0.0003696995,0.00027479554],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002972024,0.007748856,0.0074493447,0.001158002,0.00042548365,0.0035756363,0.09083705,0.0018290719,0.03862052,0.5800982,0.10750338,0.16045725],"study_design_scores_gemma":[0.0062654903,0.0028996563,0.0012680496,0.00074220763,0.0000341279,0.0008402041,0.0036338842,0.54573154,0.36496753,0.06677013,0.002997767,0.0038494193],"about_ca_topic_score_codex":0.00013033011,"about_ca_topic_score_gemma":0.0005384574,"teacher_disagreement_score":0.86717194,"about_ca_system_score_codex":0.00019475253,"about_ca_system_score_gemma":0.0000394614,"threshold_uncertainty_score":0.99998784},"labels":[],"label_agreement":null},{"id":"W2117703006","doi":"10.1109/date.2011.5763227","title":"Abstract state machines as an intermediate representation for high-level synthesis","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Abstract state machines; VHDL; High-level synthesis; Hardware description language; Intermediate language; Programming language; Microprocessor; Field-programmable gate array; Semantics (computer science); Formalism (music); Finite-state machine; Computer architecture; Theoretical computer science; Embedded system; Compiler","score_opus":0.08886435625041557,"score_gpt":0.31910933141326975,"score_spread":0.2302449751628542,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117703006","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1039622,0.000006146548,0.8882097,0.0000710812,0.00027683697,0.000479588,0.000012122599,0.0008179533,0.006164371],"genre_scores_gemma":[0.7503247,0.000003980423,0.24878871,0.00009378626,0.00003728342,0.0001813676,0.0000029019618,0.0000146786,0.000552534],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987151,0.00007907205,0.00034378478,0.00043907645,0.00018933507,0.00023365061],"domain_scores_gemma":[0.99864185,0.00023457126,0.0001633136,0.00073468796,0.00012716917,0.00009840822],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00053012883,0.00014818093,0.00018131368,0.00014881422,0.00006365094,0.00012047293,0.0009003606,0.000059217444,0.000082566985],"category_scores_gemma":[0.00014840373,0.00012284589,0.000058551424,0.00012871093,0.000030139441,0.0011672042,0.000104443636,0.000061683364,0.00007549904],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014554786,0.00044032076,0.0026835985,0.00016750881,0.00012148747,0.000067658046,0.00984004,0.000006007452,0.036934264,0.24788137,0.007955402,0.6937568],"study_design_scores_gemma":[0.00022664866,0.0002885292,0.0424935,0.000050842442,0.000010010872,0.000018069253,0.00007729694,0.0077869943,0.7110398,0.23753406,0.00007494493,0.00039929597],"about_ca_topic_score_codex":0.0018662366,"about_ca_topic_score_gemma":0.00014194338,"teacher_disagreement_score":0.6933575,"about_ca_system_score_codex":0.000029530749,"about_ca_system_score_gemma":0.000036043555,"threshold_uncertainty_score":0.50095093},"labels":[],"label_agreement":null},{"id":"W2118230018","doi":"10.1109/tcad.2010.2041839","title":"Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Modulo; Computer science; Bit (key); Arithmetic; Parallel computing; Computer hardware; Programming language; Theoretical computer science; Mathematics; Discrete mathematics; Computer security","score_opus":0.06306565625064503,"score_gpt":0.28423230625495444,"score_spread":0.2211666500043094,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118230018","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019055054,0.00010462855,0.9716418,0.000023641147,0.0052930126,0.0032426522,0.00010213241,0.0005239173,0.000013182665],"genre_scores_gemma":[0.83501446,0.0000031623601,0.16445135,0.000039435752,0.00015029644,0.00020385394,0.000012551887,0.00005422753,0.00007069125],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99628276,0.0004942194,0.0011570822,0.0010678688,0.0004417994,0.00055629265],"domain_scores_gemma":[0.9954719,0.0013861507,0.0005967858,0.0009655658,0.0013781679,0.00020143743],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0033694936,0.00048447572,0.00074813515,0.00084678375,0.0008250137,0.0009933695,0.0010178534,0.0003609144,0.0000024639085],"category_scores_gemma":[0.00004439125,0.00043613618,0.00024447404,0.00085886073,0.00019914849,0.00068111287,0.000007995155,0.00041202668,0.000002557832],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009359778,0.0004428481,0.0000181564,0.0008120737,0.00035085206,0.0000048335805,0.0023444642,0.07510553,0.6775854,0.03611265,0.0007544729,0.20637508],"study_design_scores_gemma":[0.00071043946,0.0005640613,0.000006283549,0.00050315977,0.000050751907,0.00007952565,0.00013132997,0.863775,0.1318875,0.0016557196,0.00020562587,0.00043058005],"about_ca_topic_score_codex":0.00008410638,"about_ca_topic_score_gemma":0.000011489473,"teacher_disagreement_score":0.8159594,"about_ca_system_score_codex":0.0001418696,"about_ca_system_score_gemma":0.0004095956,"threshold_uncertainty_score":0.999809},"labels":[],"label_agreement":null},{"id":"W2118597757","doi":"10.1109/icvd.1997.567960","title":"An enhanced genetic solution for scheduling, module allocation, and binding in VLSI design","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Scheduling (production processes); Very-large-scale integration; Processor scheduling; Job shop scheduling; Parallel computing; Interdependence; High-level synthesis; Genetic algorithm; Distributed computing; Mathematical optimization; Simple (philosophy); Theoretical computer science; Embedded system; Mathematics; Field-programmable gate array; Computer network; Machine learning","score_opus":0.046367865449751404,"score_gpt":0.27814113502699356,"score_spread":0.23177326957724215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118597757","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030725792,0.000116638716,0.96794397,0.00012812395,0.000050825183,0.0005855972,2.6524071e-7,0.00028960497,0.00015918881],"genre_scores_gemma":[0.5171627,0.000012606111,0.48260447,0.00003403494,0.000014633181,0.00008831655,4.2946434e-7,0.0000053160547,0.00007752407],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989595,0.000103386716,0.00023817235,0.00036304898,0.00011479116,0.00022110312],"domain_scores_gemma":[0.9993876,0.0000667712,0.00006562558,0.00034997644,0.00007150544,0.000058472848],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004807685,0.00009976475,0.00011497596,0.00017726778,0.00007902873,0.00011797859,0.00034628646,0.00007547041,0.000005726651],"category_scores_gemma":[0.00003934044,0.00010026552,0.000016249329,0.00023584827,0.000020299089,0.0005347034,0.00003515976,0.000047675887,0.000008360681],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006004031,0.00017300092,0.00043987247,0.00006573644,0.000010777869,0.0000027510332,0.002853775,0.003085495,0.84694886,0.028766308,0.0009381966,0.1167092],"study_design_scores_gemma":[0.00017419056,0.00013686568,0.00016614309,0.00002167672,0.0000012797913,0.0000045535985,0.000012362736,0.84059846,0.15622558,0.0025190308,0.000018822357,0.0001210614],"about_ca_topic_score_codex":0.000031494717,"about_ca_topic_score_gemma":0.000022483271,"teacher_disagreement_score":0.83751297,"about_ca_system_score_codex":0.00005748748,"about_ca_system_score_gemma":0.000014724873,"threshold_uncertainty_score":0.40887094},"labels":[],"label_agreement":null},{"id":"W2119112887","doi":"10.1109/cgo.2007.1","title":"A Dimension Abstraction Approach to Vectorization in Matlab","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"MATLAB; Computer science; Programming language; Code (set theory); External Data Representation; Computational science; Code generation; Vectorization (mathematics); Coding (social sciences); Data structure; Representation (politics); Theoretical computer science; Parallel computing; Algorithm; Computer engineering; Artificial intelligence; Operating system","score_opus":0.017581346371287478,"score_gpt":0.2672209353602625,"score_spread":0.249639588988975,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119112887","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020446653,0.000005278481,0.9308223,0.000057995527,0.00014348947,0.00028258513,4.5435257e-8,0.00040713357,0.047834527],"genre_scores_gemma":[0.75074893,4.1761663e-7,0.24887013,0.00010044566,0.000025045463,0.000010822548,8.2988464e-7,0.0000044262442,0.00023896407],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999125,0.00003072028,0.0002213907,0.00025039157,0.0001999427,0.00017257634],"domain_scores_gemma":[0.9995247,0.000037107264,0.000041833227,0.00029578502,0.00004537539,0.000055187054],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008333311,0.00007053926,0.00008060631,0.00025911062,0.000024023164,0.000054212305,0.0002404073,0.00006539425,0.0000023406615],"category_scores_gemma":[0.000022801905,0.000064649365,0.000014779461,0.0006183637,0.0000036258928,0.00036835964,0.00005894178,0.000069295056,0.00005104736],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023907724,0.00040783617,0.003422316,0.000051555882,0.000006170502,0.000025032494,0.003263606,0.00066627597,0.29357222,0.6538333,0.005933889,0.038793873],"study_design_scores_gemma":[0.0008088197,0.00043449627,0.14935823,0.00016755631,0.000004447931,0.00014804733,0.00037719804,0.11551101,0.7090394,0.01668494,0.006288909,0.0011769752],"about_ca_topic_score_codex":0.00016677332,"about_ca_topic_score_gemma":0.00002891453,"teacher_disagreement_score":0.7303023,"about_ca_system_score_codex":0.0001222062,"about_ca_system_score_gemma":0.000013130827,"threshold_uncertainty_score":0.26363248},"labels":[],"label_agreement":null},{"id":"W2119516042","doi":"10.1109/tvlsi.2004.837019","title":"Correction to “A Digitally Programmable Delay Element: Design and Analysis”","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Element (criminal law); Very-large-scale integration; Computer architecture; Electronic engineering; Arithmetic; Embedded system; Engineering; Mathematics","score_opus":0.014678189835559458,"score_gpt":0.2506524385500223,"score_spread":0.23597424871446282,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119516042","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002418736,0.00007006305,0.9915095,0.00012784998,0.0023162763,0.0019185934,0.00002756542,0.0010588699,0.00055253855],"genre_scores_gemma":[0.95408916,0.000016481135,0.0432499,0.00011625814,0.000058799775,0.0008496307,0.000012152383,0.0000333742,0.0015742416],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99670607,0.00036418275,0.0008308051,0.0008810306,0.00068020105,0.0005377089],"domain_scores_gemma":[0.99809736,0.0001658524,0.00022986109,0.00084697484,0.00037589108,0.00028405225],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011767574,0.00039704336,0.0005072372,0.0010265337,0.00043847063,0.0009989031,0.00053391384,0.00019017454,0.000008828416],"category_scores_gemma":[0.000017631019,0.00036812347,0.00024100463,0.0022210644,0.000039411203,0.0014402083,0.0000068069307,0.00034772741,0.00009962727],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022342725,0.0016615291,0.0001605965,0.00013485942,0.0012109287,0.000060671096,0.007675264,0.9112003,0.013781487,0.00666776,0.004020155,0.053203024],"study_design_scores_gemma":[0.0013225677,0.0018882125,0.000118962875,0.00068609195,0.0003435057,0.0002325736,0.000942447,0.8449724,0.14468017,0.00054543855,0.003088348,0.0011793163],"about_ca_topic_score_codex":0.00042475277,"about_ca_topic_score_gemma":0.0007219582,"teacher_disagreement_score":0.9516704,"about_ca_system_score_codex":0.0005360785,"about_ca_system_score_gemma":0.00014477948,"threshold_uncertainty_score":0.9998771},"labels":[],"label_agreement":null},{"id":"W2119516762","doi":"10.1109/ccece.2008.4564520","title":"An adjustable design for the Real Time Clock of high-end server systems","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Capacitance; Parasitic capacitance; Computer science; Chipset; Stack (abstract data type); Capacitor; Electronic engineering; Reliability (semiconductor); Parasitic extraction; Electrical engineering; Engineering; Physics; Telecommunications","score_opus":0.02698616943412662,"score_gpt":0.20832209900164905,"score_spread":0.18133592956752242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119516762","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021644007,0.00014358625,0.97623295,0.00023406596,0.0001780179,0.0009559527,0.000009630301,0.00033913102,0.0002626492],"genre_scores_gemma":[0.97512156,0.00009929123,0.024227146,0.000066860244,0.00015080685,0.00017586604,0.0000031875595,0.00002801015,0.00012729326],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978238,0.000033065804,0.00043061966,0.00063788425,0.00033474804,0.00073989254],"domain_scores_gemma":[0.99810034,0.00025123698,0.00014975124,0.00036895598,0.0006328189,0.0004969235],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004593901,0.0003546632,0.00049292936,0.00034791313,0.00025954848,0.00038396395,0.001307375,0.00019503881,0.0000073088963],"category_scores_gemma":[0.00003626916,0.00029198205,0.00005958706,0.00052810425,0.00007617302,0.0005586983,0.00006828304,0.00029547678,0.000005310402],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027352591,0.00005192959,0.00021602659,0.00014686612,0.0000755873,0.000018605435,0.0010121141,0.002584599,0.005648669,0.9784925,0.0018884132,0.009837311],"study_design_scores_gemma":[0.00023963378,0.00082900707,0.00096782163,0.00011959826,0.000013681494,0.00008323601,0.000012222046,0.99387264,0.0022802884,0.00091511954,0.00029177143,0.00037498234],"about_ca_topic_score_codex":0.007869077,"about_ca_topic_score_gemma":0.00009662428,"teacher_disagreement_score":0.99128807,"about_ca_system_score_codex":0.00015276439,"about_ca_system_score_gemma":0.0006819763,"threshold_uncertainty_score":0.9999532},"labels":[],"label_agreement":null},{"id":"W2119658153","doi":"10.5555/1899721.1899753","title":"SCGPSim: a fast SystemC simulator on GPUs","year":2010,"lang":"en","type":"article","venue":"Asia and South Pacific Design Automation Conference","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"SystemC; Computer science; Parallel computing; Executable; Discrete event simulation; Graphics; Speedup; CUDA; Massively parallel; General-purpose computing on graphics processing units; Model of computation; Computation; Computer architecture; Programming language; Computer graphics (images); Simulation","score_opus":0.025601318357554116,"score_gpt":0.24911317786789788,"score_spread":0.22351185951034377,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119658153","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01835001,0.000015524105,0.96917623,0.00020741738,0.00055426074,0.0007937854,0.000006184872,0.0014654238,0.009431174],"genre_scores_gemma":[0.95515937,0.0000020216578,0.043850135,0.0000703168,0.000056365297,0.00010063011,0.0000027059918,0.00001892205,0.0007395673],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99772745,0.00034040288,0.000464163,0.00065058446,0.00046608277,0.00035132293],"domain_scores_gemma":[0.99802864,0.00030151312,0.00027797327,0.0009447717,0.00024164112,0.00020546629],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00088789454,0.00029703125,0.00033615564,0.00025526763,0.00023381603,0.00066503964,0.0006940064,0.00023601644,0.000029260993],"category_scores_gemma":[0.00015620115,0.00026381362,0.000056449935,0.00033661118,0.0000961044,0.0005434099,0.000086012435,0.00033118253,0.00024038822],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042773983,0.0001669143,0.002158355,0.00027433652,0.0000809243,0.00009847592,0.021735549,0.00021442413,0.08803335,0.8387654,0.0035197223,0.044909798],"study_design_scores_gemma":[0.00068227504,0.0004115397,0.0020809907,0.00031359209,0.000018908353,0.00012624811,0.0010534624,0.9625265,0.025660893,0.005243728,0.0010413232,0.0008405405],"about_ca_topic_score_codex":0.0000067077767,"about_ca_topic_score_gemma":0.0000011319038,"teacher_disagreement_score":0.9623121,"about_ca_system_score_codex":0.000028587614,"about_ca_system_score_gemma":0.00017116914,"threshold_uncertainty_score":0.9999814},"labels":[],"label_agreement":null},{"id":"W2119659081","doi":"10.1109/ccece.2011.6030509","title":"Priority function based power efficient rapid Design Space Exploration of scheduling and module selection in high level synthesis","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Scheduling (production processes); Design space exploration; Mathematical optimization; High-level synthesis; Dependency (UML); Metric (unit); Iterative method; Design structure matrix; Reliability engineering; Distributed computing; Algorithm; Embedded system; Mathematics; Engineering; Field-programmable gate array","score_opus":0.08610406231363281,"score_gpt":0.2450563938500821,"score_spread":0.15895233153644928,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119659081","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07801735,0.000026145852,0.9208703,0.000041890376,0.00008542423,0.00040175449,4.0782422e-7,0.00022955287,0.00032718372],"genre_scores_gemma":[0.60850084,0.0000022432735,0.39142603,0.000011184226,0.0000051855122,0.000038907157,1.3421912e-7,0.000005704427,0.000009765368],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99860835,0.0003324873,0.0003052036,0.00035551353,0.00023083873,0.00016761544],"domain_scores_gemma":[0.9992547,0.00015432671,0.0001537294,0.00024780168,0.00014570379,0.000043733497],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013408746,0.00012869434,0.0001872288,0.0003228421,0.000053433392,0.000037808753,0.00018023037,0.00010435904,0.000018429491],"category_scores_gemma":[0.00011624607,0.00012133508,0.000028139242,0.00050649897,0.000026315141,0.0006677206,0.000045245488,0.00009037056,0.000003924183],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00055964035,0.0017976034,0.00837804,0.0003812733,0.000089557296,0.00000985383,0.009657733,0.040675763,0.60650563,0.2746342,0.0002710281,0.05703965],"study_design_scores_gemma":[0.0001846507,0.00025323758,0.008920933,0.00006448613,0.000005926428,0.0000013666867,0.00006248355,0.4553578,0.53303957,0.001960284,0.0000033006834,0.00014599152],"about_ca_topic_score_codex":0.00032541782,"about_ca_topic_score_gemma":0.000022260654,"teacher_disagreement_score":0.5304835,"about_ca_system_score_codex":0.000083361985,"about_ca_system_score_gemma":0.000069627844,"threshold_uncertainty_score":0.4947901},"labels":[],"label_agreement":null},{"id":"W2119981612","doi":"10.1145/1216919.1216924","title":"A synthesizable datapath-oriented embedded FPGA fabric","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Engineering and Physical Sciences Research Council; Natural Sciences and Engineering Research Council of Canada; Imperial College London","keywords":"Datapath; Field-programmable gate array; Computer science; Embedded system; Computer architecture; Parallel computing","score_opus":0.01569187673602572,"score_gpt":0.2636927613668002,"score_spread":0.24800088463077447,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119981612","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018410769,0.00007220884,0.9033933,0.00008847445,0.00027934127,0.00032448838,0.0000016083852,0.0019349789,0.0920645],"genre_scores_gemma":[0.59852797,0.0000032088565,0.39509398,0.00045106962,0.000086664,0.000024541017,0.0000032629284,0.000022001166,0.005787301],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9977298,0.00009615313,0.00047528633,0.00060634635,0.00047783702,0.00061458093],"domain_scores_gemma":[0.9976883,0.00026920773,0.00013141036,0.0015834688,0.00013454155,0.0001930623],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017908377,0.00021544512,0.00025653996,0.00028216673,0.00011942423,0.00014870828,0.001513083,0.00012262966,0.000114495364],"category_scores_gemma":[0.00013907836,0.00018808384,0.000078097895,0.0009312649,0.000042760013,0.0008766653,0.0003868509,0.00015936111,0.00055328384],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025656382,0.00036857565,0.0011302965,0.000083247985,0.00007048671,0.00042780009,0.0018332879,0.000008439419,0.053974833,0.7412085,0.11282047,0.08804844],"study_design_scores_gemma":[0.00052971893,0.00028445275,0.0006427899,0.00012779544,0.000014833341,0.00020663631,0.00042036688,0.022577213,0.8811097,0.009047522,0.08395967,0.0010792876],"about_ca_topic_score_codex":0.00010440544,"about_ca_topic_score_gemma":0.000032807402,"teacher_disagreement_score":0.8271349,"about_ca_system_score_codex":0.000098359036,"about_ca_system_score_gemma":0.000067301145,"threshold_uncertainty_score":0.7669836},"labels":[],"label_agreement":null},{"id":"W2120690922","doi":"10.1109/pcee.2002.1115192","title":"Architecture-to-task optimization system (ATOS) for parallel multi-mode data-flow architectures on a base of a partially reconfigurable computing platform","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Emulation; Data flow diagram; Architecture; Computer architecture; Task (project management); Data-flow analysis; Parallel computing; Distributed computing; Embedded system; Engineering","score_opus":0.05284824053945259,"score_gpt":0.29868144284766934,"score_spread":0.24583320230821676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120690922","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005858932,0.000032357297,0.99345124,0.00012581631,0.00022764588,0.0021831626,0.00006412288,0.00080165727,0.002528125],"genre_scores_gemma":[0.40004173,6.918891e-7,0.5995409,0.00018808455,0.000031339743,0.00008743473,0.000025419604,0.000027439046,0.00005695386],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99673826,0.00027688235,0.0009024943,0.0010359,0.0004481661,0.00059828383],"domain_scores_gemma":[0.9964993,0.00060070166,0.00039374895,0.0020766177,0.00020644542,0.00022319949],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015905254,0.0003788181,0.00059481594,0.00039558441,0.00019047294,0.00016704126,0.0018480525,0.00015443686,0.0000071012937],"category_scores_gemma":[0.0004114167,0.00031779392,0.00012805965,0.00047136605,0.000036467958,0.00022358626,0.00016986276,0.00020542472,0.000008424345],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006390628,0.00011596672,0.000022592836,0.0002704567,0.000048365804,0.0000057571137,0.0006969186,0.9645026,0.0018363707,0.023679914,0.00093772035,0.00781947],"study_design_scores_gemma":[0.0008095416,0.00036433584,0.000005753362,0.00033759055,0.000014075691,0.000052638075,0.000051069474,0.9706603,0.026355572,0.0004532272,0.0005281715,0.00036771226],"about_ca_topic_score_codex":0.00010740983,"about_ca_topic_score_gemma":0.00009963382,"teacher_disagreement_score":0.39945585,"about_ca_system_score_codex":0.000102467755,"about_ca_system_score_gemma":0.00018150316,"threshold_uncertainty_score":0.9999274},"labels":[],"label_agreement":null},{"id":"W2121272521","doi":"10.1109/ccece.2008.4564625","title":"Real time implementation and optmization of MP3 decoder on DSP","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Porting; Computer science; Embedded system; Cache; Digital signal processing; Computer hardware; Computer architecture; Parallel computing; Operating system; Software","score_opus":0.016513459298770197,"score_gpt":0.22337565084417874,"score_spread":0.20686219154540852,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121272521","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34702292,0.000047933267,0.6468975,0.00067077874,0.00012228644,0.0007280359,0.000009130186,0.000483991,0.004017414],"genre_scores_gemma":[0.9854038,0.000117260555,0.014235788,0.00010398683,0.000051572257,0.000030243393,0.0000041931935,0.000014909956,0.000038285176],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985103,0.000014847557,0.00031825583,0.0004907511,0.00024407305,0.00042174596],"domain_scores_gemma":[0.9990692,0.00005675135,0.000106598985,0.00014141855,0.0002708265,0.00035520992],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00015174533,0.00024882218,0.000302347,0.00047505787,0.00012104967,0.00017107504,0.00036506442,0.00012171004,0.0000130670705],"category_scores_gemma":[0.000018563933,0.00025145014,0.000028507913,0.00038846672,0.000044469118,0.00036393787,0.00006036626,0.00020172154,0.000005457707],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018382487,0.000049970862,0.0032760543,0.000106632,0.00005189834,0.00003055829,0.0023974832,0.00009047835,0.014789417,0.8862671,0.0013958763,0.091526136],"study_design_scores_gemma":[0.00033575186,0.000779689,0.008394946,0.00013828346,0.0000071408535,0.00009105427,0.000014817526,0.9806926,0.007668519,0.001293647,0.00016520584,0.00041829166],"about_ca_topic_score_codex":0.0016450398,"about_ca_topic_score_gemma":0.00009845144,"teacher_disagreement_score":0.9806022,"about_ca_system_score_codex":0.00010912199,"about_ca_system_score_gemma":0.00028459838,"threshold_uncertainty_score":0.9999938},"labels":[],"label_agreement":null},{"id":"W2122983807","doi":"10.1109/cicc.1994.379728","title":"ILP synthesis of signal processing architectures with minimum structural complexity","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Datapath; Multiplexer; Integer programming; Computer science; Scheduling (production processes); Parallel computing; Linear programming; Computer architecture; Theoretical computer science; Algorithm; Mathematical optimization; Multiplexing; Mathematics; Telecommunications","score_opus":0.03798893796214447,"score_gpt":0.2514737628335014,"score_spread":0.21348482487135695,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122983807","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.095264845,0.000140919,0.88482225,0.00028782905,0.000023527928,0.00031562863,0.000002996951,0.000689083,0.01845291],"genre_scores_gemma":[0.73038757,3.3249924e-7,0.2694214,0.0000478425,0.000020606807,0.000013301512,1.2552789e-7,0.000008147813,0.00010068619],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998614,0.000111539186,0.0002880484,0.00033285964,0.00039847606,0.0002550851],"domain_scores_gemma":[0.99906063,0.00014987093,0.00017479142,0.00043065017,0.000113200724,0.0000708803],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016273386,0.00017234929,0.00027680103,0.00013688675,0.000091096124,0.000088975816,0.0008556036,0.00005257803,0.00010797875],"category_scores_gemma":[0.000017528497,0.0001162976,0.00005038586,0.00032552888,0.00019023831,0.00019504776,0.000106721614,0.00011070782,0.00000521248],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007313385,0.00024378224,0.006503087,0.0009806115,0.00016104149,0.00009751941,0.009631419,0.00041742326,0.04838496,0.074630626,0.0037037865,0.85517263],"study_design_scores_gemma":[0.0002982332,0.000451409,0.003019888,0.00035166234,0.00002036028,0.00032553272,0.000115467476,0.53247815,0.44502127,0.01713521,0.00011684092,0.0006659385],"about_ca_topic_score_codex":0.000060642276,"about_ca_topic_score_gemma":0.000024051436,"teacher_disagreement_score":0.8545067,"about_ca_system_score_codex":0.000023617493,"about_ca_system_score_gemma":0.000025289206,"threshold_uncertainty_score":0.47424784},"labels":[],"label_agreement":null},{"id":"W2123712839","doi":"10.1109/iccdcs.1998.705837","title":"Field programmable gate array design for an application specific signal processing algorithms","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"Field-programmable gate array; Computer science; Gate array; Programmable logic array; Computer architecture; Programmable logic device; Programmable Array Logic; Lookup table; Embedded system; Computer hardware; Logic synthesis; Interconnection; Logic gate; Algorithm; Logic family","score_opus":0.07492397735314259,"score_gpt":0.2908262027635645,"score_spread":0.21590222541042192,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123712839","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000025136318,0.0002193692,0.9935604,0.00023513606,0.000042039424,0.0016259811,3.7679033e-7,0.001253915,0.0030376548],"genre_scores_gemma":[0.20787916,0.0000067547453,0.7903913,0.00015110077,0.00013818804,0.00080060354,0.0000014612076,0.000017938015,0.00061349175],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99841493,0.00008281407,0.00031135455,0.00056744,0.00024731262,0.00037613316],"domain_scores_gemma":[0.99894047,0.00008690064,0.0001328939,0.0005608094,0.0001690194,0.000109911525],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00065095036,0.00017085604,0.0001728457,0.000099982164,0.00018487962,0.00042838967,0.00085047405,0.00010961891,0.000019742596],"category_scores_gemma":[0.000007087228,0.0001525851,0.000052731433,0.00035669305,0.000021700478,0.0009634517,0.000033338703,0.000097199656,0.00003863193],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000069589114,0.00013182002,0.000008820395,0.000045363595,0.0000051434517,0.0000014160186,0.0005808956,0.00007856616,0.022034371,0.0063310564,0.006471138,0.96430445],"study_design_scores_gemma":[0.00015964861,0.00064893934,0.0000012532956,0.000028001048,0.000002876098,0.000017495217,0.000027118118,0.7821139,0.194967,0.009610525,0.012171212,0.00025200786],"about_ca_topic_score_codex":0.000014434626,"about_ca_topic_score_gemma":0.0000022524862,"teacher_disagreement_score":0.96405244,"about_ca_system_score_codex":0.000045856923,"about_ca_system_score_gemma":0.000022523896,"threshold_uncertainty_score":0.6222239},"labels":[],"label_agreement":null},{"id":"W2123980973","doi":"10.1109/iwsoc.2005.16","title":"A methodology for HW/SW specification and simulation at multiple levels of abstraction","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Computer science; Programming language; System requirements specification; Abstraction; Reusability; Specification language; Semantics (computer science); Formal specification; Design space exploration; Electronic system-level design and verification; Functional specification; Software engineering; Modeling language; Software; Software development; Embedded system; Software construction","score_opus":0.2478993837500146,"score_gpt":0.39079789248139835,"score_spread":0.14289850873138374,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123980973","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03675383,0.000026114521,0.961828,0.0002725756,0.000052053838,0.00040473044,0.00000234749,0.00014950571,0.0005108342],"genre_scores_gemma":[0.5482199,0.0000015198675,0.45152473,0.000019138784,0.000028145681,0.000015545855,8.7038023e-7,0.0000028563502,0.00018726292],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99923456,0.00010077852,0.00027174928,0.00021348665,0.000088206514,0.00009122755],"domain_scores_gemma":[0.9984349,0.0010009028,0.00017266111,0.0002518922,0.000115132774,0.000024485387],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007414473,0.00006330773,0.00012512643,0.00008952976,0.000042015097,0.000016247051,0.00013636464,0.00007578838,0.000009225194],"category_scores_gemma":[0.00016307516,0.000058997917,0.000028713748,0.00007892426,0.000018311383,0.00035268982,0.000038830985,0.000028470402,0.0000049977634],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004797755,0.000057024732,0.00071411516,0.000059667072,0.000017108801,1.8790703e-7,0.0011144432,0.0060997764,0.7524772,0.042542778,0.0005486321,0.19632109],"study_design_scores_gemma":[0.0003020088,0.00005980439,0.009175384,0.000005865527,0.0000031278264,0.0000051342167,0.000014155682,0.536058,0.4486153,0.0034160533,0.002268789,0.000076331955],"about_ca_topic_score_codex":0.000016922166,"about_ca_topic_score_gemma":0.00004966011,"teacher_disagreement_score":0.52995825,"about_ca_system_score_codex":0.0000582553,"about_ca_system_score_gemma":0.000009912057,"threshold_uncertainty_score":0.24058652},"labels":[],"label_agreement":null},{"id":"W2124609709","doi":"10.1007/978-3-540-30232-2_9","title":"Towards Design Recovery from Observations","year":2004,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Realizability; Computer science; Graph; Set (abstract data type); Theoretical computer science; Algorithm; Programming language","score_opus":0.0556561337394983,"score_gpt":0.26140968793430663,"score_spread":0.20575355419480834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124609709","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000010033159,0.00054810435,0.99073607,0.0007124348,0.0020540815,0.0008112399,0.000015162178,0.0007710868,0.0043417998],"genre_scores_gemma":[0.017750986,0.00006537856,0.9796535,0.0016451969,0.0005027098,0.0000361756,0.000010027657,0.00005641387,0.00027963036],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9948895,0.00010065843,0.00083182217,0.002073713,0.0013647435,0.00073958316],"domain_scores_gemma":[0.9955576,0.00080961746,0.00046118168,0.0025807996,0.00037682534,0.00021398652],"candidate_categories":["metaepi_narrow","open_science"],"consensus_categories":[],"category_scores_codex":[0.001344351,0.00071273075,0.00074240123,0.0009684613,0.00027169788,0.00090862554,0.005879817,0.00062086456,0.000037543832],"category_scores_gemma":[0.00015288434,0.0006892706,0.00020493181,0.0008691087,0.0004975143,0.0013140434,0.0013948937,0.0009713162,0.00008981034],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011933027,0.000067559435,0.0000239139,0.000053128955,0.000053971813,0.00033392585,0.0019963041,0.08065003,0.0016647984,0.18077001,0.00031367966,0.73406076],"study_design_scores_gemma":[0.00017454781,0.00020672276,0.00008296995,0.0007379043,0.000009170839,0.00003065651,8.67568e-8,0.08794532,0.0077623064,0.9017593,0.0005054055,0.00078555685],"about_ca_topic_score_codex":0.00035575705,"about_ca_topic_score_gemma":0.00007974784,"teacher_disagreement_score":0.7332752,"about_ca_system_score_codex":0.0011433493,"about_ca_system_score_gemma":0.0021718664,"threshold_uncertainty_score":0.9995558},"labels":[],"label_agreement":null},{"id":"W2124664821","doi":"10.1109/ccece.2008.4564881","title":"Fuzzy arbiter based multi core system-on-chip integrated controller for automotive systems: A design approach","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Arbiter; Embedded system; Computer science; System on a chip; Composability; FlexRay; VHDL; Fault tolerance; Synchronization (alternating current); Automotive industry; Computer architecture; Engineering; Field-programmable gate array; Distributed computing; Computer hardware; Computer network","score_opus":0.055601415148352346,"score_gpt":0.22262995358973983,"score_spread":0.1670285384413875,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124664821","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017448453,0.00009090267,0.99354774,0.00015475682,0.00023722298,0.0021690605,0.000023189317,0.0010410682,0.0009912379],"genre_scores_gemma":[0.90112144,0.0000073883325,0.09731359,0.00039726196,0.00014020038,0.0008629042,0.000009350862,0.00005310221,0.00009475561],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9964026,0.00006234264,0.0006432894,0.0012631635,0.00043937148,0.0011892376],"domain_scores_gemma":[0.99703854,0.00031945086,0.00021707593,0.00033385292,0.0011844118,0.000906693],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00053838966,0.000736917,0.00091664196,0.0010001378,0.00035699547,0.0007214045,0.0011075446,0.00038714707,0.0000015337673],"category_scores_gemma":[0.00013898773,0.00065798295,0.00013313026,0.00080364564,0.00008918244,0.00037742165,0.000061673934,0.0006843746,0.000012032994],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016734189,0.00024124369,0.0004012357,0.00074490363,0.00022408727,0.00012184421,0.001967854,0.005598163,0.0017626433,0.9772405,0.0037175391,0.007812649],"study_design_scores_gemma":[0.0011447679,0.0010154322,0.0002407289,0.0005964057,0.000017452609,0.00017471836,0.00004608551,0.9950376,0.0005416409,0.00021183872,0.00022893096,0.0007443587],"about_ca_topic_score_codex":0.0010988258,"about_ca_topic_score_gemma":0.000021625454,"teacher_disagreement_score":0.9894395,"about_ca_system_score_codex":0.00060042983,"about_ca_system_score_gemma":0.0010093278,"threshold_uncertainty_score":0.9995871},"labels":[],"label_agreement":null},{"id":"W2124800328","doi":"10.1109/newcas.2005.1496709","title":"A Novel Architecture of a Re-configurable-Parallel DSP Processor","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Digital signal processing; Control reconfiguration; Computer science; Field-programmable gate array; Flexibility (engineering); Embedded system; Signal processing; Computer architecture; Digital signal processor; Application-specific integrated circuit; Reconfigurable computing; Latency (audio); Low latency (capital markets); Computer hardware; Telecommunications","score_opus":0.021206427731151226,"score_gpt":0.2583231366758485,"score_spread":0.23711670894469727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124800328","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0007807692,0.00011990471,0.93486077,0.0016503913,0.000033651155,0.00036022844,0.0000015377248,0.0005841626,0.061608583],"genre_scores_gemma":[0.41595393,0.0000024320602,0.5810441,0.00038836937,0.000049799743,0.000043642143,4.6151607e-7,0.000009319254,0.0025079676],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99858594,0.000039040813,0.0003845146,0.00037190324,0.00033874236,0.00027988557],"domain_scores_gemma":[0.9988016,0.0000777936,0.00016606519,0.0007374295,0.0001372976,0.00007982019],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036291516,0.00016198485,0.00025246348,0.00015855483,0.00003814498,0.000059759535,0.0012199837,0.000098631164,0.000046672434],"category_scores_gemma":[0.000047996,0.00012803005,0.00007450436,0.00039505598,0.000042602256,0.00032265924,0.00011678048,0.0001507869,0.000035176206],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044617438,0.000606259,0.00013433234,0.00040414569,0.00008928045,0.000012143691,0.007842456,0.0019226061,0.4322996,0.42124733,0.028223692,0.10717354],"study_design_scores_gemma":[0.0017783667,0.0006135252,0.00036933293,0.00038405808,0.000018035611,0.00035557005,0.000116462536,0.093617626,0.81342494,0.023679169,0.0644836,0.0011593025],"about_ca_topic_score_codex":0.00007446754,"about_ca_topic_score_gemma":0.00007173351,"teacher_disagreement_score":0.41517317,"about_ca_system_score_codex":0.000031201667,"about_ca_system_score_gemma":0.0000981686,"threshold_uncertainty_score":0.5220914},"labels":[],"label_agreement":null},{"id":"W2125836519","doi":"10.1109/cicc.1997.606592","title":"A hardware/software partitioning technique with hierarchical design space exploration","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Design space exploration; Computer architecture; SIMD; Digital signal processing; Software; Set (abstract data type); Hierarchy; Architecture; Embedded system; Hardware acceleration; Hardware architecture; Instruction set; Microarchitecture; Memory hierarchy; Parallel computing; Computer hardware; Programming language","score_opus":0.056240594580815415,"score_gpt":0.2444545988849381,"score_spread":0.18821400430412266,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125836519","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000036139703,0.000045115063,0.9907751,0.0011984878,0.000038151455,0.00082332763,5.046176e-7,0.0028506706,0.0042325063],"genre_scores_gemma":[0.1850258,0.000009622114,0.8129937,0.00018790641,0.000038895058,0.00067031157,0.0000011252118,0.00001960643,0.0010530209],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982295,0.00028800487,0.00026076197,0.00048716358,0.00040644582,0.00032811056],"domain_scores_gemma":[0.99873036,0.00017442486,0.00010135349,0.0007334773,0.0001370615,0.00012333383],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050479383,0.00019667768,0.00019353103,0.00018055306,0.00017612215,0.00027695938,0.0006110411,0.00011071744,0.00007857627],"category_scores_gemma":[0.00008263826,0.00015794447,0.000042773165,0.0005864666,0.000057686528,0.0015141955,0.00010493459,0.00021818414,0.00012318007],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005930248,0.0006564736,0.0012374325,0.00017672231,0.000109849185,0.0005800818,0.008318601,0.0023291886,0.030342316,0.7387111,0.15101434,0.06646458],"study_design_scores_gemma":[0.00089762703,0.0024079357,0.00010833736,0.00071155117,0.00002368921,0.00085241406,0.00012641083,0.21156026,0.677421,0.091089144,0.012984288,0.0018173717],"about_ca_topic_score_codex":0.000017550827,"about_ca_topic_score_gemma":0.00000629621,"teacher_disagreement_score":0.647622,"about_ca_system_score_codex":0.00007843747,"about_ca_system_score_gemma":0.000035142104,"threshold_uncertainty_score":0.64407885},"labels":[],"label_agreement":null},{"id":"W2126143411","doi":"10.1109/iccd.2009.5413121","title":"Computational bit-width allocation for operations in vector calculus","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Modulo; Computational complexity theory; Scalar (mathematics); Vector calculus; Theoretical computer science; Domain (mathematical analysis); Key (lock); Mathematical optimization; Algorithm; Mathematics; Discrete mathematics","score_opus":0.021815659052711364,"score_gpt":0.2978282125547119,"score_spread":0.27601255350200055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126143411","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014073362,0.000021149966,0.9931785,0.0030377526,0.00007080492,0.0005172745,0.0000013952429,0.00030547188,0.001460346],"genre_scores_gemma":[0.60597956,5.2400935e-7,0.3931848,0.0005644862,0.00002399267,0.000055361164,0.000007833569,0.0000025945935,0.00018084845],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99918014,0.00004664657,0.00024558834,0.00023439602,0.00014739652,0.00014586307],"domain_scores_gemma":[0.99950486,0.000079462756,0.000026337495,0.00022221183,0.00012848208,0.000038646333],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029019825,0.00007850863,0.000100447105,0.00014198807,0.000062027655,0.00011031966,0.0003408625,0.000048089874,0.0000051698235],"category_scores_gemma":[0.000042377596,0.00007359119,0.000032192205,0.00030093428,0.000009104954,0.00041908494,0.000020229869,0.000045400637,0.000015636839],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001835175,0.0000725775,0.00003815188,0.000004480261,0.000002500435,0.0000012123882,0.0003866251,0.012515755,0.0023536175,0.9720009,0.0031170815,0.009505254],"study_design_scores_gemma":[0.00023774325,0.00013179937,0.0021475505,0.000013904815,9.689088e-7,0.0000062113777,0.00000837112,0.96230555,0.0045206263,0.030107139,0.00039604446,0.00012409763],"about_ca_topic_score_codex":0.000059202608,"about_ca_topic_score_gemma":0.00008076194,"teacher_disagreement_score":0.94978976,"about_ca_system_score_codex":0.00008238047,"about_ca_system_score_gemma":0.000089245135,"threshold_uncertainty_score":0.30009618},"labels":[],"label_agreement":null},{"id":"W2126177875","doi":"10.1007/s11265-010-0562-x","title":"Rapid Synthesis and Simulation of Computational Circuits in an MPPA","year":2010,"lang":"en","type":"article","venue":"Journal of Signal Processing Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Speedup; Computer science; Field-programmable gate array; Scalability; Electronic circuit; Routing (electronic design automation); Massively parallel; Parallel computing; Computer architecture; Range (aeronautics); Software; Design flow; Computer hardware; Computer engineering; Embedded system; Engineering","score_opus":0.030504991756252802,"score_gpt":0.28912867807242326,"score_spread":0.25862368631617044,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126177875","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35673666,0.0005879556,0.6421927,0.000033333603,0.00016144893,0.00013830965,9.4469596e-7,0.00003283335,0.00011579022],"genre_scores_gemma":[0.98640764,0.0000022187046,0.013421733,0.000010535204,0.00013915096,0.00000401523,1.992668e-7,0.000010823466,0.000003701899],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979729,0.00022263454,0.00093858544,0.00017674093,0.0005455667,0.00014354094],"domain_scores_gemma":[0.99756444,0.00043082656,0.0011097107,0.00014284019,0.00065721077,0.00009497336],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002128206,0.0001224397,0.00038300754,0.00045821178,0.000057943398,0.00022549367,0.0004725221,0.00011433895,0.000002282339],"category_scores_gemma":[0.000102192644,0.000105780295,0.000043301894,0.00032933152,0.00005833938,0.0014922782,0.000031199805,0.00028012638,4.7289416e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052998425,0.00044083866,0.012582457,0.0016551714,0.000057280253,0.00011108803,0.0062692016,0.29008058,0.22097144,0.0036750073,0.00007251595,0.46403143],"study_design_scores_gemma":[0.00027584317,0.0002209552,0.0026582363,0.00093609956,0.00001016853,0.00036893162,0.00013488538,0.9873964,0.0052482975,0.002553834,0.000040307088,0.00015601142],"about_ca_topic_score_codex":0.00001177439,"about_ca_topic_score_gemma":0.0000023626708,"teacher_disagreement_score":0.6973159,"about_ca_system_score_codex":0.00003558088,"about_ca_system_score_gemma":0.00021194712,"threshold_uncertainty_score":0.4313595},"labels":[],"label_agreement":null},{"id":"W2126443595","doi":"10.1109/ccece.2004.1347573","title":"On the extension of SystemC by SystemVerilog assertions","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Verilog; Programming language; Assertion; Hardware description language; Abstraction; Extension (predicate logic); Computer architecture; Embedded system; Field-programmable gate array","score_opus":0.018074253645005547,"score_gpt":0.24165928519689434,"score_spread":0.2235850315518888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126443595","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013467381,0.00011349984,0.9668127,0.0011024452,0.0001937015,0.000515509,0.0000020523983,0.00050173525,0.017291006],"genre_scores_gemma":[0.9915073,0.000002824181,0.0077104885,0.00027024682,0.000011297905,0.000049944512,5.031472e-7,0.000007679672,0.00043974095],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99875164,0.00016008686,0.0003297638,0.0002569747,0.00034519436,0.00015631143],"domain_scores_gemma":[0.9984318,0.00020222751,0.0001439878,0.0010593955,0.00012083825,0.000041740976],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064128434,0.00011148513,0.00018272227,0.00006728719,0.000092942704,0.000055614833,0.0008399093,0.00006606969,0.000007033446],"category_scores_gemma":[0.000071105,0.000064222404,0.00006751561,0.00030023453,0.000030498986,0.00017756008,0.000094265095,0.000084538755,0.000079013495],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012049973,0.0000420271,0.0000066740063,0.00003441538,0.000007779726,0.0000023061004,0.00010053609,0.000030411364,0.0502003,0.9368193,0.012692018,0.000062999876],"study_design_scores_gemma":[0.0005224051,0.00083663175,0.00016551708,0.0016838007,0.000016075073,0.00014926527,0.00037209812,0.006537462,0.91913134,0.06906425,0.0010123886,0.00050879375],"about_ca_topic_score_codex":0.00013981904,"about_ca_topic_score_gemma":0.000005717209,"teacher_disagreement_score":0.9780399,"about_ca_system_score_codex":0.00008272875,"about_ca_system_score_gemma":0.000045021206,"threshold_uncertainty_score":0.26189137},"labels":[],"label_agreement":null},{"id":"W2127146153","doi":"10.1007/1-4020-7991-5_6","title":"SPACE: A Hardware/Software SystemC Modeling Platform Including an RTOS","year":2006,"lang":"en","type":"book-chapter","venue":"Kluwer Academic Publishers eBooks","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"SystemC; Computer science; Embedded system; Transaction-level modeling; Design space exploration; Software; Partition (number theory); Embedded software; Abstraction; Real-time operating system; Computer architecture; Operating system","score_opus":0.06729150322763885,"score_gpt":0.2774189799267156,"score_spread":0.21012747669907675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127146153","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000032808755,0.0009088758,0.47685894,0.00009687293,0.0011368652,0.0014178122,0.000035902216,0.0040611937,0.5154507],"genre_scores_gemma":[0.03289984,0.000023956962,0.07763123,0.0010899674,0.0026349593,0.00054980256,0.00022202362,0.00084558467,0.88410264],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99107754,0.00012030138,0.0022730778,0.0026358769,0.0023181867,0.0015750182],"domain_scores_gemma":[0.9936772,0.00023787718,0.0014251466,0.0032246984,0.00068876153,0.0007463379],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science","research_integrity"],"consensus_categories":["metaepi_narrow","research_integrity"],"category_scores_codex":[0.00256733,0.0016443575,0.0017573892,0.0016503426,0.0005397686,0.002436103,0.0071429554,0.0040233596,0.00003303019],"category_scores_gemma":[0.00015491027,0.0016988238,0.0005842184,0.00016282903,0.00019421389,0.0063985647,0.0020768999,0.004940445,0.00011020065],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037679776,0.000031012434,0.000035065234,0.0011444078,0.0004219542,0.00039043234,0.0029964712,0.00094729784,0.0005949576,0.65210664,0.32205763,0.019236434],"study_design_scores_gemma":[0.0013176295,0.0003608736,0.0000014092474,0.006738968,0.00027800686,0.0009093569,0.00015150725,0.13725768,0.0009935149,0.4818212,0.36411655,0.0060532987],"about_ca_topic_score_codex":0.00029338247,"about_ca_topic_score_gemma":0.000025362686,"teacher_disagreement_score":0.3992277,"about_ca_system_score_codex":0.0015569665,"about_ca_system_score_gemma":0.00077858486,"threshold_uncertainty_score":0.9996304},"labels":[],"label_agreement":null},{"id":"W2127259506","doi":"10.1109/icwc.1992.200709","title":"Design framework for a mobile data link protocol","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Link layer; Computer science; Connectionless communication; Computer network; Application layer; Protocol (science); Automatic repeat request; Application-specific integrated circuit; Redundancy (engineering); Data link layer; Distributed computing; Embedded system; Physical layer; Operating system; Hybrid automatic repeat request; Software; Wireless","score_opus":0.13418733297493232,"score_gpt":0.38891605664840984,"score_spread":0.25472872367347754,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127259506","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[2.9591698e-7,0.00000856341,0.86714816,0.000084245745,0.000076115364,0.12927277,0.0000018272955,0.0007810634,0.0026269727],"genre_scores_gemma":[0.0005097894,2.5394343e-7,0.71866286,0.00020939809,0.000047242,0.28015146,9.7768e-7,0.000013278243,0.0004047471],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99834675,0.00022543366,0.00029833696,0.000608807,0.00020934502,0.00031132947],"domain_scores_gemma":[0.99642897,0.0005591753,0.000102607104,0.0027280736,0.00009921353,0.00008195125],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016143719,0.00014823796,0.0001772891,0.00006748339,0.00009012502,0.00021445141,0.0024760729,0.00014885746,0.000036665067],"category_scores_gemma":[0.00034584838,0.00012143924,0.000035923378,0.00029292636,0.00002124455,0.000596681,0.00026292412,0.0001272851,0.000053793538],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008416159,0.00008104522,0.00001585457,0.00007766944,0.000015354046,0.0000047095887,0.00022806747,0.000034147877,0.000775523,0.9299139,0.04480944,0.024035871],"study_design_scores_gemma":[0.00043598257,0.00066323346,0.0000014807642,0.000100288555,0.000004733365,0.00003148759,0.000020928952,0.08475475,0.1044469,0.4508454,0.35823995,0.00045486528],"about_ca_topic_score_codex":0.0000042435704,"about_ca_topic_score_gemma":6.040695e-7,"teacher_disagreement_score":0.4790685,"about_ca_system_score_codex":0.000030530686,"about_ca_system_score_gemma":0.00015637903,"threshold_uncertainty_score":0.49521485},"labels":[],"label_agreement":null},{"id":"W2127315869","doi":"10.1145/1028664.1028731","title":"Towards a framework for the general intensional programming compiler in the GIPSY","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Compiler; Computer science; Programming language; Compiler construction; Compiler correctness; Optimizing compiler","score_opus":0.05164157588765464,"score_gpt":0.3316225437667147,"score_spread":0.27998096787906,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127315869","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001266286,0.00013081527,0.98573554,0.010818133,0.00023307324,0.0009959089,6.175735e-7,0.00023150595,0.00058814505],"genre_scores_gemma":[0.37541687,0.0000023863308,0.6210705,0.0030126944,0.00011711771,0.00033393438,5.587063e-7,0.0000062665063,0.000039642797],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99879545,0.000085567546,0.00024396968,0.0002632434,0.00031996952,0.0002918014],"domain_scores_gemma":[0.99876875,0.00040369687,0.00005855278,0.0006396588,0.00010074226,0.000028631162],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011311818,0.00012175542,0.00012932105,0.000055180513,0.00013919773,0.00023690923,0.0015642336,0.000084149055,0.0000041657363],"category_scores_gemma":[0.00012609382,0.00005814452,0.00009226174,0.00037491802,0.00006310162,0.00016713639,0.00016525773,0.00024676655,0.000008681531],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000035272826,0.000041307165,0.000045237473,0.000005482854,0.000006561597,0.0000053579383,0.0017115913,0.00007856125,0.00006420428,0.9704091,0.0017832305,0.02584583],"study_design_scores_gemma":[0.0006122782,0.00036090144,0.002230157,0.00019748163,0.000009559538,0.00019545974,0.0008022348,0.040402927,0.0033928945,0.9109558,0.04042545,0.0004148643],"about_ca_topic_score_codex":0.00020488958,"about_ca_topic_score_gemma":0.000054238946,"teacher_disagreement_score":0.37415057,"about_ca_system_score_codex":0.000057923062,"about_ca_system_score_gemma":0.00008912959,"threshold_uncertainty_score":0.29067612},"labels":[],"label_agreement":null},{"id":"W2127477958","doi":"10.1109/ccece.2006.277750","title":"Temporal Placement for Run-Time Reconfiguration","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Control reconfiguration; Computer science; Compile time; Field-programmable gate array; Task (project management); Compiler; Execution time; Parallel computing; Embedded system; Algorithm; Computer engineering; Distributed computing; Programming language; Engineering","score_opus":0.014697453493323112,"score_gpt":0.24594630402790904,"score_spread":0.23124885053458594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127477958","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006330614,0.000013988656,0.9517921,0.00047077477,0.000098321056,0.0005461436,0.0000013370029,0.00066819607,0.045776065],"genre_scores_gemma":[0.3894977,4.074935e-7,0.58347946,0.00020622597,0.00015518033,0.00020975685,0.000018117022,0.000011088064,0.026422044],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99919945,0.000033702847,0.00024137687,0.00023233694,0.0001348432,0.00015831515],"domain_scores_gemma":[0.999444,0.000055889162,0.00007836392,0.0003245941,0.000072265924,0.000024899386],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003753159,0.00008419665,0.00010116653,0.00006626219,0.000058982594,0.00011897915,0.0003285678,0.00004904879,0.000038951457],"category_scores_gemma":[0.000008351889,0.000073870455,0.000043938926,0.00009984635,0.000008288988,0.00033689872,0.00002999649,0.000026429525,0.00009774656],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009379766,0.00007957151,0.00018146736,0.000027148626,0.000009669568,0.000002625733,0.00010530821,0.000051539857,0.061467133,0.4658452,0.46473312,0.0074878493],"study_design_scores_gemma":[0.0008148027,0.0005750158,0.00023483788,0.00004312037,0.0000064364203,0.00002613519,0.000020021422,0.24759078,0.5619102,0.08002193,0.10814267,0.0006140084],"about_ca_topic_score_codex":0.000111690824,"about_ca_topic_score_gemma":0.000019362184,"teacher_disagreement_score":0.5004431,"about_ca_system_score_codex":0.00005340012,"about_ca_system_score_gemma":0.00003310388,"threshold_uncertainty_score":0.30123496},"labels":[],"label_agreement":null},{"id":"W2127962883","doi":"10.1109/mwscas.2005.1594184","title":"FPGA-based rapid prototyping of digital signal processing systems","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Field-programmable gate array; Digital signal processing; Emulation; FPGA prototype; Embedded system; Computer science; Computer hardware; Computer architecture; Software; Register-transfer level; Rapid prototyping; Hardware emulation; Software prototyping; Logic synthesis; Engineering; Logic gate; Software development; Operating system","score_opus":0.025044208476009112,"score_gpt":0.2584956576381518,"score_spread":0.2334514491621427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127962883","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000682056,0.0005496584,0.9817051,0.00015419224,0.00003385429,0.0009677399,0.0000012711444,0.00084323535,0.015062877],"genre_scores_gemma":[0.9299314,8.3868974e-7,0.06953503,0.000052048388,0.0000898849,0.0001358321,9.026223e-7,0.000013582017,0.00024047677],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984489,0.00006382013,0.0004920258,0.0003301521,0.00040030104,0.0002647991],"domain_scores_gemma":[0.9990119,0.000066019915,0.00022833407,0.0004269402,0.00019284799,0.0000739594],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004591903,0.0001550547,0.00024580708,0.00017631716,0.000060604907,0.0003626163,0.0007851501,0.00007719934,0.0000119408205],"category_scores_gemma":[0.000015044876,0.00013022294,0.00006876964,0.00041177968,0.00004364232,0.0012689065,0.000082876424,0.00009453495,0.000022492713],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000151096465,0.00020076823,0.00029424307,0.0006976807,0.000018833614,0.000009103734,0.0005657199,0.0006821181,0.008015881,0.017935725,0.0012823945,0.97028244],"study_design_scores_gemma":[0.0002786931,0.00019560868,0.000018202967,0.0004214708,0.0000034427314,0.000028471635,0.00003973248,0.8404132,0.14876302,0.00026482594,0.009277279,0.00029605298],"about_ca_topic_score_codex":0.000010043742,"about_ca_topic_score_gemma":7.2018287e-7,"teacher_disagreement_score":0.9699864,"about_ca_system_score_codex":0.0000650417,"about_ca_system_score_gemma":0.00017722894,"threshold_uncertainty_score":0.5310337},"labels":[],"label_agreement":null},{"id":"W2128032394","doi":"10.1109/cse.2009.212","title":"Codesign of Embedded Systems with Process/Module Level Real-Time Deadlines","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Scheduling (production processes); Distributed computing; Embedded system; Process (computing); Real-time computing; Processor scheduling; Software; Parallel computing; Operating system; Engineering","score_opus":0.02881285438200551,"score_gpt":0.2727293051300662,"score_spread":0.2439164507480607,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128032394","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007487926,0.000064550826,0.962752,0.00013235526,0.000053322397,0.0007630762,0.000003841447,0.0012240421,0.027518911],"genre_scores_gemma":[0.81233263,0.0000061069322,0.18475872,0.0000578591,0.0000468008,0.000041859374,0.0000019259865,0.000016608683,0.002737516],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99775106,0.0001958219,0.00057120284,0.00052447146,0.00059164374,0.00036578038],"domain_scores_gemma":[0.9978662,0.00012574677,0.00032654963,0.0010387029,0.0005250573,0.00011774939],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008407884,0.000267422,0.0005083946,0.0002029194,0.00006482208,0.00012637336,0.0012204638,0.00012913864,0.0000091168195],"category_scores_gemma":[0.000039770253,0.0001938339,0.000056949102,0.000664382,0.00005301251,0.00064410357,0.000045421362,0.000099617406,0.0000367801],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018885151,0.0010962936,0.001128155,0.0009823241,0.00020766747,0.00019315284,0.0051537845,0.0035648108,0.46247205,0.47637776,0.036875274,0.0117598595],"study_design_scores_gemma":[0.0012748516,0.0028303026,0.0012373663,0.0010048419,0.00004032149,0.00046683112,0.00028086876,0.39436126,0.5840449,0.012866806,0.0001656646,0.0014260317],"about_ca_topic_score_codex":0.00012802512,"about_ca_topic_score_gemma":0.0000048946213,"teacher_disagreement_score":0.8048447,"about_ca_system_score_codex":0.000045706107,"about_ca_system_score_gemma":0.0001937675,"threshold_uncertainty_score":0.7904317},"labels":[],"label_agreement":null},{"id":"W2129114152","doi":"10.1109/newcas.2004.1359102","title":"A user-configurable framework for testing prototype system-on-chip implementations","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Embedded system; Implementation; System on a chip; Computer architecture; Software; Microprocessor; Field-programmable gate array; Multiprocessing; Operating system; Software engineering","score_opus":0.06377102180019302,"score_gpt":0.31562784459159565,"score_spread":0.25185682279140265,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129114152","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021382371,0.0015179408,0.9549366,0.001422729,0.002366836,0.011404808,0.00036413217,0.0017874917,0.004817056],"genre_scores_gemma":[0.99040556,0.000010955294,0.004789639,0.0004717173,0.001034747,0.0022475321,0.000014346181,0.00011741269,0.00090807315],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.994873,0.00045886662,0.0013069891,0.0012256533,0.000908605,0.0012269063],"domain_scores_gemma":[0.9949663,0.0016145363,0.00070766424,0.0016929229,0.00062817364,0.00039038554],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.0020974858,0.00074528245,0.00087074685,0.00034497728,0.0013912943,0.0009576975,0.0015094142,0.00037174384,0.000005741417],"category_scores_gemma":[0.00029700517,0.0005535202,0.00020648156,0.0011671006,0.0001499764,0.0006171226,0.00007973872,0.0006909528,0.00009904584],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018149141,0.00064349757,0.0008535484,0.0015489224,0.00039609656,0.00014380146,0.009689036,0.036163196,0.00079847773,0.913465,0.009268236,0.026848648],"study_design_scores_gemma":[0.046619564,0.039125293,0.006567682,0.14292559,0.0021017967,0.015968831,0.15629338,0.15594064,0.01860426,0.21929117,0.16534895,0.031212855],"about_ca_topic_score_codex":0.00063223403,"about_ca_topic_score_gemma":0.000074679396,"teacher_disagreement_score":0.9690232,"about_ca_system_score_codex":0.00039635846,"about_ca_system_score_gemma":0.0003962509,"threshold_uncertainty_score":0.99990875},"labels":[],"label_agreement":null},{"id":"W2130447690","doi":"10.1109/isvlsi.2006.89","title":"Towards a faster simulation of SystemC designs","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Abstraction; Transaction-level modeling; Kernel (algebra); Architecture; Computer architecture; Discrete event simulation; Set (abstract data type); Embedded system; Programming language; Simulation","score_opus":0.039131054455347584,"score_gpt":0.28468071922426513,"score_spread":0.24554966476891754,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130447690","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0023583497,0.000037595855,0.95078343,0.000039249295,0.00007456226,0.0002519546,5.549975e-7,0.00042277758,0.046031535],"genre_scores_gemma":[0.88011783,1.8287218e-7,0.118941076,0.000028880644,0.000035354486,0.000013138543,5.3329137e-7,0.000006119112,0.0008568723],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989141,0.00010676197,0.0003575559,0.00020572082,0.00027180946,0.00014404411],"domain_scores_gemma":[0.9991432,0.00008168782,0.0001281063,0.0004855651,0.00013639119,0.000025093612],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036339316,0.00009362467,0.00016904587,0.00012209087,0.000023444636,0.00005480201,0.00046203288,0.00006531902,0.000011880188],"category_scores_gemma":[0.000013401767,0.000077169476,0.00005564006,0.00025961667,0.000016445596,0.00035066393,0.00007836143,0.000036190406,0.000024604455],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008456328,0.0001597364,0.0015155427,0.00030445328,0.000026623798,0.000016506117,0.0006926489,0.019683547,0.07426966,0.8851629,0.0056455364,0.012514418],"study_design_scores_gemma":[0.00022231453,0.00014580616,0.00071303855,0.0001039818,0.000005978561,0.000014400415,0.00002717652,0.78254646,0.198999,0.016322056,0.0006479719,0.00025178425],"about_ca_topic_score_codex":0.0002015577,"about_ca_topic_score_gemma":0.000009521601,"teacher_disagreement_score":0.8777595,"about_ca_system_score_codex":0.000038907565,"about_ca_system_score_gemma":0.000037035614,"threshold_uncertainty_score":0.31468797},"labels":[],"label_agreement":null},{"id":"W2130886211","doi":"10.1109/iwsoc.2005.46","title":"Component-based methodology for hardware design of a dataflow processing network","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Dataflow; Computer science; NAND gate; FIFO (computing and electronics); Component (thermodynamics); Embedded system; Design flow; Computer hardware; Routing (electronic design automation); CMOS; Data-flow analysis; NAND logic; Data flow diagram; Computer architecture; Logic gate; Parallel computing; Engineering; Electronic engineering; Algorithm","score_opus":0.17370292100940657,"score_gpt":0.35215786787249453,"score_spread":0.17845494686308797,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130886211","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00003449284,0.00025599834,0.9976161,0.0004452456,0.000084415,0.00076585077,0.0000029248556,0.00051132194,0.00028363153],"genre_scores_gemma":[0.06953087,0.0000013045903,0.9295971,0.00048972847,0.00012252538,0.00012662678,0.000005053877,0.000014792631,0.0001119969],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99816227,0.0004877296,0.0004338734,0.00038799486,0.00018644889,0.00034166418],"domain_scores_gemma":[0.99793386,0.00094971695,0.00022762502,0.000639831,0.0001881111,0.00006083074],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002355354,0.0001495291,0.00035176356,0.00010448308,0.00008382422,0.000057485602,0.0010877323,0.00009980416,0.0000094411735],"category_scores_gemma":[0.0001072524,0.00013053523,0.00007063408,0.0002925161,0.000046231373,0.0003835023,0.000112022804,0.00007534151,0.0000053350905],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022021984,0.00039832454,0.0002785709,0.00080179167,0.00009649188,0.00001013398,0.0010607858,0.1107932,0.10404524,0.13448319,0.12271495,0.52509713],"study_design_scores_gemma":[0.000342539,0.0001688919,0.000013631562,0.00008691894,0.000009041353,0.0000089680525,0.0000080544,0.87181485,0.1184749,0.0036205975,0.005273772,0.0001778271],"about_ca_topic_score_codex":0.00001369903,"about_ca_topic_score_gemma":0.0000062840236,"teacher_disagreement_score":0.7610217,"about_ca_system_score_codex":0.000040796684,"about_ca_system_score_gemma":0.000153986,"threshold_uncertainty_score":0.53230727},"labels":[],"label_agreement":null},{"id":"W2131138471","doi":"10.1145/2345770.2345776","title":"Integrating Memory Optimization with Mapping Algorithms for Multi-Processors System-on-Chip","year":2012,"lang":"en","type":"article","venue":"ACM Transactions on Embedded Computing Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Polytechnique Montréal","funders":"","keywords":"Computer science; Computing with Memory; Key (lock); Parallel computing; Distributed computing; Design flow; Computer architecture; Computer engineering; Memory management; Flat memory model; Embedded system; Semiconductor memory; Computer hardware","score_opus":0.05978405438166932,"score_gpt":0.2973748440053199,"score_spread":0.23759078962365057,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131138471","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012584026,0.00018318275,0.9904705,0.00007049019,0.002194451,0.002348256,0.00001520612,0.002811384,0.00064812327],"genre_scores_gemma":[0.52570176,0.0000014795371,0.473477,0.000059199672,0.00024177769,0.000329752,0.0000059861295,0.00006747129,0.000115598625],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9956618,0.000493495,0.0010851003,0.000988026,0.0007424633,0.0010291451],"domain_scores_gemma":[0.9957915,0.0009188077,0.00073272124,0.0017859483,0.0004755192,0.00029550635],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0020758673,0.00064453506,0.0007514649,0.0007042775,0.0009530194,0.00038117656,0.0017231829,0.00029754644,0.0000016757596],"category_scores_gemma":[0.00011874427,0.00055396423,0.00021858935,0.0011280508,0.0000632694,0.0009238233,0.00003573479,0.0005370722,0.000027719143],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006245604,0.0005246796,0.00006545405,0.0014839536,0.00032007517,0.000011082478,0.013594829,0.9521534,0.0005860974,0.008484899,0.00015627415,0.022556802],"study_design_scores_gemma":[0.0010669294,0.00038986694,0.000009963492,0.002095825,0.00004115669,0.00023579334,0.0055065844,0.9860903,0.0037933222,0.000013968466,0.0000857829,0.0006705076],"about_ca_topic_score_codex":0.00008732452,"about_ca_topic_score_gemma":0.0000031930379,"teacher_disagreement_score":0.5244433,"about_ca_system_score_codex":0.00055536965,"about_ca_system_score_gemma":0.00012041554,"threshold_uncertainty_score":0.9996912},"labels":[],"label_agreement":null},{"id":"W2131801465","doi":"10.1109/secon.2005.1423208","title":"A Generic AHB Bus for Implementing High-Speed Locally Synchronous Islands","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Embedded system; Computer science; Interconnection; Flexibility (engineering); Computer architecture; Compatibility (geochemistry); System on a chip; Architecture; Software; Chip; Throughput; CMOS; Integrated circuit design; Computer hardware; Electronic engineering; Engineering; Computer network; Operating system; Telecommunications; Wireless","score_opus":0.021898740690940374,"score_gpt":0.26864071846035714,"score_spread":0.24674197776941675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131801465","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0043988917,0.00010678964,0.98619455,0.00054307265,0.00014233615,0.000609242,0.0000031818051,0.0010598128,0.0069421106],"genre_scores_gemma":[0.5656873,0.0000036840281,0.43246168,0.00046500817,0.00024378506,0.0000641087,0.0000031483733,0.00001529749,0.0010560073],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99818724,0.000050252,0.00044006563,0.00048030817,0.00025193937,0.0005902048],"domain_scores_gemma":[0.99885076,0.000100827696,0.00014092195,0.00067519775,0.0001415656,0.000090753434],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006763044,0.00019022035,0.00024127495,0.00013694877,0.00015354676,0.00021755614,0.000990584,0.0000814736,0.000050813476],"category_scores_gemma":[0.000021842394,0.00016698717,0.000095015836,0.00028134565,0.000019009998,0.0004580375,0.0002676205,0.00007447613,0.00006184795],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000206422,0.00023458326,0.00057506183,0.00015732447,0.00014086503,0.000029206609,0.002196485,0.00027675572,0.065425575,0.32802162,0.11405921,0.48886266],"study_design_scores_gemma":[0.0020172459,0.00085869577,0.00030528937,0.00007786154,0.000029978937,0.000161832,0.000102895785,0.63942325,0.21646258,0.007997233,0.13132387,0.0012392813],"about_ca_topic_score_codex":0.00010090663,"about_ca_topic_score_gemma":0.00009276362,"teacher_disagreement_score":0.63914645,"about_ca_system_score_codex":0.00013250647,"about_ca_system_score_gemma":0.00009296746,"threshold_uncertainty_score":0.6809539},"labels":[],"label_agreement":null},{"id":"W2131989849","doi":"10.1109/parelec.2006.2","title":"A Delay-Optimal Static Scheduling of DSP Applications Mapped onto Multiprocessor Architectures","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Multiprocessing; Parallel computing; Digital signal processing; Scheduling (production processes); Overhead (engineering); Schedule; Processor scheduling; Multiprocessor scheduling; Critical path method; Embedded system; Dynamic priority scheduling; Computer hardware; Rate-monotonic scheduling; Operating system; Mathematical optimization; Mathematics","score_opus":0.010294291838812092,"score_gpt":0.2539492893974214,"score_spread":0.2436549975586093,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131989849","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036001515,0.00013426742,0.9588904,0.00012306368,0.000017478798,0.000586045,0.0000031509696,0.00060805073,0.0036360386],"genre_scores_gemma":[0.51944387,5.9893506e-7,0.48014146,0.000044688662,0.000022723176,0.00014991612,0.0000014793632,0.000007389177,0.00018787314],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985835,0.000058993544,0.0004461526,0.0003598896,0.00029493813,0.00025651368],"domain_scores_gemma":[0.9988456,0.00015109616,0.00018663722,0.00061067834,0.00015108725,0.000054914348],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027348907,0.0001513669,0.00021554802,0.00018091232,0.000071814095,0.00006788895,0.0008441148,0.000065598244,0.000008049031],"category_scores_gemma":[0.000020563533,0.00013144242,0.000067184876,0.00040094714,0.00005432329,0.00013924307,0.0001255397,0.000106398504,0.000018921613],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037749378,0.0009544957,0.00363398,0.0009494905,0.00011237006,0.000023193601,0.0034111738,0.05174087,0.25628474,0.6302234,0.0023096767,0.050318867],"study_design_scores_gemma":[0.0007296164,0.00021839283,0.0010149744,0.00013902767,0.0000217469,0.000075663025,0.00016593402,0.6210769,0.31988168,0.054173864,0.0017833995,0.0007188024],"about_ca_topic_score_codex":0.00067347375,"about_ca_topic_score_gemma":0.0001355899,"teacher_disagreement_score":0.57604957,"about_ca_system_score_codex":0.00003556102,"about_ca_system_score_gemma":0.000076443146,"threshold_uncertainty_score":0.53600657},"labels":[],"label_agreement":null},{"id":"W2132223735","doi":"10.1109/icecs.2010.5724622","title":"Improved MPSoC co-design methodology for stream oriented processing applications","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal","funders":"","keywords":"MPSoC; Computer science; Field-programmable gate array; Compiler; Embedded system; Stream processing; Computer architecture; Design flow; Architecture; System on a chip; Parallel computing; Operating system","score_opus":0.07770790569457296,"score_gpt":0.3708055483746707,"score_spread":0.29309764268009775,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132223735","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00007054364,0.000019311326,0.9937492,0.00025190527,0.00012629638,0.0018421232,0.0000028340683,0.0012809978,0.002656794],"genre_scores_gemma":[0.060933992,8.815931e-7,0.93611676,0.00018597762,0.00010429969,0.0018805643,0.000004394627,0.000018127923,0.0007550232],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99855727,0.0001616347,0.00032580312,0.0005122764,0.00012427234,0.00031872818],"domain_scores_gemma":[0.9979976,0.00066880765,0.00017669797,0.00076864916,0.00029168365,0.00009657647],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015571956,0.00015545216,0.00022239529,0.00013109164,0.00018679394,0.00012229496,0.00093649304,0.0001757774,0.000011698112],"category_scores_gemma":[0.00015688353,0.00013369974,0.00006204909,0.00032934017,0.00006547275,0.0003550592,0.000082509636,0.00018974482,0.000011976175],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000744203,0.000068866684,0.000020607984,0.000042951826,0.000011562366,4.3454554e-7,0.00028399238,0.0000014010042,0.6205329,0.24218298,0.0028783514,0.13396856],"study_design_scores_gemma":[0.00035670653,0.00022099698,0.000013950412,0.000008698407,0.000011150013,0.000033403467,0.000060554263,0.11465208,0.8187097,0.04083489,0.024771286,0.0003266061],"about_ca_topic_score_codex":0.000023340705,"about_ca_topic_score_gemma":0.000015352549,"teacher_disagreement_score":0.2013481,"about_ca_system_score_codex":0.00002585895,"about_ca_system_score_gemma":0.00017294951,"threshold_uncertainty_score":0.5452117},"labels":[],"label_agreement":null},{"id":"W2132255654","doi":"10.1109/ccece.2004.1347642","title":"Embedded system partitioning with flexible granularity by using a variant of tabu search","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Tabu search; Granularity; Simulated annealing; Partition (number theory); Guided Local Search; Computer science; Mathematical optimization; Algorithm; Hill climbing; Mathematics; Combinatorics","score_opus":0.02528088824805325,"score_gpt":0.26242436704938593,"score_spread":0.23714347880133269,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132255654","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030042782,0.00006188058,0.96511203,0.00005496843,0.00005038021,0.00039397756,0.0000042470733,0.00076831656,0.0035114447],"genre_scores_gemma":[0.6914175,7.809455e-7,0.30845052,0.000028306693,0.000013374451,0.000016783346,0.0000016632974,0.000011116095,0.000059932037],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99814415,0.00015297026,0.00039045932,0.00041046616,0.00054391543,0.00035806076],"domain_scores_gemma":[0.9987501,0.00004170453,0.00014058991,0.000732782,0.0002249474,0.000109884364],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069995684,0.00016502073,0.00030444405,0.00014245359,0.00014673281,0.00014775472,0.00063529506,0.00008986801,0.000006583844],"category_scores_gemma":[0.000009667085,0.00013416336,0.000053524047,0.00068314356,0.00007047845,0.0005760221,0.00014165948,0.00014655497,0.000009794005],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003462588,0.0002956013,0.0009004702,0.00059650245,0.00010341357,0.0001740744,0.0034277816,0.007844437,0.17046629,0.8150664,0.0004149506,0.00067546946],"study_design_scores_gemma":[0.0010811201,0.00042565577,0.000055700028,0.0009949877,0.000022821128,0.0005919458,0.00048353025,0.13200128,0.8607021,0.003080035,0.000076103854,0.00048473605],"about_ca_topic_score_codex":0.0018021197,"about_ca_topic_score_gemma":0.000015082299,"teacher_disagreement_score":0.8119863,"about_ca_system_score_codex":0.00020749173,"about_ca_system_score_gemma":0.00023659936,"threshold_uncertainty_score":0.54710233},"labels":[],"label_agreement":null},{"id":"W2132929361","doi":"10.1109/pacrim.1993.407311","title":"Modeling data transfer signal timings in DAME","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Interface (matter); Computer science; Microprocessor; Abstraction; SIGNAL (programming language); Transfer (computing); Automation; Static timing analysis; Electronic design automation; Embedded system; Computer hardware; Real-time computing; Programming language; Operating system; Engineering","score_opus":0.13961002503728506,"score_gpt":0.279459174664628,"score_spread":0.13984914962734293,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132929361","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028271622,0.0001031665,0.9841359,0.00036819035,0.00003685974,0.00015208326,0.0000014365734,0.00045946726,0.011915697],"genre_scores_gemma":[0.8745198,0.000010986715,0.12474695,0.00026786074,0.000024266927,0.000009184629,0.0000015946091,0.000008306181,0.00041101378],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987095,0.00006342815,0.00027999756,0.00046555145,0.00023756172,0.0002439584],"domain_scores_gemma":[0.99871576,0.000039190418,0.000009557798,0.0011573944,0.000025254963,0.00005282429],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00049872336,0.000107357526,0.00014309942,0.00013607064,0.000029036479,0.00010688107,0.0021102105,0.00006605676,0.00013167098],"category_scores_gemma":[0.000009902765,0.000097291195,0.00002205035,0.00028761048,0.00001214728,0.0011075254,0.0002516048,0.00013594652,0.00009403405],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017877795,0.001159757,0.0011038725,0.00025974197,0.000089740744,0.0006401589,0.02294444,0.026879048,0.063641496,0.48540607,0.077804185,0.3200536],"study_design_scores_gemma":[0.00010148403,0.000020776231,0.0000020505531,0.000025851532,0.0000010262451,0.00001369668,0.00001205939,0.9961433,0.0018743022,0.0013550407,0.00031670314,0.00013375026],"about_ca_topic_score_codex":0.00019666787,"about_ca_topic_score_gemma":0.00004831759,"teacher_disagreement_score":0.9692642,"about_ca_system_score_codex":0.000028665063,"about_ca_system_score_gemma":0.000011826701,"threshold_uncertainty_score":0.396742},"labels":[],"label_agreement":null},{"id":"W2133452522","doi":"10.1109/iwsoc.2005.70","title":"Hardware acceleration of deadlock avoidance and detection in real-time operating systems","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Human multitasking; Deadlock; Computer science; Acceleration; Distributed computing; Shared resource; Deadlock prevention algorithms; Process (computing); Resource (disambiguation); Embedded system; Software; Overhead (engineering); Computer multitasking; Resource management (computing); Real-time operating system; Resource allocation; Real-time computing; Operating system; Computer network","score_opus":0.018752397969440674,"score_gpt":0.25763394614977736,"score_spread":0.2388815481803367,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133452522","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28522736,0.00013605028,0.70856756,0.0000697047,0.000061271334,0.00043784184,5.3868484e-7,0.00034796295,0.005151712],"genre_scores_gemma":[0.9409141,0.00001778805,0.058574203,0.00001609382,0.000044141256,0.000037319107,3.832425e-7,0.000006254559,0.0003897251],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989309,0.00014178905,0.0003769585,0.00025597023,0.00016019687,0.00013419452],"domain_scores_gemma":[0.9994241,0.000060655282,0.0001110387,0.00028186935,0.00009082919,0.00003151883],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056384056,0.00009291595,0.00017344631,0.00012918572,0.00004915501,0.00013049206,0.000229248,0.00007276929,0.0000028862407],"category_scores_gemma":[0.000033028336,0.00008659635,0.000015478243,0.00023501879,0.000012848442,0.0008352846,0.000071020826,0.00007195314,0.000009361614],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000033070087,0.00003311067,0.0011733767,0.00010245934,0.000006041685,0.0000028536376,0.0012493072,0.0015682924,0.9474419,0.010820015,0.00023434806,0.037364993],"study_design_scores_gemma":[0.00014502628,0.000070425755,0.0010452741,0.00011255222,0.0000010746405,0.00002626341,0.000044156215,0.6368159,0.3614571,0.00007257973,0.00008646343,0.00012315028],"about_ca_topic_score_codex":0.00054270367,"about_ca_topic_score_gemma":0.00017265463,"teacher_disagreement_score":0.65568674,"about_ca_system_score_codex":0.00008034947,"about_ca_system_score_gemma":0.00002384367,"threshold_uncertainty_score":0.35312968},"labels":[],"label_agreement":null},{"id":"W2133454386","doi":"10.1109/cicc.1994.379729","title":"Synthesizing optimal registerfile architectures for FPGA technology","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Computer science; Scheduling (production processes); Interconnection; Computer architecture; Embedded system; Programmable Array Logic; Architecture; Multiplexer; Simple programmable logic device; Parallel computing; Logic synthesis; Multiplexing; Logic gate; Engineering; Computer network; Algorithm; Telecommunications","score_opus":0.0348100967602726,"score_gpt":0.25689624025574004,"score_spread":0.22208614349546743,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133454386","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002187901,0.00028518567,0.9762302,0.0020642516,0.00009741191,0.00046197133,0.0000015200333,0.0021290113,0.016542558],"genre_scores_gemma":[0.49688402,0.000001977244,0.5006776,0.00016446014,0.000042678515,0.00016376375,1.3167272e-7,0.000012373401,0.0020530047],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987594,0.00004018458,0.00024870766,0.00043782705,0.00015051766,0.00036336912],"domain_scores_gemma":[0.99869204,0.0002157712,0.00009111403,0.0008826785,0.00006534124,0.000053041465],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002493939,0.0001528453,0.00020375724,0.00032110882,0.000112395544,0.00010154348,0.0012538622,0.00013832383,0.000043086067],"category_scores_gemma":[0.00013965816,0.00013034692,0.000078795056,0.00034463557,0.00006473722,0.00008583748,0.00019421625,0.000118065516,0.000049356233],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010306781,0.0001668032,0.00019760797,0.00014615392,0.000068546055,0.000054511915,0.0014240774,0.0002663601,0.028048167,0.4317764,0.094778016,0.44306302],"study_design_scores_gemma":[0.0003988374,0.00061741454,0.000019559235,0.00013584818,0.000010622399,0.00044836907,0.000089749374,0.25827742,0.63666534,0.040173296,0.062396403,0.000767161],"about_ca_topic_score_codex":0.0000068959753,"about_ca_topic_score_gemma":0.0000026077066,"teacher_disagreement_score":0.6086171,"about_ca_system_score_codex":0.000035654062,"about_ca_system_score_gemma":0.000009974741,"threshold_uncertainty_score":0.5315393},"labels":[],"label_agreement":null},{"id":"W2133485530","doi":"10.1109/ipdps.2008.4536510","title":"Configuration Scheduling Using Temporal Locality and Kernel Correlation","year":2008,"lang":"en","type":"article","venue":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Locality; Control reconfiguration; Scheduling (production processes); Kernel (algebra); Parallel computing; Execution time; Software; Embedded system; Distributed computing; Locality of reference; Field-programmable gate array; SystemC; Linux kernel; Operating system; Cache; Mathematical optimization","score_opus":0.038130433879571324,"score_gpt":0.28361219083085326,"score_spread":0.24548175695128194,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133485530","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19131052,0.00020835207,0.8062868,0.00067762873,0.0002148348,0.00021609773,0.00001058055,0.00033814897,0.0007370517],"genre_scores_gemma":[0.951621,0.00006078292,0.04788305,0.000110124296,0.00015963789,0.000030138639,0.000040608757,0.000014960884,0.00007967521],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981415,0.000021247664,0.0005123354,0.00059572305,0.00046182703,0.0002673541],"domain_scores_gemma":[0.99867237,0.00003794429,0.0004097767,0.00009952504,0.00064022356,0.00014017736],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003792458,0.00025517214,0.0002441128,0.0001578646,0.00045447823,0.00055132696,0.00037793824,0.00016986132,0.000001927453],"category_scores_gemma":[0.00006868,0.0002527237,0.00004066927,0.00027265423,0.0001705194,0.0021612446,0.000113801034,0.00022238317,0.0000030534716],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006145646,0.0008792397,0.47833574,0.0017236415,0.0003964463,0.0001524771,0.014500612,0.017146043,0.32180762,0.15097529,0.0034197217,0.01004861],"study_design_scores_gemma":[0.0005799769,0.000060221424,0.002840573,0.0002268662,0.000016388587,0.0006436489,0.000118074924,0.9860744,0.0043957825,0.004340701,0.00031532353,0.00038806396],"about_ca_topic_score_codex":0.000077063305,"about_ca_topic_score_gemma":9.699845e-7,"teacher_disagreement_score":0.96892834,"about_ca_system_score_codex":0.00012732722,"about_ca_system_score_gemma":0.00011407414,"threshold_uncertainty_score":0.9999925},"labels":[],"label_agreement":null},{"id":"W2133537407","doi":"10.1109/csicc.2009.5349361","title":"Multi parametric optimized architectural synthesis of an application specific processor","year":2009,"lang":"en","type":"article","venue":"2009 14th International CSI Computer Conference","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"CMC Microsystems; Ontario Innovation Trust","keywords":"Computer science; Embedded system; Application-specific integrated circuit; Field-programmable gate array; Throughput; Overhead (engineering); Software; System on a chip; Computer architecture; Computer hardware; Process (computing); Wireless; Operating system","score_opus":0.031311225976922194,"score_gpt":0.28587457227558954,"score_spread":0.25456334629866734,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133537407","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013805881,0.000045395278,0.98333555,0.0004930553,0.00029060946,0.00047514413,0.000013005945,0.000436143,0.0011052042],"genre_scores_gemma":[0.5318936,0.000008082515,0.46781817,0.00008653074,0.00010584649,0.00003974827,0.000007627934,0.0000063994707,0.000034003173],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975773,0.00016416577,0.0006422371,0.00069746294,0.0006375465,0.0002812519],"domain_scores_gemma":[0.99775976,0.000202545,0.00044215165,0.0007894115,0.0006771411,0.0001289656],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000423624,0.00026779465,0.00037249684,0.00055217464,0.000060025515,0.00027703418,0.0027208785,0.00010770493,0.000015709815],"category_scores_gemma":[0.000065975095,0.00025280443,0.00010687719,0.00056469406,0.00006500028,0.0007226143,0.00015845307,0.00020181926,0.00002866313],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000788358,0.00067546096,0.00021450156,0.000033408367,0.00005865333,0.000016497299,0.0005825549,0.0042042024,0.010175491,0.05339629,0.00043621508,0.9301279],"study_design_scores_gemma":[0.00043143315,0.00023488223,0.008143053,0.00009753257,0.0000053021126,0.00007851029,0.0000057824363,0.9580952,0.027880913,0.004197583,0.0005000894,0.00032972626],"about_ca_topic_score_codex":0.00003156974,"about_ca_topic_score_gemma":0.0000027045553,"teacher_disagreement_score":0.953891,"about_ca_system_score_codex":0.00008155893,"about_ca_system_score_gemma":0.000087367276,"threshold_uncertainty_score":0.99999243},"labels":[],"label_agreement":null},{"id":"W2133587528","doi":"10.1109/asic.1998.722897","title":"Implementation and trade-offs of a DCT architecture using high-level synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Discrete cosine transform; Computer science; High-level synthesis; Latency (audio); Computer architecture; Overhead (engineering); Architecture; Throughput; Multiplexing; Critical path method; Embedded system; Computer engineering; Parallel computing; Field-programmable gate array; Artificial intelligence; Engineering; Operating system","score_opus":0.06418893512920011,"score_gpt":0.287420540473004,"score_spread":0.22323160534380393,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133587528","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054524977,0.00007336898,0.9439202,0.00040836807,0.000033978966,0.00020401037,0.000004841294,0.00016013828,0.000670127],"genre_scores_gemma":[0.6922073,0.0000048015568,0.3076788,0.000057417477,0.000013040759,0.000008167173,1.4215145e-7,0.000005079671,0.000025265417],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991155,0.00009570979,0.00023841491,0.00022026828,0.00018420232,0.00014587479],"domain_scores_gemma":[0.99942243,0.00012579822,0.00010113833,0.00029140484,0.000018245826,0.0000409886],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020320012,0.00009761769,0.00015834236,0.00013394159,0.000044120672,0.000045046658,0.00027122552,0.000044363107,0.000057220957],"category_scores_gemma":[0.000013603108,0.0000827264,0.000031614378,0.0001929406,0.00002751975,0.00020393879,0.00007089408,0.00005048281,0.0000014396264],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004067844,0.000092535854,0.002185039,0.00017828438,0.00007262671,0.0000147725905,0.005068067,0.000040681814,0.21173885,0.08710862,0.0032429963,0.69025344],"study_design_scores_gemma":[0.0003590324,0.00018589124,0.0042578005,0.00011555734,0.000029032759,0.0001673349,0.00026378015,0.048543785,0.93608135,0.0091568455,0.0004118909,0.0004276723],"about_ca_topic_score_codex":0.00033635844,"about_ca_topic_score_gemma":0.00002941799,"teacher_disagreement_score":0.7243425,"about_ca_system_score_codex":0.000024416495,"about_ca_system_score_gemma":0.000009509111,"threshold_uncertainty_score":0.33734846},"labels":[],"label_agreement":null},{"id":"W2133712953","doi":"10.1145/1117201.1117205","title":"Measuring the gap between FPGAs and ASICs","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":319,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Field-programmable gate array; Application-specific integrated circuit; Computer science; Embedded system","score_opus":0.05732438770549496,"score_gpt":0.2472154155981802,"score_spread":0.18989102789268525,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133712953","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009459089,0.00014492338,0.92471594,0.00077892217,0.000044965767,0.00015469713,3.5686358e-7,0.0005085644,0.06419255],"genre_scores_gemma":[0.9538595,0.0000019709064,0.045225743,0.00008855655,0.00011625805,0.000008903672,2.050425e-7,0.000005253146,0.0006935786],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9992557,0.00007232638,0.0001455336,0.00018147945,0.00019514734,0.00014979586],"domain_scores_gemma":[0.99935925,0.00012025533,0.000041042527,0.00041803735,0.000035027242,0.000026411026],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005342602,0.00007481448,0.000088962006,0.000034575907,0.0000987456,0.00017552292,0.0005312691,0.000037520138,0.000002368197],"category_scores_gemma":[0.000011277789,0.00004717255,0.000021828304,0.00014339238,0.000031643565,0.00021266508,0.00016978,0.00007655441,0.000015272168],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.003054e-7,0.000017778304,0.017957151,0.000024464134,0.000017773655,0.000010734599,0.0004610241,0.000012489456,0.004848865,0.9097219,0.02346016,0.04346702],"study_design_scores_gemma":[0.0004941102,0.00018160761,0.06775823,0.000121205914,0.000027682361,0.00013821317,0.00008715588,0.014797719,0.35402367,0.527911,0.03345231,0.0010070959],"about_ca_topic_score_codex":0.00020819207,"about_ca_topic_score_gemma":0.000017583854,"teacher_disagreement_score":0.9444004,"about_ca_system_score_codex":0.000017271064,"about_ca_system_score_gemma":0.00001422682,"threshold_uncertainty_score":0.19236408},"labels":[],"label_agreement":null},{"id":"W2133729384","doi":"10.1109/rsp.2004.35","title":"Rapid prototyping of a co-designed Java virtual machine","year":2004,"lang":"en","type":"article","venue":"Rapid System Prototyping","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Fredericton","funders":"","keywords":"Computer science; Virtual machine; Virtual prototyping; Java; Embedded system; Process (computing); Operating system; Virtual finite-state machine; Software; Abstraction layer; Abstraction; Resource (disambiguation); Software engineering; Simulation","score_opus":0.022001692934994214,"score_gpt":0.26245480589403597,"score_spread":0.24045311295904176,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133729384","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018796138,0.002315194,0.9667551,0.00018942571,0.00035136996,0.015765388,0.000010720364,0.002533606,0.010199588],"genre_scores_gemma":[0.9145103,0.00004905767,0.08011723,0.00008719568,0.00019330514,0.004837505,0.0000061861765,0.000093169976,0.00010604335],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9948248,0.000765321,0.0016301731,0.0010381484,0.0009260345,0.0008154842],"domain_scores_gemma":[0.99652904,0.0001697098,0.0009274554,0.0017954626,0.0003433754,0.00023492558],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0031842438,0.0005606422,0.0010199859,0.000620099,0.00031619906,0.00022316296,0.0021028526,0.0003112163,0.00002011832],"category_scores_gemma":[0.0001156717,0.0004709382,0.00031729875,0.0011470681,0.00012443443,0.0010172458,0.0002577853,0.00038800432,0.00010462255],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035392755,0.00049966865,0.00027108932,0.006922974,0.00041984813,0.0002187456,0.008937861,0.00019080288,0.16360335,0.58344287,0.00040332164,0.23473556],"study_design_scores_gemma":[0.0054808976,0.0039806785,0.00021340104,0.011971122,0.00005952753,0.0010645849,0.0008266556,0.022521185,0.92594,0.0024569852,0.023107123,0.0023778821],"about_ca_topic_score_codex":0.00017802593,"about_ca_topic_score_gemma":0.0000044624235,"teacher_disagreement_score":0.9126307,"about_ca_system_score_codex":0.00052323483,"about_ca_system_score_gemma":0.00043790464,"threshold_uncertainty_score":0.9997742},"labels":[],"label_agreement":null},{"id":"W2134227513","doi":"10.1109/ccece.2007.355","title":"Formal Verification of System Level Designs: A GSM Vocoder Case Study","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; SystemC; GSM; Abstraction; Concurrency; Electronic system-level design and verification; Formal verification; Set (abstract data type); Encoder; Formal methods; Formal specification; Embedded system; Programming language; Computer network","score_opus":0.11977479957718049,"score_gpt":0.3304533327827936,"score_spread":0.2106785332056131,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134227513","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.109371774,0.000022402368,0.8851482,0.000005986156,0.000111027635,0.0009398367,8.7897473e-7,0.0005510876,0.003848755],"genre_scores_gemma":[0.84448105,1.9450823e-7,0.15524845,0.000015134706,0.000024515248,0.000043754637,3.2436927e-7,0.000008912387,0.00017767506],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982834,0.0001420647,0.0006065314,0.00031915205,0.00036010687,0.00028877077],"domain_scores_gemma":[0.998452,0.00012374723,0.00021295372,0.00090530375,0.00022906765,0.00007690469],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0028589477,0.0001368891,0.00021726968,0.0002155602,0.000091115486,0.000056898472,0.0006231706,0.00007874491,0.0000023322698],"category_scores_gemma":[0.000018153276,0.000116947005,0.000052041883,0.00042504742,0.000021945378,0.00072506367,0.00013163975,0.00008169071,0.000017379645],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000095442054,0.0023604764,0.010542724,0.0011052357,0.00027972154,0.009566897,0.04942623,0.00006159345,0.10070202,0.71016455,0.0025351543,0.11315996],"study_design_scores_gemma":[0.0032276101,0.0035502403,0.0072237155,0.00045045058,0.00009041145,0.022498706,0.064822845,0.110404454,0.78472906,0.00090866536,0.00036419375,0.0017296694],"about_ca_topic_score_codex":0.0008603501,"about_ca_topic_score_gemma":0.00014740975,"teacher_disagreement_score":0.73510927,"about_ca_system_score_codex":0.00011031835,"about_ca_system_score_gemma":0.00005707174,"threshold_uncertainty_score":0.47689605},"labels":[],"label_agreement":null},{"id":"W2134664711","doi":"10.1109/pacrim.2009.5291369","title":"A design flow for optimal circuit design using resource and timing estimation","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Design flow; Computer science; Field-programmable gate array; Resource (disambiguation); Circuit design; Physical design; Estimation; Integrated circuit design; Logic synthesis; Process (computing); Design methods; High-level synthesis; Field (mathematics); Computer architecture; Computer engineering; Embedded system; Logic gate; Systems engineering; Algorithm; Engineering","score_opus":0.12134414979574512,"score_gpt":0.3079361574775428,"score_spread":0.1865920076817977,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134664711","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0002123836,0.00010416641,0.99762934,0.000111122834,0.000028292947,0.0009387775,3.0233872e-7,0.00071555644,0.00026008012],"genre_scores_gemma":[0.09040165,0.0000012733134,0.90919095,0.00023520783,0.00003170339,0.00002889157,6.19482e-7,0.000011567944,0.000098112505],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986484,0.0001714737,0.00027790442,0.00041017166,0.00019461293,0.00029744007],"domain_scores_gemma":[0.99899393,0.00035726326,0.00010456959,0.00038610992,0.00007501084,0.00008313687],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012798555,0.0001634388,0.0001931636,0.00016057804,0.00018717065,0.00029736973,0.00039889233,0.000098276636,0.0000020711984],"category_scores_gemma":[0.00009427998,0.00015702547,0.000037046382,0.00021911488,0.000020915504,0.0006447025,0.000046333284,0.000069178066,0.0000025764186],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000056515568,0.00007093355,0.0000047345434,0.000072409144,0.00003082607,0.00002578804,0.004866161,0.47324666,0.10127752,0.043172542,0.006917873,0.37025803],"study_design_scores_gemma":[0.00018181381,0.00027438643,0.000005754783,0.00005638619,0.000008180866,0.00008023776,0.000012074202,0.95196927,0.034297165,0.01286846,0.00005516182,0.00019111535],"about_ca_topic_score_codex":0.000005835994,"about_ca_topic_score_gemma":7.2573776e-8,"teacher_disagreement_score":0.4787226,"about_ca_system_score_codex":0.000100132995,"about_ca_system_score_gemma":0.00007766921,"threshold_uncertainty_score":0.64033127},"labels":[],"label_agreement":null},{"id":"W2134847893","doi":"10.1109/rose.2008.4669188","title":"Predictable data communication interface for hard real-time systems","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Interface (matter); Kernel (algebra); Embedded system; Architecture; Communications system; Network interface; Communications protocol; Real-time computing; Distributed computing; Operating system; Computer network","score_opus":0.09887608203526375,"score_gpt":0.31129741300482366,"score_spread":0.2124213309695599,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134847893","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00054444827,0.000315617,0.97646177,0.0002549238,0.0001383191,0.00089703285,0.000025420019,0.0014622011,0.019900274],"genre_scores_gemma":[0.24623688,0.00022732074,0.7325385,0.000065191314,0.000068733316,0.00022143923,0.00007821031,0.00002685621,0.020536875],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998558,0.0001733019,0.00037236256,0.000437504,0.00022545543,0.00023337886],"domain_scores_gemma":[0.995126,0.00025686654,0.00014716336,0.0042383303,0.00016353959,0.000068113375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010363791,0.00012571928,0.00022356001,0.00007469028,0.00018531339,0.00014606242,0.004235584,0.00008390911,0.000007926421],"category_scores_gemma":[0.0000715104,0.00011255806,0.000029277027,0.00018379009,0.00004700748,0.0012837608,0.00102275,0.00007816717,0.00010433631],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008740248,0.00006989729,0.00014702661,0.00008446544,0.00003733146,0.0000026362802,0.0006855466,0.00008011274,0.017019963,0.047781095,0.9335226,0.00056057656],"study_design_scores_gemma":[0.00027295735,0.00013886826,0.000053122334,0.00012872473,0.0000069353837,0.0001260958,0.000040408766,0.9431847,0.010786613,0.00075412396,0.04424801,0.0002594589],"about_ca_topic_score_codex":0.00048139828,"about_ca_topic_score_gemma":0.0000053764243,"teacher_disagreement_score":0.94310457,"about_ca_system_score_codex":0.00006464589,"about_ca_system_score_gemma":0.000079902195,"threshold_uncertainty_score":0.78708386},"labels":[],"label_agreement":null},{"id":"W2134931573","doi":"10.1145/2145694.2145712","title":"Impact of FPGA architecture on resource sharing in high-level synthesis","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":52,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada); University of Toronto","funders":"","keywords":"Field-programmable gate array; Stratix; Computer science; High-level synthesis; Shared resource; Architecture; Key (lock); Computer architecture; Embedded system; Computer network; Operating system","score_opus":0.04306472320038372,"score_gpt":0.29210037595402394,"score_spread":0.2490356527536402,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134931573","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.512775,0.00005624697,0.46859393,0.0001289292,0.00006122984,0.00028343723,0.0000044284593,0.00038494353,0.017711867],"genre_scores_gemma":[0.9460002,8.1507807e-7,0.05365859,0.00004427563,0.000044646447,0.000022600312,2.7491393e-7,0.000012305939,0.00021625202],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987103,0.00012275043,0.00028147874,0.00026285378,0.00025842487,0.00036423796],"domain_scores_gemma":[0.99859506,0.00033709517,0.00010099002,0.00085034355,0.000022099237,0.00009441638],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007689696,0.00014946017,0.00024772558,0.00033097816,0.000022141458,0.000033509197,0.0009840566,0.00009159976,0.000029237432],"category_scores_gemma":[0.00010935531,0.00010978565,0.00009607405,0.000385459,0.000020529955,0.0002383463,0.00023245184,0.00016747805,0.000020367366],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013540844,0.0014334806,0.2744021,0.00030114432,0.00021248842,0.000041741492,0.0129609415,0.0028206382,0.072744586,0.31449223,0.01153067,0.3089246],"study_design_scores_gemma":[0.00046364585,0.0005866069,0.4738702,0.00080941676,0.000011293936,0.000074785356,0.00006049109,0.0046722614,0.5045244,0.013607467,0.0004009216,0.00091850874],"about_ca_topic_score_codex":0.0005741297,"about_ca_topic_score_gemma":0.000015950718,"teacher_disagreement_score":0.43322524,"about_ca_system_score_codex":0.00012299161,"about_ca_system_score_gemma":0.000024052959,"threshold_uncertainty_score":0.44769287},"labels":[],"label_agreement":null},{"id":"W2135056487","doi":"10.1109/rsp.2008.17","title":"Automation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Polytechnique Montréal","funders":"","keywords":"Computer science; Transaction-level modeling; Embedded system; High-level synthesis; Electronic system-level design and verification; Implementation; Computer architecture; Register-transfer level; Electronic design automation; Automation; Software; Abstraction; Computer hardware; System on a chip; Field-programmable gate array; Logic synthesis; Operating system; Software engineering; Logic gate; Engineering","score_opus":0.22948881849775427,"score_gpt":0.31706741954126744,"score_spread":0.08757860104351317,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135056487","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024171944,0.00015536378,0.9946856,0.00019628544,0.00003975065,0.00037866662,0.0000014358584,0.0004913633,0.0016343297],"genre_scores_gemma":[0.439719,0.0000160351,0.5600515,0.00002223051,0.0000029632934,0.00007619702,4.2532497e-7,0.0000042031606,0.00010747322],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997339,0.0015905054,0.0004941677,0.00023939137,0.00021868623,0.000118251235],"domain_scores_gemma":[0.9975892,0.0010050293,0.00032048012,0.0008779141,0.00016695134,0.00004047468],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002601867,0.000113117254,0.0002915659,0.00016959509,0.00011657972,0.000021660167,0.0006123736,0.00009240869,0.0000050477947],"category_scores_gemma":[0.00027406268,0.00009686772,0.000030923267,0.0002162069,0.00007384186,0.00027567992,0.00018815818,0.0000649787,0.000006846776],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036565067,0.00014072527,0.0009155871,0.0006192628,0.0001472833,0.000020852627,0.012535741,0.0004078515,0.059993323,0.89628494,0.009433229,0.019464612],"study_design_scores_gemma":[0.0003602322,0.0002948305,0.00391332,0.00057887175,0.00003404516,0.0006570915,0.00064490346,0.31830594,0.67079115,0.0038762928,0.000121805904,0.000421519],"about_ca_topic_score_codex":0.0002572172,"about_ca_topic_score_gemma":0.000008978395,"teacher_disagreement_score":0.89240867,"about_ca_system_score_codex":0.000070056296,"about_ca_system_score_gemma":0.00005875147,"threshold_uncertainty_score":0.3950151},"labels":[],"label_agreement":null},{"id":"W2135533400","doi":"10.1109/asap.2011.6043237","title":"Low-cost hardware profiling of run-time and energy in FPGA embedded processors","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Profiling (computer programming); Field-programmable gate array; Computer science; Embedded system; Energy consumption; Computer hardware; Computer architecture; Parallel computing; Operating system; Engineering; Electrical engineering","score_opus":0.02519423751366893,"score_gpt":0.2411259161810598,"score_spread":0.21593167866739088,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135533400","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10254539,0.00021609943,0.82899314,0.00005506756,0.00012823135,0.00073127757,0.0000049778787,0.001034553,0.06629126],"genre_scores_gemma":[0.85000074,0.0000099487725,0.1487775,0.00006948146,0.000012957134,0.00007460807,0.0000013657983,0.000014659986,0.0010387508],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99863064,0.00008715354,0.00040794734,0.00039985206,0.0002135376,0.00026088455],"domain_scores_gemma":[0.99912906,0.000046585672,0.00014537068,0.00048130308,0.00012286461,0.000074845375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004222145,0.0001574707,0.00028191766,0.00023532061,0.000027002861,0.000036001606,0.0006702156,0.000105904444,0.000027403352],"category_scores_gemma":[0.000043415523,0.00013661615,0.000034071214,0.0004217226,0.000051559065,0.0005283291,0.00021915424,0.0000853848,0.000008736555],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001623088,0.0014947052,0.020515382,0.0017417026,0.0001365037,0.00030496976,0.041840527,0.000053909276,0.35082063,0.40075216,0.004264283,0.17791294],"study_design_scores_gemma":[0.0002081982,0.00008339607,0.00036443674,0.00015196194,0.000002302794,0.000016801001,0.000073627554,0.01452314,0.9806826,0.0036193873,0.000058967504,0.00021515976],"about_ca_topic_score_codex":0.00024475864,"about_ca_topic_score_gemma":0.00005077614,"teacher_disagreement_score":0.74745536,"about_ca_system_score_codex":0.000026597918,"about_ca_system_score_gemma":0.0000741829,"threshold_uncertainty_score":0.55710447},"labels":[],"label_agreement":null},{"id":"W2135638506","doi":"10.1109/reconfig.2013.6732331","title":"SoC self-integration mechanism for dynamic reconfigurable systems based on collaborative macro-function units","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Control reconfiguration; Computer science; Embedded system; Field-programmable gate array; System on a chip; Synchronization (alternating current); Overhead (engineering); Flexibility (engineering); MPSoC; Operating system; Computer network","score_opus":0.014278112254259904,"score_gpt":0.23654099829906303,"score_spread":0.22226288604480313,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135638506","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00056912826,0.000015015048,0.9796627,0.0004925109,0.00085605425,0.0031183234,0.000010837229,0.0016288664,0.0136465775],"genre_scores_gemma":[0.90582,0.0000037186148,0.08792037,0.0005421561,0.00004513538,0.0020797749,0.000025391537,0.00002921118,0.0035342244],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99816054,0.00027084746,0.0004066684,0.00052455737,0.00031654662,0.00032084598],"domain_scores_gemma":[0.997058,0.00029521107,0.00023947119,0.0006460289,0.0016679781,0.000093345494],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005919696,0.0002463654,0.0002639861,0.0002449788,0.00020792359,0.00055564096,0.0004985806,0.00019036872,0.000031485357],"category_scores_gemma":[0.00008576561,0.00020412641,0.000051679664,0.0007840161,0.00001245608,0.0008764521,0.000017537537,0.00012502189,0.0001775444],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016650127,0.000076065844,0.0000034604268,0.000081886836,0.000034005843,0.0000011252356,0.0003268811,0.00023898993,0.043329813,0.9319952,0.020416116,0.0034797648],"study_design_scores_gemma":[0.0003398378,0.0007688898,0.00000969951,0.000098573815,0.00000903121,0.0000034444397,0.00029100847,0.9088116,0.06786287,0.021073764,0.00047713946,0.0002541269],"about_ca_topic_score_codex":0.00022143283,"about_ca_topic_score_gemma":0.00004292186,"teacher_disagreement_score":0.91092145,"about_ca_system_score_codex":0.0003206528,"about_ca_system_score_gemma":0.00022344262,"threshold_uncertainty_score":0.8324033},"labels":[],"label_agreement":null},{"id":"W2135897641","doi":"10.5555/882452.874519","title":"Power-Manageable Scheduling Technique for Control Dominated High-Level Synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Computer science; Very long instruction word; Instruction set; High-level synthesis; Instruction scheduling; Scheduling (production processes); Computer architecture; Parallel computing; Design space exploration; Code generation; Application-specific integrated circuit; Distributed computing; Computer engineering; Embedded system; Field-programmable gate array; Dynamic priority scheduling; Two-level scheduling; Operating system; Key (lock)","score_opus":0.02699185022829216,"score_gpt":0.24124653204426244,"score_spread":0.2142546818159703,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135897641","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00013661638,0.00010076836,0.98249364,0.00092473417,0.00014898392,0.0017240123,0.000010816119,0.001623966,0.012836457],"genre_scores_gemma":[0.5404803,0.0000041124536,0.45682243,0.0002216591,0.000022424356,0.0009195356,3.110827e-7,0.000020274523,0.0015089612],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99798024,0.00014126659,0.00046595858,0.0006080053,0.0002800851,0.0005244576],"domain_scores_gemma":[0.9976991,0.00076998636,0.0001725495,0.0010245631,0.00021803335,0.0001157947],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001077468,0.00026316394,0.00042097608,0.00029502623,0.00017838899,0.00022287386,0.0014159476,0.0002111304,0.00015995161],"category_scores_gemma":[0.0003479196,0.0002356576,0.0001452937,0.00045378495,0.000042553405,0.00064534874,0.00013053209,0.00014334188,0.00010573446],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029401323,0.0003355552,0.000063371706,0.00019544234,0.0001849971,0.000061655366,0.00032380148,0.00020109439,0.21738686,0.72747934,0.036335208,0.017403278],"study_design_scores_gemma":[0.0008214532,0.00024278424,0.000028330152,0.0001725143,0.000023691524,0.0000538352,0.000034867953,0.2124976,0.765402,0.016776003,0.0032397134,0.00070720084],"about_ca_topic_score_codex":0.00007204733,"about_ca_topic_score_gemma":0.0000036689305,"teacher_disagreement_score":0.7107033,"about_ca_system_score_codex":0.0001195606,"about_ca_system_score_gemma":0.000023738665,"threshold_uncertainty_score":0.9609838},"labels":[],"label_agreement":null},{"id":"W2136724573","doi":"10.1109/ccece.2004.1345255","title":"Power savings in channel equalizers using run-time reconfiguration","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Control reconfiguration; Computer science; Overhead (engineering); Channel (broadcasting); Power (physics); Power consumption; Component (thermodynamics); Communications system; Real-time computing; Equalizer; Embedded system; Electronic engineering; Engineering; Computer network","score_opus":0.026836984090242277,"score_gpt":0.2730577441291131,"score_spread":0.24622076003887083,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136724573","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043707773,0.000025346433,0.9350985,0.00038810706,0.0001387297,0.00027200748,3.0600322e-7,0.0005213009,0.019847907],"genre_scores_gemma":[0.8704193,0.0000015361503,0.12870468,0.00036854728,0.00001866453,0.000011636043,6.8287875e-7,0.000011529483,0.000463386],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99885756,0.00007511195,0.00032457808,0.00027786632,0.00020787977,0.00025702937],"domain_scores_gemma":[0.9993502,0.000033903703,0.00009799565,0.00040681352,0.00005675141,0.000054337754],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00058438594,0.0001251554,0.00016420247,0.0002395563,0.000046965106,0.00012788048,0.00048148888,0.00009853756,0.00004292628],"category_scores_gemma":[0.000036631365,0.00012092435,0.00004172121,0.00043306538,0.000018766012,0.0008894646,0.000075088385,0.00009443408,0.00011191319],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013458793,0.00020316169,0.00012500507,0.00004440743,0.000023330023,0.00009873961,0.01617703,0.0019877315,0.5606201,0.41513175,0.0015540725,0.0040211733],"study_design_scores_gemma":[0.0019052444,0.0005044321,0.0005224349,0.0007272522,0.0000063655316,0.00027987617,0.00060016324,0.13400544,0.6783575,0.18038674,0.0010502901,0.0016542999],"about_ca_topic_score_codex":0.00043959043,"about_ca_topic_score_gemma":0.00001933204,"teacher_disagreement_score":0.8267116,"about_ca_system_score_codex":0.00025203096,"about_ca_system_score_gemma":0.00008764525,"threshold_uncertainty_score":0.4931152},"labels":[],"label_agreement":null},{"id":"W2137913189","doi":"10.1109/iscas.2004.1329364","title":"Assertion-based on-line verification and debug environment for complex hardware systems","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Debugging; Assertion; Computer science; Line (geometry); Background debug mode interface; Embedded system; Computer hardware; Programming language; Computer architecture","score_opus":0.05934070786219833,"score_gpt":0.28000126848709234,"score_spread":0.220660560624894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137913189","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00083424617,0.000041089126,0.9965761,0.0008465138,0.00008386892,0.000842713,0.0000059767303,0.0004033533,0.0003661624],"genre_scores_gemma":[0.80021644,0.0000031822226,0.19912817,0.00024317895,0.000030463574,0.00024933866,0.00001781188,0.000009572755,0.00010184964],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989885,0.000045322486,0.00024026586,0.00035657693,0.0002128613,0.0001564673],"domain_scores_gemma":[0.9991665,0.000092991875,0.00008832183,0.00054191815,0.000042147134,0.000068114074],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030791046,0.00012226678,0.00014326196,0.00007829548,0.00010191049,0.00015686754,0.00030581868,0.000060757728,0.000003507572],"category_scores_gemma":[0.000018065994,0.00010688984,0.000034982044,0.00007144576,0.000023101658,0.00019340128,0.000027300053,0.00004276002,0.000022696033],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000072852956,0.0007421578,0.0005687864,0.0005338108,0.00005744079,0.0000114900795,0.00070604344,0.14622833,0.066615455,0.7591909,0.0076905694,0.017582135],"study_design_scores_gemma":[0.00088129914,0.00060322386,0.0007463251,0.00009053534,0.0000063860066,0.000007993942,0.000042141153,0.96016043,0.026180306,0.0018893107,0.009107069,0.00028496553],"about_ca_topic_score_codex":0.000071149014,"about_ca_topic_score_gemma":0.0000035239734,"teacher_disagreement_score":0.8139321,"about_ca_system_score_codex":0.00014333794,"about_ca_system_score_gemma":0.000036301266,"threshold_uncertainty_score":0.43588412},"labels":[],"label_agreement":null},{"id":"W2137933077","doi":"10.1007/s11265-005-4840-y","title":"IEEE-Compliant IDCT on FPGA-Augmented TriMedia","year":2005,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Field-programmable gate array; Computer science; Control reconfiguration; Decoding methods; Parallel computing; Computation; Computer architecture; Scheme (mathematics); Embedded system; Computer hardware; Algorithm; Mathematics","score_opus":0.023469186407768464,"score_gpt":0.29062560529653053,"score_spread":0.26715641888876207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137933077","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0077847955,0.008522491,0.9788157,0.003238808,0.00024333154,0.00078522053,0.0000056684235,0.00036093508,0.00024309478],"genre_scores_gemma":[0.9799198,0.00010781947,0.01881264,0.00027562698,0.0005498953,0.000054175318,6.217727e-7,0.00004408929,0.00023534469],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99667543,0.00035021693,0.0013616305,0.00039860082,0.00061511854,0.00059899886],"domain_scores_gemma":[0.99643767,0.0006385398,0.0014741077,0.000501843,0.0007933409,0.0001545034],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0036568574,0.00040593575,0.0008056759,0.0008883809,0.00043838323,0.00035373963,0.0019357149,0.00030470802,0.000004308803],"category_scores_gemma":[0.00010149399,0.00026576736,0.00017067637,0.0007354013,0.00032806752,0.0010400387,0.00013145787,0.0007245165,0.000014590055],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043996712,0.0003595997,0.000029127557,0.00056704984,0.00025981935,0.00011454499,0.0013129757,0.00040137648,0.60579276,0.004531313,0.022768352,0.36342314],"study_design_scores_gemma":[0.0036876833,0.006269539,0.000020651347,0.0035924823,0.0002923678,0.008619334,0.0011616311,0.16955753,0.77233785,0.0141081,0.019226389,0.001126439],"about_ca_topic_score_codex":0.00001237537,"about_ca_topic_score_gemma":0.000001734624,"teacher_disagreement_score":0.972135,"about_ca_system_score_codex":0.00015459953,"about_ca_system_score_gemma":0.0002327988,"threshold_uncertainty_score":0.99997944},"labels":[],"label_agreement":null},{"id":"W2138159641","doi":"10.1109/icecs.2008.4675064","title":"Hardware/software system co-verification of an active reconfigurable board with SystemC-VHDL","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"SystemC; Computer science; Embedded system; VHDL; Computer architecture; System on a chip; Software; Transaction-level modeling; Field-programmable gate array; Computer hardware; Operating system","score_opus":0.025196066137154707,"score_gpt":0.24462801930636482,"score_spread":0.2194319531692101,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138159641","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06269184,0.00005274689,0.8950124,0.000032480755,0.00016139407,0.0011082183,0.00001591173,0.0024151686,0.038509894],"genre_scores_gemma":[0.88457286,0.0000047464373,0.11408016,0.000025762314,0.000034179786,0.00013762094,0.000008550411,0.000024839117,0.0011112663],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976799,0.0003190182,0.00053418294,0.00061624206,0.0005518823,0.00029876767],"domain_scores_gemma":[0.99732447,0.000105849016,0.0004330066,0.0015069327,0.0004831333,0.00014660336],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046211577,0.00023779347,0.00047554163,0.00020547578,0.0001707233,0.00006666242,0.0010904348,0.00014382161,0.000010418469],"category_scores_gemma":[0.000025995287,0.00018958257,0.0000663659,0.00045586078,0.00008373126,0.0012758478,0.000031693366,0.00013322289,0.000058456026],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010313998,0.0022816246,0.017181326,0.011894209,0.0014875963,0.0016303847,0.045674913,0.0011188041,0.28105652,0.5046803,0.07037775,0.06158519],"study_design_scores_gemma":[0.000499491,0.00085126515,0.0013083017,0.00063483947,0.000016027963,0.0009234548,0.0009897421,0.006922995,0.98634714,0.00007904936,0.00089745555,0.00053024356],"about_ca_topic_score_codex":0.00043692015,"about_ca_topic_score_gemma":0.000021970993,"teacher_disagreement_score":0.82188106,"about_ca_system_score_codex":0.00022913651,"about_ca_system_score_gemma":0.00021757137,"threshold_uncertainty_score":0.7730953},"labels":[],"label_agreement":null},{"id":"W2138630444","doi":"10.1109/ccece.2004.1345338","title":"An overview of reconfigurable VLSI based signal processing building blocks for next generation wireless devices","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Wireless; Software deployment; Bandwidth (computing); Quality of service; Embedded system; Computer architecture; Wireless network; Computer network; Telecommunications","score_opus":0.12313171204415661,"score_gpt":0.337917486301039,"score_spread":0.2147857742568824,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138630444","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03693874,0.00057219673,0.9610532,0.00014071898,0.000043127617,0.00050077646,0.0000013683921,0.0003532908,0.00039659522],"genre_scores_gemma":[0.6273437,0.000004572256,0.3723058,0.00019943641,0.000056344754,0.00006113544,0.0000023436003,0.000010070812,0.000016592434],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985939,0.00007061795,0.00043509516,0.00041281412,0.00024554777,0.00024201685],"domain_scores_gemma":[0.9989894,0.00005613194,0.00025870348,0.00032857462,0.0002952977,0.000071862596],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00074163405,0.00015520214,0.0002499532,0.00013862854,0.00014212834,0.00030195055,0.00067734526,0.00009708765,0.000013879162],"category_scores_gemma":[0.0000089130035,0.00014081883,0.00006681538,0.00032749592,0.000022165812,0.001446298,0.000019174397,0.00006236655,9.74617e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000036758174,0.00007901237,0.00003347102,0.00030909345,0.000006385256,0.0000012457175,0.00022460941,0.0022332065,0.87594014,0.029045468,0.00009236854,0.092031315],"study_design_scores_gemma":[0.00018785405,0.00014788088,0.0000065933364,0.00021438774,0.000004651606,0.000003954097,0.000016388287,0.4165059,0.58070815,0.0019460996,0.00012852995,0.00012961322],"about_ca_topic_score_codex":0.00014517762,"about_ca_topic_score_gemma":0.00006897118,"teacher_disagreement_score":0.590405,"about_ca_system_score_codex":0.000077857,"about_ca_system_score_gemma":0.00027319565,"threshold_uncertainty_score":0.5742425},"labels":[],"label_agreement":null},{"id":"W2139428553","doi":"10.1145/1120725.1120951","title":"Scalable interprocedural register allocation for high level synthesis","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Register allocation; Speedup; Scalability; Parallel computing; Relation (database); Context (archaeology); Theoretical computer science; Programming language; Compiler","score_opus":0.04288532738415877,"score_gpt":0.27742582420347434,"score_spread":0.23454049681931557,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139428553","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001154495,0.00002406843,0.98721397,0.004941684,0.00010767112,0.00037701929,0.0000018681777,0.0006304068,0.0055488395],"genre_scores_gemma":[0.56794643,0.0000011473787,0.42497,0.0005471901,0.000075367745,0.00020113205,7.170259e-7,0.0000082587785,0.006249745],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989565,0.000035771136,0.00027331169,0.0003411004,0.0001625078,0.00023079719],"domain_scores_gemma":[0.9989925,0.00017219085,0.000088384106,0.00056695455,0.00013764967,0.00004230964],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004116377,0.00011980375,0.00015033539,0.00009838195,0.00006622276,0.00015319916,0.00077674526,0.00007445453,0.00002462045],"category_scores_gemma":[0.00011630762,0.000101817626,0.00005559804,0.00014295132,0.000021016087,0.000797991,0.000099775156,0.000046439076,0.00009695051],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014783135,0.00008645556,0.00006807128,0.00008463572,0.000026559046,9.228298e-7,0.0004921001,0.000020009555,0.015204395,0.6704213,0.15885045,0.15473032],"study_design_scores_gemma":[0.00025890552,0.00012875044,0.00024944983,0.00014504882,0.000011334366,0.000040720708,0.00003870852,0.09813487,0.862415,0.020133825,0.017967759,0.0004756397],"about_ca_topic_score_codex":0.00007146181,"about_ca_topic_score_gemma":0.000055977656,"teacher_disagreement_score":0.8472106,"about_ca_system_score_codex":0.000109571854,"about_ca_system_score_gemma":0.000047225247,"threshold_uncertainty_score":0.41520023},"labels":[],"label_agreement":null},{"id":"W2139558810","doi":"10.1109/mnrc.2008.4683393","title":"CORBA communication backplane for design and verification","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Computer science; Common Object Request Broker Architecture; ModelSim; Backplane; Embedded system; Abstraction; Interface (matter); Interconnection; Overhead (engineering); Distributed computing; Computer architecture; Operating system; Computer network; Field-programmable gate array; VHDL","score_opus":0.0713678001477193,"score_gpt":0.2678042189416858,"score_spread":0.1964364187939665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139558810","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009294224,0.00016588095,0.9963272,0.0003109571,0.000024325704,0.00050819176,4.1820374e-7,0.00035427714,0.0013793304],"genre_scores_gemma":[0.33039016,0.00008294673,0.66896373,0.00009443229,0.0000065036015,0.00008297696,0.0000029938135,0.000003885664,0.00037237408],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99943215,0.00009765792,0.00013871811,0.00016367939,0.000078164965,0.00008965114],"domain_scores_gemma":[0.99902993,0.00023767615,0.000058724436,0.00056767254,0.000073914154,0.000032067222],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000402904,0.000059077902,0.00007894178,0.000044024026,0.00013458646,0.000038290742,0.00040924447,0.000044397682,0.0000022399188],"category_scores_gemma":[0.000026159654,0.000054494853,0.000013278411,0.000088007306,0.000036355777,0.00029327365,0.000049022812,0.000033685745,0.000010939294],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032043037,0.000106306965,0.0007230553,0.00005994876,0.00002402187,0.000003622794,0.0030169385,0.000044945627,0.040012788,0.7829809,0.13900192,0.033993505],"study_design_scores_gemma":[0.0012982733,0.0007669947,0.0058329166,0.00007984917,0.000012512098,0.0005359949,0.000083410174,0.6649759,0.22868744,0.058549345,0.03834272,0.0008346699],"about_ca_topic_score_codex":0.000018873729,"about_ca_topic_score_gemma":0.0000014977572,"teacher_disagreement_score":0.7244316,"about_ca_system_score_codex":0.000018113662,"about_ca_system_score_gemma":0.000023530567,"threshold_uncertainty_score":0.22222356},"labels":[],"label_agreement":null},{"id":"W2139939494","doi":"10.1109/wescan.1997.627118","title":"Enhanced IEEE system life cycle: a reactive real-time systems development model","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Winnipeg; University of Manitoba","funders":"","keywords":"Computer science; System lifecycle; Systems development life cycle; Logical data model; Fuzzy logic; Software; Software development process; Embedded system; Real-time computing; Software development; Reliability engineering; Data modeling; Engineering; Software engineering; Operating system; Artificial intelligence","score_opus":0.02736191006096381,"score_gpt":0.23527095135185505,"score_spread":0.20790904129089124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139939494","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007200568,0.000070560454,0.836731,0.00004065737,0.00029581206,0.00080916996,0.0000016034437,0.003311166,0.15153946],"genre_scores_gemma":[0.86388266,0.000011022061,0.12700984,0.000060862,0.00007915891,0.00037406085,9.608653e-7,0.000035855242,0.008545608],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99674535,0.00023911457,0.00083680596,0.0008434157,0.0007452789,0.0005900263],"domain_scores_gemma":[0.997663,0.00013530938,0.00033329218,0.0012778644,0.00027147905,0.00031905944],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0007446074,0.00036918774,0.00055760087,0.0002473504,0.00018985954,0.00029297586,0.0013878571,0.00021254133,0.000014991269],"category_scores_gemma":[0.00003202094,0.00032684617,0.00008770984,0.00048397412,0.000031150452,0.000785582,0.00019258868,0.00017408935,0.0012730645],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037108624,0.0007131867,0.000016440736,0.0014404968,0.00058028667,0.00021402322,0.025388347,0.023004549,0.48924387,0.35523742,0.08995103,0.014173253],"study_design_scores_gemma":[0.00019519107,0.000046055364,0.0000045809875,0.00025407207,0.0000058398286,0.000047594935,0.0001197108,0.9375613,0.061125915,0.00006932806,0.00013383378,0.00043662687],"about_ca_topic_score_codex":0.00014160822,"about_ca_topic_score_gemma":0.000003277546,"teacher_disagreement_score":0.9145567,"about_ca_system_score_codex":0.0006178005,"about_ca_system_score_gemma":0.00016657151,"threshold_uncertainty_score":0.99991834},"labels":[],"label_agreement":null},{"id":"W2140928926","doi":"10.1007/s10470-012-9908-6","title":"Introduction to the special issue on ICECS 2009","year":2012,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Theme (computing); Variety (cybernetics); Computer science; Electronic circuit; Telecommunications; Electrical engineering; Engineering; Artificial intelligence; World Wide Web","score_opus":0.017676678475392504,"score_gpt":0.2551468487567945,"score_spread":0.237470170281402,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140928926","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0038403755,0.0011077907,0.96278614,0.0059794355,0.0009134778,0.000518642,0.000004628834,0.0005306021,0.024318924],"genre_scores_gemma":[0.98174083,0.000010671127,0.001283943,0.0015905465,0.014479,0.000026678434,0.000004566423,0.00001599207,0.000847778],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99844867,0.00014696634,0.00028250302,0.00039211643,0.000316329,0.0004134241],"domain_scores_gemma":[0.9991737,0.000053570155,0.00011569343,0.00030527508,0.00019454617,0.00015719786],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00090230285,0.00020175421,0.00019650345,0.00018701446,0.00035381585,0.00042741597,0.0005072855,0.00010085497,0.00007639951],"category_scores_gemma":[0.000059417,0.00013048128,0.000037435162,0.0008057635,0.000047695667,0.0007505078,0.00005463422,0.00032464476,0.00013261169],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000052266146,0.000052402105,0.0001104851,0.000018905464,0.000013005964,0.000003557021,0.0023475972,0.00002864859,0.0036615154,0.009446499,0.124878645,0.85943353],"study_design_scores_gemma":[0.00023340668,0.00062698155,0.0009875116,0.00031896844,0.00003658029,0.00021134982,0.00091507105,0.010065101,0.038193878,0.0032743553,0.9443611,0.0007756833],"about_ca_topic_score_codex":0.000048285892,"about_ca_topic_score_gemma":0.0000107106625,"teacher_disagreement_score":0.97790045,"about_ca_system_score_codex":0.00006687575,"about_ca_system_score_gemma":0.00006393398,"threshold_uncertainty_score":0.5320872},"labels":[],"label_agreement":null},{"id":"W2141362615","doi":"10.1109/date.2003.1186697","title":"SystemC modeling of a Bluetooth transceiver: dynamic management of packet type in a noisy channel","year":2003,"lang":"en","type":"article","venue":"2003 Design, Automation and Test in Europe Conference and Exhibition","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Federation for the Humanities and Social Sciences","keywords":"SystemC; Computer science; Bluetooth; Transceiver; Network packet; Channel (broadcasting); Embedded system; System on a chip; Chip; Network on a chip; Electronic system-level design and verification; Noise (video); Computer architecture; Real-time computing; Computer network; Wireless; Telecommunications","score_opus":0.03341371464894319,"score_gpt":0.25045367064035656,"score_spread":0.21703995599141337,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141362615","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14699432,0.00026100682,0.8508296,0.000025691803,0.00004630584,0.00071884796,0.000023051973,0.00008946749,0.0010116929],"genre_scores_gemma":[0.9871432,0.00044642334,0.012334232,0.00001531297,0.0000013028679,0.00002252073,0.000018453633,0.0000064985124,0.000012030558],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987628,0.00025623883,0.0004402205,0.0002527153,0.00015039723,0.00013763514],"domain_scores_gemma":[0.99933416,0.000052566997,0.00014398573,0.0001865735,0.0002500932,0.000032631895],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00065358385,0.00012511243,0.00022376154,0.00023186486,0.000024356508,0.000040844963,0.00011927137,0.000054117023,0.000003507961],"category_scores_gemma":[0.000067015455,0.00012315513,0.000011339833,0.0008271011,0.000031549163,0.00031043944,0.000017172957,0.00006730139,0.0000023902917],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001859771,0.0020791327,0.005779303,0.009401303,0.00012174053,0.00028644394,0.02192421,0.015943503,0.18540598,0.7362436,0.0006377301,0.021991046],"study_design_scores_gemma":[0.0005969853,0.0002541731,0.0018162648,0.001236346,0.000009075954,0.000022739281,0.00021996904,0.9881706,0.004014168,0.0034740646,0.000008871919,0.00017672479],"about_ca_topic_score_codex":0.000030158468,"about_ca_topic_score_gemma":0.000018804214,"teacher_disagreement_score":0.9722271,"about_ca_system_score_codex":0.000023933093,"about_ca_system_score_gemma":0.000053466094,"threshold_uncertainty_score":0.50221205},"labels":[],"label_agreement":null},{"id":"W2142250489","doi":"10.1109/imtc.2004.1351349","title":"What next? A hardware operating system?","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Control reconfiguration; Computer science; Realization (probability); Bridging (networking); Embedded system; Computer architecture; Computer hardware; Operating system","score_opus":0.028836763435894797,"score_gpt":0.26481634283408095,"score_spread":0.23597957939818615,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142250489","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022120606,0.00041547554,0.9831584,0.00056931836,0.00066326826,0.0003232789,1.3811216e-7,0.0023884296,0.010269594],"genre_scores_gemma":[0.7408919,0.000013830537,0.25814015,0.0003521133,0.00007578465,0.000051611773,4.3817118e-7,0.000011040236,0.00046316785],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99873567,0.000069774855,0.000281149,0.00037471668,0.0002779148,0.00026075775],"domain_scores_gemma":[0.9989543,0.00003062893,0.00006332233,0.000760528,0.000102199505,0.0000890014],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00040079848,0.00013837786,0.00017635345,0.00008599321,0.00012891213,0.0022951572,0.00096981745,0.0000710974,0.000006819944],"category_scores_gemma":[0.000020273312,0.00011424785,0.00005791856,0.00028568928,0.000015675689,0.0052623227,0.00022449216,0.00010010131,0.00023708648],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.665105e-7,0.000025484434,0.000020971356,0.00010062279,0.0000126171735,0.00010318367,0.0019179875,0.00019347665,0.0132092135,0.9710221,0.0009205053,0.012473325],"study_design_scores_gemma":[0.002444842,0.00089005515,0.00016805042,0.0069612106,0.000023686614,0.0024423238,0.019778047,0.10367551,0.8259614,0.0211332,0.013665736,0.0028559489],"about_ca_topic_score_codex":0.00013744996,"about_ca_topic_score_gemma":0.0000131180905,"teacher_disagreement_score":0.94988894,"about_ca_system_score_codex":0.0001831025,"about_ca_system_score_gemma":0.00008866498,"threshold_uncertainty_score":0.99874055},"labels":[],"label_agreement":null},{"id":"W2143706410","doi":"10.1109/vl.1993.269612","title":"Graphical parametrised structural descriptions of VLSI devices","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Technical University of Nova Scotia","funders":"","keywords":"Very-large-scale integration; Computer science; Computer architecture; Embedded system","score_opus":0.04112638693387367,"score_gpt":0.2595313596662769,"score_spread":0.21840497273240322,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143706410","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06790905,0.00034454343,0.9191755,0.0003682187,0.00017589079,0.00024795832,0.0000017266875,0.00072711374,0.011050013],"genre_scores_gemma":[0.8299167,0.0000066460416,0.16973098,0.000095277006,0.000014634234,0.000009758289,2.759395e-7,0.0000042924694,0.00022143355],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99890006,0.00009438055,0.00030786853,0.00023990135,0.00027074304,0.00018706569],"domain_scores_gemma":[0.9990645,0.00011088848,0.00009770976,0.00055228587,0.00010130603,0.00007331608],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017116216,0.000103060935,0.0001770202,0.00024154742,0.00005667737,0.000070300455,0.000803682,0.0000767215,0.000118255026],"category_scores_gemma":[0.00004747119,0.00008244968,0.00008533757,0.0008181007,0.00006561391,0.00043376902,0.00009563636,0.000098648656,0.00002582934],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000025237266,0.00010380454,0.017003864,0.0000651262,0.000056952194,0.00001583692,0.0010882498,0.000013534763,0.018578473,0.9227104,0.014691644,0.025669588],"study_design_scores_gemma":[0.0012959042,0.00095860264,0.0517109,0.00018253409,0.000045537716,0.00028338184,0.0002338159,0.645439,0.1630966,0.12960811,0.0056112558,0.0015343303],"about_ca_topic_score_codex":0.000057474645,"about_ca_topic_score_gemma":0.000017415992,"teacher_disagreement_score":0.7931023,"about_ca_system_score_codex":0.000016729782,"about_ca_system_score_gemma":0.000007837047,"threshold_uncertainty_score":0.33622003},"labels":[],"label_agreement":null},{"id":"W2143920670","doi":"10.1109/fpt.2008.4762365","title":"Reconfigurable array for transcendental functions calculation","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Transcendental function; Computer science; Interconnection; Power series; Series (stratigraphy); Multiplexing; Point (geometry); Transcendental number; Parallel computing; Mathematics; Telecommunications","score_opus":0.04313834583836942,"score_gpt":0.26106926074736475,"score_spread":0.21793091490899533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143920670","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010795591,0.000020600195,0.9559164,0.00024838478,0.00024564145,0.00037055888,0.0000022680254,0.0006614138,0.041455183],"genre_scores_gemma":[0.83035815,0.0000029863302,0.15776311,0.000117532036,0.00005842152,0.00011735092,0.0000049949263,0.000007716129,0.011569766],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999273,0.000028915465,0.00017901893,0.00023224996,0.00012597568,0.0001608168],"domain_scores_gemma":[0.9994897,0.0000544662,0.000037679092,0.00029915458,0.00007024698,0.0000487365],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016401376,0.00007720469,0.00009629036,0.000074713025,0.00018220088,0.000033155146,0.0002589589,0.0000561598,0.000030342891],"category_scores_gemma":[0.000010449541,0.00007064462,0.00008192759,0.0001567389,0.000018526656,0.00044444014,0.0000039994893,0.000045818397,0.000056322566],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024072782,0.00023752087,0.0016784996,0.00006482232,0.00006773225,0.0000124585185,0.002862316,0.00015187866,0.6163531,0.14884177,0.21130851,0.018397309],"study_design_scores_gemma":[0.0008690496,0.0003741498,0.0014005366,0.000029997822,0.0000105580875,0.00043976764,0.000078331446,0.024412729,0.9041902,0.0072349664,0.060385708,0.00057402125],"about_ca_topic_score_codex":0.000043716846,"about_ca_topic_score_gemma":0.000014416813,"teacher_disagreement_score":0.8292786,"about_ca_system_score_codex":0.000043742908,"about_ca_system_score_gemma":0.000040527855,"threshold_uncertainty_score":0.28808042},"labels":[],"label_agreement":null},{"id":"W2144957685","doi":"10.1109/mahc.2007.9","title":"Intel SIM8-01: A Proto-PC","year":2007,"lang":"en","type":"article","venue":"IEEE Annals of the History of Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Microprocessor; Microcomputer; Operating system; Computer science; Embedded system; Computer hardware; Telecommunications","score_opus":0.09437738103511543,"score_gpt":0.3193602931275975,"score_spread":0.22498291209248206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144957685","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.044305563,0.0007609334,0.9384802,0.00025560101,0.002563141,0.00067965675,5.8473535e-7,0.00026880397,0.012685529],"genre_scores_gemma":[0.98201126,0.0000017346329,0.0166708,0.00041959615,0.00010476274,0.000003929259,5.3958782e-8,0.000014387583,0.00077346154],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980082,0.00018285905,0.00071342627,0.00027676413,0.00049969275,0.00031907947],"domain_scores_gemma":[0.9975423,0.00027044988,0.0007945813,0.0010086672,0.0003186664,0.000065317334],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0028130733,0.00015814223,0.00033561038,0.00020297575,0.00006486749,0.00001070282,0.0020304061,0.00008902287,0.0000029265161],"category_scores_gemma":[0.0001453032,0.00013088682,0.00022794527,0.00029619117,0.00020680655,0.0001891144,0.00028247328,0.00021314228,0.0000049044634],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015745094,0.000857095,0.003475005,0.0014962917,0.00025724317,0.000051971187,0.045656484,0.0022338745,0.25906727,0.05938545,0.47712243,0.15023945],"study_design_scores_gemma":[0.00051705196,0.0005424854,0.00380554,0.0019155092,0.00001687309,0.000079589096,0.00014209397,0.07084007,0.83167386,0.012786602,0.07685212,0.00082821585],"about_ca_topic_score_codex":0.00009487716,"about_ca_topic_score_gemma":0.0000075183725,"teacher_disagreement_score":0.9377057,"about_ca_system_score_codex":0.00014815442,"about_ca_system_score_gemma":0.00018387295,"threshold_uncertainty_score":0.53374094},"labels":[],"label_agreement":null},{"id":"W2145133893","doi":"10.1109/asap.1993.397122","title":"A novel framework for multi-rate scheduling in DSP applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Scheduling (production processes); Computation; Schedule; Theoretical computer science; Job shop scheduling; Graph; Software; Data flow diagram; Mathematical optimization; Algorithm; Programming language; Mathematics","score_opus":0.10969360725705217,"score_gpt":0.3347251149243971,"score_spread":0.22503150766734492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145133893","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00012901015,0.000096526535,0.99686193,0.00045093315,0.000047899055,0.0008730489,0.0000013906387,0.00053270697,0.0010065285],"genre_scores_gemma":[0.13278607,0.000005101689,0.8655426,0.00034801016,0.000038573802,0.0009125203,3.5782833e-7,0.000009623174,0.00035715033],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906754,0.000024912451,0.00025235585,0.00033865427,0.00008723016,0.00022929726],"domain_scores_gemma":[0.99902934,0.00022802578,0.00006716949,0.00056132843,0.000063453124,0.00005068653],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000373553,0.00009868386,0.0001290419,0.00012851837,0.00006131144,0.000098873825,0.00068966683,0.00010846131,0.00000974014],"category_scores_gemma":[0.000088976805,0.0000943527,0.00004460822,0.0004577015,0.00001576472,0.00025151644,0.000085387976,0.0001273215,0.00006311758],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.492741e-7,0.00015327173,0.00012341165,0.000022913875,0.000004305807,6.508745e-7,0.00041957668,0.00012916552,0.006683418,0.98271304,0.0002057795,0.009543934],"study_design_scores_gemma":[0.00024141023,0.00002470672,0.00008828246,0.000052284893,0.0000012556916,0.000004851889,0.000025038911,0.96406215,0.0070364187,0.026351197,0.00193335,0.00017903997],"about_ca_topic_score_codex":0.000026037884,"about_ca_topic_score_gemma":0.000019489084,"teacher_disagreement_score":0.963933,"about_ca_system_score_codex":0.000044694712,"about_ca_system_score_gemma":0.000011828673,"threshold_uncertainty_score":0.38475913},"labels":[],"label_agreement":null},{"id":"W2146056883","doi":"10.1109/cicc.2004.1358844","title":"Sequential synthesizable embedded programmable logic cores for system-on-chip","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; System on a chip; Programmable logic device; Logic synthesis; Simple programmable logic device; Programmable logic array; Embedded system; Programmable Array Logic; Chip; Parallel computing; Computer architecture; Logic gate; Logic optimization; Computer hardware; Logic family; Algorithm","score_opus":0.04176510622001921,"score_gpt":0.2876791533601046,"score_spread":0.24591404714008536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146056883","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011381999,0.000062421044,0.9694579,0.00028934042,0.00044853956,0.0019493201,0.0000047581593,0.0032379318,0.023411553],"genre_scores_gemma":[0.6201966,0.0000015274178,0.37770274,0.00021785143,0.000118163596,0.00064835226,0.0000029879195,0.000027720234,0.0010840576],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976073,0.000107736276,0.00047449922,0.000720202,0.00042289443,0.0006673719],"domain_scores_gemma":[0.99819505,0.00019301147,0.00018381911,0.0010923162,0.00018075974,0.00015505771],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008416109,0.000298052,0.0003916121,0.00018705464,0.00023772477,0.0004320462,0.0013646242,0.00017267714,0.00000979633],"category_scores_gemma":[0.00008602335,0.00023928526,0.00018493614,0.00036533913,0.000059191214,0.00044780262,0.00015166157,0.00012550902,0.00017233906],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020288997,0.00010925625,0.00000857302,0.0001996844,0.00003038549,0.000030475465,0.00016490086,0.0004767509,0.0050488594,0.99019396,0.0022617637,0.001455071],"study_design_scores_gemma":[0.002113763,0.0023113557,0.000013897623,0.0008262022,0.000042319884,0.00034223567,0.00030942602,0.038662482,0.78886527,0.15900192,0.0062012784,0.0013098852],"about_ca_topic_score_codex":0.00013742861,"about_ca_topic_score_gemma":0.000015517327,"teacher_disagreement_score":0.8311921,"about_ca_system_score_codex":0.00029852142,"about_ca_system_score_gemma":0.00018672396,"threshold_uncertainty_score":0.975777},"labels":[],"label_agreement":null},{"id":"W2147186708","doi":"10.1109/icecs.2007.4510988","title":"Acceleration for Heterogeneous Systems Cosimulation","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"SystemC; Computer science; Transaction-level modeling; Synchronizing; Semantics (computer science); Acceleration; Programming language; Representation (politics); Formal semantics (linguistics); Database transaction; Distributed computing; Parallel computing; Computer architecture","score_opus":0.03966914826128616,"score_gpt":0.31009010168196544,"score_spread":0.2704209534206793,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147186708","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0033561324,0.000060010174,0.99174,0.00003655553,0.00037736227,0.00078718696,5.292884e-7,0.0007270376,0.0029151794],"genre_scores_gemma":[0.90541154,7.437466e-7,0.09390993,0.00008967055,0.00010430011,0.000048026817,0.0000027977323,0.0000075702224,0.0004254232],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99911493,0.000029051556,0.00028059387,0.00022022615,0.00016596739,0.00018921579],"domain_scores_gemma":[0.99921674,0.00015848751,0.00008523574,0.00033923908,0.00015280719,0.00004749072],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008493328,0.00008053015,0.000098458266,0.00010018682,0.000076582684,0.00018899562,0.00031943576,0.000073766314,0.0000017362045],"category_scores_gemma":[0.000022302373,0.00007275319,0.000039323277,0.00013702818,0.0000060242537,0.0003798228,0.000032938675,0.000028151735,0.000013929712],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023810828,0.0000780102,0.00050472876,0.00011263194,0.000029230348,0.000011394327,0.0005439429,0.0062814597,0.05624753,0.89043844,0.007984001,0.037744846],"study_design_scores_gemma":[0.00024092535,0.00017578706,0.000114291295,0.000018647508,0.0000028550414,0.000053066997,0.000013917317,0.82432145,0.16587023,0.0031412195,0.005838577,0.00020904058],"about_ca_topic_score_codex":0.000024031566,"about_ca_topic_score_gemma":0.000011533657,"teacher_disagreement_score":0.9020554,"about_ca_system_score_codex":0.00007186313,"about_ca_system_score_gemma":0.000015609772,"threshold_uncertainty_score":0.2966789},"labels":[],"label_agreement":null},{"id":"W2147496153","doi":"10.1109/tic-sth.2009.5444433","title":"Kernel and application partitioning for EDF schedule feasibility","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Partition (number theory); Kernel (algebra); Schedule; Scheduling (production processes); Processor scheduling; Parallel computing; Distributed computing; Operating system; Mathematical optimization; Mathematics","score_opus":0.02572652564019455,"score_gpt":0.30608433326377754,"score_spread":0.280357807623583,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147496153","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006165751,0.000053731786,0.9896522,0.0007808365,0.000019102185,0.00052939507,4.7979955e-7,0.00047182126,0.0023266692],"genre_scores_gemma":[0.6682115,0.0000011530894,0.33139175,0.00021886571,0.00002138633,0.000058331163,8.699929e-7,0.0000017167164,0.00009442531],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9993633,0.000023845447,0.00014045452,0.00027336067,0.000079531346,0.00011948461],"domain_scores_gemma":[0.9994377,0.000044704666,0.00004627654,0.00036239234,0.00006439213,0.000044570843],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040877124,0.00005989673,0.00008006259,0.000029252793,0.00008124499,0.00009283145,0.00020684436,0.000041270607,0.0000013878657],"category_scores_gemma":[0.000030571628,0.000054956243,0.000022232798,0.00009618996,0.000015979333,0.00032476019,0.000028321625,0.00003276134,0.0000059362696],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000037574443,0.000058933863,0.0021234613,0.00001956574,0.0000027371618,2.3451447e-7,0.0001471658,0.000007764826,0.019744294,0.93123037,0.0014834423,0.045178298],"study_design_scores_gemma":[0.00043107755,0.00032637268,0.015805824,0.000027970156,0.0000049125683,0.000017054488,0.00002650451,0.2573728,0.11730803,0.60593915,0.0024332528,0.00030704943],"about_ca_topic_score_codex":0.000006645552,"about_ca_topic_score_gemma":0.0000039876936,"teacher_disagreement_score":0.6620457,"about_ca_system_score_codex":0.000027825403,"about_ca_system_score_gemma":0.000015355654,"threshold_uncertainty_score":0.22410506},"labels":[],"label_agreement":null},{"id":"W2147506666","doi":"10.1109/pacrim.2011.6032984","title":"Embedded hardware solution for principal component analysis","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Computer science; Field-programmable gate array; Benchmark (surveying); Principal component analysis; Embedded system; Computer hardware; Component (thermodynamics); Mobile device; Principal (computer security); Set (abstract data type); Key (lock); Time to market; Curse of dimensionality; Computer engineering; Computer architecture; Operating system; Artificial intelligence","score_opus":0.07254864477653322,"score_gpt":0.2833032129450196,"score_spread":0.21075456816848637,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147506666","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018518185,0.000021279982,0.9858592,0.00006907184,0.00013301859,0.00047692008,0.0000030320557,0.0009041136,0.010681531],"genre_scores_gemma":[0.53402555,8.7551183e-7,0.46498874,0.00007754185,0.000021597947,0.000108461674,0.0000045570937,0.000005988175,0.0007666808],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986598,0.00007940295,0.00032347816,0.0004177222,0.00022591866,0.0002936897],"domain_scores_gemma":[0.9987602,0.00004990542,0.00012385628,0.0008031303,0.00016834187,0.00009456093],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00053692993,0.00013826614,0.0002583879,0.00029148458,0.000100910256,0.00006534221,0.0008547621,0.00008070374,0.00005097224],"category_scores_gemma":[0.000022599763,0.00012016684,0.00023705655,0.00056873093,0.000024228413,0.00035866417,0.00017770471,0.000057749847,0.00003650954],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000055090128,0.0005235929,0.006165516,0.00011879992,0.0013603212,0.000016768125,0.00884849,0.00004731606,0.019738223,0.9238195,0.019193977,0.020112436],"study_design_scores_gemma":[0.0005571074,0.00038143623,0.008264043,0.000023400453,0.0002690978,0.000015552809,0.00007943394,0.84625477,0.123682514,0.01479777,0.004946365,0.00072851806],"about_ca_topic_score_codex":0.00014834593,"about_ca_topic_score_gemma":0.0000637332,"teacher_disagreement_score":0.9090217,"about_ca_system_score_codex":0.000067253095,"about_ca_system_score_gemma":0.000032953463,"threshold_uncertainty_score":0.49002618},"labels":[],"label_agreement":null},{"id":"W2147580127","doi":"10.1109/icvd.1996.489459","title":"Instruction-set matching and GA-based selection for embedded-processor code generation","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Backtracking; Instruction set; Pattern matching; Parallel computing; Set (abstract data type); Matching (statistics); Tree (set theory); Tree structure; Selection (genetic algorithm); Code generation; Code (set theory); Theoretical computer science; Data structure; Programming language; Algorithm; Artificial intelligence; Operating system","score_opus":0.05683807968906047,"score_gpt":0.2801857011593647,"score_spread":0.22334762147030424,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147580127","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037151884,0.000038283128,0.96036977,0.00049249834,0.00014114313,0.0003855026,0.0000023402195,0.0006665414,0.0007520634],"genre_scores_gemma":[0.6310066,0.0000047055573,0.3680845,0.00039860094,0.000074383286,0.000104527026,0.0000032667879,0.0000097694,0.00031367113],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99904585,0.00006631805,0.0002226113,0.00034543042,0.0001578277,0.0001619869],"domain_scores_gemma":[0.99946475,0.00006431153,0.00009694879,0.00019757211,0.00012791019,0.000048512993],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003399651,0.00011826242,0.00011912639,0.0001324982,0.0001764097,0.00025987567,0.00018648928,0.00007739814,0.000014196409],"category_scores_gemma":[0.000028976921,0.000111656904,0.000030572435,0.00022157819,0.000014629387,0.00072754367,0.000026133195,0.0000718099,0.000006047529],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021817814,0.00017966938,0.0011159133,0.0004418239,0.000056712,0.0000027865492,0.005479939,0.0034068497,0.2791185,0.5587635,0.045049887,0.10636257],"study_design_scores_gemma":[0.0003467428,0.000106139996,0.00002596658,0.000015987825,0.0000037237946,0.000034997138,0.000021274687,0.89056873,0.101734914,0.0060389964,0.00093840325,0.00016410385],"about_ca_topic_score_codex":0.000033730194,"about_ca_topic_score_gemma":0.00010683476,"teacher_disagreement_score":0.8871619,"about_ca_system_score_codex":0.00004741833,"about_ca_system_score_gemma":0.000022869499,"threshold_uncertainty_score":0.45532364},"labels":[],"label_agreement":null},{"id":"W2147656247","doi":"10.1109/rsp.2005.43","title":"Rapid Prototyping of Embedded Software Using Selective Formalism","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Formalism (music); Rapid prototyping; Computer science; Software prototyping; Software; Embedded system; Computer architecture; Programming language; Software development; Engineering; Mechanical engineering","score_opus":0.022772379385219563,"score_gpt":0.25854435677640963,"score_spread":0.23577197739119007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147656247","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008954377,0.00018458236,0.98152596,0.000016734464,0.000067304274,0.0009185998,9.500537e-7,0.0007792297,0.0075522675],"genre_scores_gemma":[0.4240102,0.0000014806011,0.5757138,0.000040674808,0.000046330882,0.000054316835,7.4760425e-7,0.0000116346455,0.000120800636],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986333,0.000101407626,0.0004079695,0.000295238,0.00027324996,0.00028883936],"domain_scores_gemma":[0.9989503,0.000069147376,0.0002093045,0.000491372,0.00024444834,0.000035448003],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041256778,0.00014705546,0.00023693785,0.00018662127,0.00008211544,0.0000613067,0.0005989347,0.00009281097,0.000011669517],"category_scores_gemma":[0.00003171891,0.00013218778,0.00008203702,0.0005908341,0.00003594323,0.00074258726,0.00014724123,0.00009950939,0.0000046340588],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005775679,0.0005242012,0.0036246905,0.00079006376,0.00015413176,0.000057969515,0.0060048643,0.00049565855,0.24723022,0.60862327,0.012680196,0.11975698],"study_design_scores_gemma":[0.00029678448,0.00016119411,0.0004256564,0.00013098886,0.0000072255616,0.00007753922,0.000037852144,0.059900798,0.91117895,0.02643651,0.0009943815,0.0003521306],"about_ca_topic_score_codex":0.00032932468,"about_ca_topic_score_gemma":0.000010523772,"teacher_disagreement_score":0.6639487,"about_ca_system_score_codex":0.000078644196,"about_ca_system_score_gemma":0.000101571815,"threshold_uncertainty_score":0.5390461},"labels":[],"label_agreement":null},{"id":"W2147671664","doi":"10.1109/cse.2009.493","title":"Run-Time Component Relocation in Partially-Reconfigurable FPGAs","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Relocation; Control reconfiguration; Component (thermodynamics); Field-programmable gate array; Embedded system; Overhead (engineering); Virtualization; Chip; Static timing analysis; Computer architecture; Operating system; Cloud computing","score_opus":0.015219562587420533,"score_gpt":0.24646744839904142,"score_spread":0.2312478858116209,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147671664","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019524962,0.00011775256,0.83586675,0.0047383565,0.0001678846,0.00067478226,3.7082037e-7,0.0015816261,0.1373275],"genre_scores_gemma":[0.95396876,0.0000072542516,0.043424282,0.0006431502,0.00002999804,0.000021190714,0.0000021032292,0.000005512339,0.0018977753],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99867123,0.00012669656,0.0003716985,0.00033845863,0.00022098311,0.00027095625],"domain_scores_gemma":[0.9991272,0.00005164776,0.000081945895,0.0006134354,0.00005749914,0.000068269605],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064602867,0.00012227515,0.00018688201,0.00016302384,0.00004260919,0.00011461312,0.0006701161,0.00007782402,0.000054429423],"category_scores_gemma":[0.000022286014,0.00011419094,0.00003743859,0.00036382678,0.000012642665,0.0005221453,0.000027995631,0.0001049588,0.00045114016],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017792463,0.0005082156,0.0005953202,0.000023557912,0.000013667456,0.0000573925,0.0015246066,0.0008245273,0.312405,0.51581496,0.044330105,0.12388482],"study_design_scores_gemma":[0.0007594752,0.000536026,0.013917706,0.00020435077,0.000004416406,0.00005844155,0.000025666983,0.33152562,0.5679435,0.07373121,0.010466644,0.0008269223],"about_ca_topic_score_codex":0.00014446875,"about_ca_topic_score_gemma":0.000040134426,"teacher_disagreement_score":0.9344438,"about_ca_system_score_codex":0.00010148698,"about_ca_system_score_gemma":0.000052062558,"threshold_uncertainty_score":0.57986444},"labels":[],"label_agreement":null},{"id":"W2149692095","doi":"10.1109/ccece.2011.6030508","title":"Integrated scheduling, allocation and binding in High Level Synthesis for performance-area tradeoff of digital media applications","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Scheduling (production processes); Decoding methods; Heuristic; High-level synthesis; Digital signal processing; Metric (unit); Performance metric; Computer engineering; Algorithm; Computer hardware; Mathematical optimization; Field-programmable gate array; Engineering; Mathematics; Artificial intelligence","score_opus":0.09310966317082382,"score_gpt":0.2508759324443184,"score_spread":0.15776626927349457,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149692095","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18028179,0.000015304993,0.81828403,0.000036074845,0.000021676413,0.00043837624,0.000014066069,0.00013336426,0.0007753151],"genre_scores_gemma":[0.74744695,0.000009418845,0.2522057,0.0000046155124,0.0000058866594,0.00028905438,0.0000058252544,0.000006279327,0.000026278649],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991771,0.000017682007,0.00031684327,0.00024051197,0.00010717893,0.00014070429],"domain_scores_gemma":[0.9992726,0.00021084533,0.00011111044,0.00027147707,0.00009322461,0.000040782124],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000312337,0.000100156096,0.00016568946,0.00025072892,0.000034192086,0.00004495137,0.0003924658,0.000075342265,0.0000040737673],"category_scores_gemma":[0.000080799044,0.00008595148,0.000023888108,0.00034174643,0.00004473786,0.0006584808,0.000049259743,0.00005564826,0.0000025235909],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044304703,0.0004911601,0.03743475,0.00041688047,0.00007246262,0.0000013652901,0.009622916,0.000016645452,0.03225979,0.4372154,0.00025261563,0.48217174],"study_design_scores_gemma":[0.0005770459,0.00024752578,0.015956266,0.0003903793,0.000022613682,0.00002042803,0.0007786886,0.1629215,0.8051929,0.013130222,0.00016463577,0.0005977768],"about_ca_topic_score_codex":0.000073237556,"about_ca_topic_score_gemma":0.00002466867,"teacher_disagreement_score":0.7729331,"about_ca_system_score_codex":0.000037165548,"about_ca_system_score_gemma":0.000049194798,"threshold_uncertainty_score":0.35049993},"labels":[],"label_agreement":null},{"id":"W2149818401","doi":"10.1109/mtv.2010.18","title":"Towards a Multi-MoC Hardware/Software Co-design Framework Using Abstract State Machines","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Abstract state machines; Computer science; Programming language; Formalism (music); Computation; Software; Finite-state machine; Scheduling (production processes); Semantics (computer science); Software design; Embedded system; Software development; Engineering","score_opus":0.0577567583982166,"score_gpt":0.3401898611833277,"score_spread":0.28243310278511113,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149818401","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009047724,0.000052372925,0.98596215,0.000116853866,0.0007349623,0.0006307267,0.000008826319,0.0026193282,0.0008270399],"genre_scores_gemma":[0.2302708,0.0000044540893,0.7688984,0.00028190794,0.000095978015,0.000033505938,0.0000015796817,0.000040713694,0.0003726529],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973491,0.00015529808,0.00057058793,0.0007488445,0.00057408493,0.0006021111],"domain_scores_gemma":[0.997412,0.00038323007,0.00025121844,0.001468786,0.00023537624,0.00024933493],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012355169,0.00039244595,0.00040376067,0.0002474639,0.000222795,0.0005803539,0.001875399,0.0003087399,0.00017172117],"category_scores_gemma":[0.0004289214,0.00033215445,0.00014578823,0.00042545717,0.00009307775,0.0008996428,0.00027969806,0.00084629277,0.00015707607],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008714441,0.0011498807,0.0097981775,0.0004980166,0.0003445147,0.0010014054,0.011776986,0.0015355756,0.4851903,0.045930617,0.023033824,0.41965353],"study_design_scores_gemma":[0.0010716246,0.00036932091,0.009006786,0.000483801,0.00003338267,0.0005433695,0.000066635555,0.46935204,0.41936013,0.091656834,0.005153655,0.0029024293],"about_ca_topic_score_codex":0.0005827928,"about_ca_topic_score_gemma":0.000031678705,"teacher_disagreement_score":0.46781647,"about_ca_system_score_codex":0.00007136758,"about_ca_system_score_gemma":0.00025272497,"threshold_uncertainty_score":0.99991304},"labels":[],"label_agreement":null},{"id":"W2149885182","doi":"10.1109/iros.2000.893219","title":"EME - low-cost embedded multiprocessing environment","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Modular design; Computer science; Redundancy (engineering); Embedded system; Multiprocessing; Flexibility (engineering); Actuator; Robot; Extensibility; Interface (matter); Software; Distributed computing; Computer architecture; Computer hardware; Artificial intelligence; Operating system","score_opus":0.03130859443610922,"score_gpt":0.2307696784494084,"score_spread":0.19946108401329918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149885182","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014104331,0.00012010901,0.96692103,0.0002774833,0.0001069952,0.00033287203,5.5892724e-7,0.000998821,0.029831711],"genre_scores_gemma":[0.73823166,0.000023598155,0.2565141,0.00047588884,0.00005727609,0.0000727269,6.1221556e-7,0.000016793067,0.0046073496],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99842066,0.00006997846,0.00031378138,0.00047521183,0.0003663501,0.0003540212],"domain_scores_gemma":[0.99886835,0.00004708952,0.00009915978,0.00084031885,0.00002459093,0.00012047875],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00024959352,0.0001791213,0.00017458637,0.000103856226,0.0001187397,0.00019914312,0.0009366628,0.00008695223,0.00039923756],"category_scores_gemma":[0.000020750314,0.00015766206,0.0000627605,0.00019037741,0.000039284736,0.0006755758,0.00021992181,0.00012576395,0.0011672606],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000060205557,0.0010400289,0.0015311615,0.0002207847,0.000073169955,0.00026465955,0.011218701,0.0003757931,0.087195754,0.052803118,0.0993272,0.7459436],"study_design_scores_gemma":[0.00066844944,0.00010129527,0.0003140913,0.00012387107,0.000007438116,0.000091992995,0.000092382885,0.7577626,0.2095706,0.0029056778,0.027394863,0.0009667508],"about_ca_topic_score_codex":0.0000122107085,"about_ca_topic_score_gemma":9.2714413e-7,"teacher_disagreement_score":0.7573868,"about_ca_system_score_codex":0.000087055465,"about_ca_system_score_gemma":0.000008185821,"threshold_uncertainty_score":0.9996104},"labels":[],"label_agreement":null},{"id":"W2150466331","doi":"10.1109/mse.2005.11","title":"A Reprogrammable SoC Design for a Real-Time Control Application","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Field-programmable gate array; Embedded system; Controller (irrigation); Computer science; Control (management); Control system; Embedded operating system; Real-time operating system; Embedded controller; Computer hardware; Operating system; Engineering; Software","score_opus":0.014314196941379238,"score_gpt":0.2536450468163384,"score_spread":0.2393308498749592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150466331","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000054673135,0.000026776826,0.9869836,0.00030642326,0.000022197637,0.0021459346,0.0000011864491,0.0019015624,0.008557638],"genre_scores_gemma":[0.19866085,0.0000014806005,0.7966779,0.00008901973,0.000081017744,0.0017722762,0.0000032508442,0.000014747642,0.0026994548],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987062,0.00009174747,0.00029787546,0.00045066394,0.00016478237,0.0002887231],"domain_scores_gemma":[0.9986572,0.00023507634,0.00013170554,0.0007879595,0.00014536368,0.000042683892],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010498782,0.0001198201,0.00018390824,0.00006992399,0.00008834805,0.00015495448,0.00057782256,0.00008491935,0.0000042713323],"category_scores_gemma":[0.000020202662,0.00010731605,0.00007546445,0.00022524262,0.000020312584,0.0002749557,0.00003482745,0.000036048583,0.00008280507],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037400656,0.0001875745,0.000099083896,0.000041150368,0.000026371157,0.00000387449,0.00009883425,0.00033539324,0.2583327,0.5915195,0.10727184,0.04204627],"study_design_scores_gemma":[0.000754191,0.0002934032,0.0000470839,0.0000126352925,0.00001085838,0.000017983217,0.0000025569193,0.76114416,0.0777781,0.14772734,0.011909773,0.00030192256],"about_ca_topic_score_codex":0.0003964235,"about_ca_topic_score_gemma":0.0000053726267,"teacher_disagreement_score":0.76080877,"about_ca_system_score_codex":0.000059852748,"about_ca_system_score_gemma":0.00005145994,"threshold_uncertainty_score":0.43762216},"labels":[],"label_agreement":null},{"id":"W2150632169","doi":"10.1109/cicc.2000.852633","title":"Architecture of cluster-based FPGAs with memory","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Cluster (spacecraft); Parallel computing; Registered memory; Memory architecture; Programmable logic array; Logic gate; Computer architecture; Programmable Array Logic; Memory management; Memory map; Logic synthesis; Semiconductor memory; Embedded system; Logic family; Computer hardware; Shared memory; Algorithm; Operating system","score_opus":0.015310124646473197,"score_gpt":0.20853562673741372,"score_spread":0.19322550209094053,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150632169","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036017376,0.000045917855,0.9444102,0.00064089015,0.00003269335,0.00022828404,4.9224013e-7,0.00047730084,0.050562456],"genre_scores_gemma":[0.68667597,4.5883831e-7,0.31196657,0.0003666272,0.000014223827,0.000013591332,1.6044054e-7,0.000007268441,0.00095516886],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990246,0.00008895535,0.00018692773,0.00024412178,0.00028475633,0.0001705979],"domain_scores_gemma":[0.9989388,0.00009466669,0.00009052886,0.0007545966,0.000065491266,0.00005589492],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018043967,0.00011412083,0.00016596937,0.00013159652,0.000026919815,0.000031401305,0.0007065714,0.000052301777,0.00006754626],"category_scores_gemma":[0.000011201309,0.000077822166,0.00004318926,0.0003013477,0.000051693845,0.000121294965,0.000063749154,0.00009618499,0.000021721447],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016740874,0.0022342438,0.0030444348,0.0016012695,0.00028279834,0.00045298476,0.01737532,0.027927417,0.09116652,0.17640768,0.20769708,0.47164285],"study_design_scores_gemma":[0.0014724833,0.0015187416,0.00015984576,0.0002731791,0.000014072261,0.00018440382,0.000050530612,0.34541282,0.64198107,0.0035992728,0.0046189884,0.00071457034],"about_ca_topic_score_codex":0.00003081675,"about_ca_topic_score_gemma":0.000016525897,"teacher_disagreement_score":0.6830742,"about_ca_system_score_codex":0.000016678096,"about_ca_system_score_gemma":0.000019671745,"threshold_uncertainty_score":0.31734958},"labels":[],"label_agreement":null},{"id":"W2150790806","doi":"10.1109/cnsr.2005.51","title":"Rapid Prototyping Hardware Platforms for the Development and Testing of OFDM Based Communication Systems","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Computer science; Baseband; Software-defined radio; Digital signal processing; Field-programmable gate array; Transceiver; Embedded system; Orthogonal frequency-division multiplexing; Computer hardware; FPGA prototype; Wireless; Software; Computer architecture; Telecommunications; Bandwidth (computing)","score_opus":0.08359564667200055,"score_gpt":0.27977676345472424,"score_spread":0.1961811167827237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150790806","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0034020443,0.0008911061,0.9918982,0.00020602359,0.000023154109,0.0022413924,5.8472875e-7,0.00024943464,0.0010880973],"genre_scores_gemma":[0.466808,0.0000027670103,0.532529,0.000040399376,0.000010434637,0.0005550536,6.604976e-7,0.000004960762,0.000048719863],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991543,0.000032623546,0.0003734149,0.0001534805,0.00015261052,0.00013353903],"domain_scores_gemma":[0.9983437,0.00071007025,0.00018825037,0.0005540154,0.0001779001,0.000026063972],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013666087,0.000088160836,0.00013217294,0.00006136462,0.00018997671,0.000092612616,0.0006595621,0.000041851035,8.1062615e-7],"category_scores_gemma":[0.00009416413,0.00005570507,0.000019557416,0.00015600926,0.000028474804,0.0002962934,0.00011985057,0.000057289475,0.000001019332],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015781567,0.000070785616,0.001454297,0.00068783277,0.00005147689,2.4875953e-7,0.004296069,0.00061003945,0.0026051686,0.10480056,0.0010274125,0.88438034],"study_design_scores_gemma":[0.00025751966,0.00006599733,0.00037859596,0.00037826365,0.0000037614911,0.0000069207895,0.00018027757,0.8979225,0.08238237,0.00024884215,0.018033737,0.00014119053],"about_ca_topic_score_codex":0.00003218652,"about_ca_topic_score_gemma":0.000015816575,"teacher_disagreement_score":0.89731246,"about_ca_system_score_codex":0.000046370275,"about_ca_system_score_gemma":0.00009234422,"threshold_uncertainty_score":0.22715868},"labels":[],"label_agreement":null},{"id":"W2151354607","doi":"10.1145/1837274.1837339","title":"Robust design methods for hardware accelerators for iterative algorithms in scientific computing","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Computation; Key (lock); Software; Acceleration; Computer engineering; Hardware acceleration; Theoretical computer science; Point (geometry); Computational science; Iterative method; Distributed computing; Algorithm; Programming language; Operating system; Mathematics","score_opus":0.13571480161148652,"score_gpt":0.3927283799488806,"score_spread":0.2570135783373941,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151354607","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00041066838,0.000030839514,0.9945623,0.00016313058,0.0015164037,0.0025156904,0.0000053225554,0.00054103055,0.0002545859],"genre_scores_gemma":[0.025988761,2.4938416e-7,0.9727836,0.0001185492,0.000118015836,0.00042902143,0.000005064446,0.000025705269,0.00053098664],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99755347,0.00032132474,0.0005249189,0.00087846804,0.00018459503,0.00053722534],"domain_scores_gemma":[0.9968453,0.0016459934,0.00017404987,0.00072260207,0.0005008403,0.00011119766],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0061747134,0.00023874427,0.0003529301,0.0004154042,0.00036495476,0.0011164189,0.0013880826,0.00017015976,0.000007443963],"category_scores_gemma":[0.00044759788,0.00021069661,0.00012284571,0.0007495901,0.00008607821,0.0008172532,0.00021274689,0.00023959024,0.0000039544284],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002874469,0.0002290668,0.00021755182,0.00018171789,0.000049273815,0.0000066592206,0.008114688,0.0013578313,0.22211671,0.19792958,0.020341028,0.54942715],"study_design_scores_gemma":[0.00032378762,0.00010705341,0.000020577252,0.000030255,0.0000026920086,0.0000071023424,0.00004976986,0.72996634,0.2562175,0.009820836,0.0032094908,0.00024455317],"about_ca_topic_score_codex":0.000016167252,"about_ca_topic_score_gemma":0.000026765667,"teacher_disagreement_score":0.72860855,"about_ca_system_score_codex":0.00006907657,"about_ca_system_score_gemma":0.0001854005,"threshold_uncertainty_score":0.99992055},"labels":[],"label_agreement":null},{"id":"W2151403901","doi":"10.1109/te.2004.825054","title":"A Laboratory Testbed for Embedded Computer Control","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Education","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Western University","funders":"","keywords":"Testbed; Computer science; Controller (irrigation); Embedded system; Control system; Software; Focus (optics); Control (management); The Internet; Software engineering; Interface (matter); Real-time Control System Software; Engineering; Operating system; Software design; Software development; Electrical engineering; Computer network","score_opus":0.010885413413241792,"score_gpt":0.26695387034279927,"score_spread":0.2560684569295575,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151403901","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017263563,0.00003023508,0.99325395,0.0015592134,0.001715343,0.00092047435,0.000014512794,0.00061458774,0.00016530915],"genre_scores_gemma":[0.76711845,0.0000031418326,0.23024008,0.0017706606,0.00009949116,0.0006591774,0.0000013694851,0.0000167143,0.00009089557],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99893254,0.0000934146,0.0002571635,0.00035417808,0.00017481022,0.00018789775],"domain_scores_gemma":[0.9988332,0.00015613667,0.00009831234,0.0005349698,0.00028840193,0.00008900365],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031823982,0.00015441266,0.00015697148,0.00022312201,0.00014505866,0.00012180934,0.0003731839,0.00009407072,0.0000037174873],"category_scores_gemma":[0.0000067946644,0.00015893739,0.000090912064,0.00035640554,0.000024962877,0.0005395811,6.573455e-7,0.00013861909,0.00004742193],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002111115,0.010102034,0.000027711883,0.00044764037,0.0003743068,0.0000074746163,0.015317778,0.08209666,0.124537244,0.27907532,0.017302273,0.47050044],"study_design_scores_gemma":[0.0084764315,0.0031437075,0.0005102637,0.0009317339,0.00015606235,0.000113721915,0.00041838558,0.080351,0.8204708,0.074093394,0.009141451,0.002193062],"about_ca_topic_score_codex":0.000028999802,"about_ca_topic_score_gemma":0.0000118597645,"teacher_disagreement_score":0.7653921,"about_ca_system_score_codex":0.00021428976,"about_ca_system_score_gemma":0.00076394813,"threshold_uncertainty_score":0.64812785},"labels":[],"label_agreement":null},{"id":"W2151471392","doi":"10.1109/fccm.2011.48","title":"FUSE: Front-End User Framework for O/S Abstraction of Hardware Accelerators","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":76,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Embedded system; Fuse (electrical); Field-programmable gate array; Operating system; Front and back ends; Software; Abstraction; Process (computing); Computer architecture; Hardware acceleration; Computer hardware; Engineering","score_opus":0.07185354450616706,"score_gpt":0.2948013455393196,"score_spread":0.22294780103315254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151471392","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0034766397,0.00003717551,0.98534167,0.000045052613,0.0004102217,0.00042596753,0.0000038861763,0.00047113074,0.009788244],"genre_scores_gemma":[0.47467312,0.000002904092,0.52467656,0.00006619004,0.000040933097,0.000056424684,6.6610835e-7,0.000009851566,0.0004733684],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99893147,0.00003723289,0.00033171344,0.00029771007,0.00019603987,0.00020585723],"domain_scores_gemma":[0.9987841,0.00012703182,0.00018867792,0.0006646778,0.0001715029,0.000063996864],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032314335,0.00012589789,0.00019396105,0.00010561764,0.000050393654,0.000050795894,0.0007317895,0.00017185476,0.00023057387],"category_scores_gemma":[0.00006306571,0.000109628745,0.000090485315,0.00012737187,0.0000257442,0.00069170166,0.000081859296,0.00011590784,0.00003841462],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028691853,0.00017548255,0.002869878,0.00012941325,0.00006184561,0.0000048333113,0.00300684,0.0000019826803,0.0062297904,0.94210833,0.026922058,0.018460825],"study_design_scores_gemma":[0.00025944467,0.00034359127,0.006266083,0.00012488487,0.0000140973225,0.00001061609,0.00019426657,0.0011297985,0.8453993,0.13712935,0.008721059,0.0004074965],"about_ca_topic_score_codex":0.0001477649,"about_ca_topic_score_gemma":0.00001958485,"teacher_disagreement_score":0.8391695,"about_ca_system_score_codex":0.000034015316,"about_ca_system_score_gemma":0.000042926193,"threshold_uncertainty_score":0.44705305},"labels":[],"label_agreement":null},{"id":"W2151941813","doi":"10.1109/dsd.2008.59","title":"Exploring ISS Abstractions for Embedded Software Design","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Field-programmable gate array; SystemC; MicroBlaze; Debugging; Embedded system; High-level synthesis; Software; Computer architecture; Set (abstract data type); Electronic system-level design and verification; Design space exploration; Programming language","score_opus":0.4130041337238537,"score_gpt":0.30852891086262874,"score_spread":0.10447522286122496,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151941813","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010295153,0.000024901212,0.99400526,0.00020881117,0.00027574308,0.0005715172,0.000001108395,0.002141204,0.0017419321],"genre_scores_gemma":[0.18075901,0.000022759476,0.81708777,0.00019521362,0.000052936663,0.00062147574,8.556347e-7,0.00001676365,0.0012432254],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988395,0.000072608316,0.0002616065,0.00034900036,0.00020046218,0.00027681145],"domain_scores_gemma":[0.99862206,0.00048023454,0.00007680252,0.0005937014,0.00013963488,0.00008756101],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044215456,0.00013858007,0.00015950984,0.00013689078,0.00023806971,0.00007603422,0.00061402994,0.000051599076,0.00001347271],"category_scores_gemma":[0.00011177926,0.00012954036,0.00009061957,0.0001931372,0.000024125993,0.001598347,0.000074140495,0.00009851683,0.00008541168],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006477289,0.00074557937,0.00050846906,0.00023778222,0.00021786164,0.00025942552,0.021235973,0.004273055,0.052433804,0.55199015,0.28595003,0.082083106],"study_design_scores_gemma":[0.0014257934,0.0009364648,0.0018225408,0.00015409027,0.00002296848,0.0011792519,0.00047735302,0.053725604,0.8576406,0.05041109,0.030232094,0.0019721184],"about_ca_topic_score_codex":0.000027159567,"about_ca_topic_score_gemma":0.0000029511384,"teacher_disagreement_score":0.80520684,"about_ca_system_score_codex":0.000052465948,"about_ca_system_score_gemma":0.000103508515,"threshold_uncertainty_score":0.5282503},"labels":[],"label_agreement":null},{"id":"W2152677022","doi":"10.1109/iecon.2005.1569248","title":"A novel system on a programmable chip design of a fastflex data controller","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institute of Steel Construction","keywords":"VHDL; Field-programmable gate array; Flexibility (engineering); Computer science; Reuse; Embedded system; Time to market; Controller (irrigation); Hardware description language; Process (computing); ASCII; Computer architecture; Programmable logic controller; System on a chip; Software engineering; Operating system; Engineering","score_opus":0.09280565881568437,"score_gpt":0.29375053980825205,"score_spread":0.2009448809925677,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152677022","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000696143,0.000069970294,0.9882394,0.00022913612,0.000057188678,0.0012865269,0.0000074977593,0.0010531759,0.008987463],"genre_scores_gemma":[0.50291777,9.434182e-7,0.49631307,0.000103733175,0.0000520346,0.00008400703,0.000001480555,0.000011514474,0.00051547145],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978694,0.00016452375,0.0005216812,0.0006120568,0.00047627618,0.00035606368],"domain_scores_gemma":[0.9972307,0.00021280035,0.00023310688,0.0021021857,0.0001256979,0.00009551486],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015963772,0.00019938913,0.00039602618,0.0001667687,0.00005506084,0.00013723002,0.0027324324,0.0000970488,0.000005312561],"category_scores_gemma":[0.000059720813,0.00015352684,0.000054145585,0.00037762505,0.00003637972,0.0006240766,0.00042804933,0.00011795705,0.00007873656],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016623487,0.0010570247,0.000049679893,0.0003123521,0.00020764412,0.000018437411,0.0008034832,0.0016811969,0.08639147,0.7619084,0.023050046,0.12435401],"study_design_scores_gemma":[0.0011023844,0.0004164661,0.000017969089,0.00022548607,0.000010949391,0.00007475418,0.00004030191,0.9676919,0.027042627,0.0001573143,0.0029688454,0.00025102933],"about_ca_topic_score_codex":0.00009334888,"about_ca_topic_score_gemma":0.0000077456525,"teacher_disagreement_score":0.9660107,"about_ca_system_score_codex":0.00008743293,"about_ca_system_score_gemma":0.0001074253,"threshold_uncertainty_score":0.6260643},"labels":[],"label_agreement":null},{"id":"W2152914753","doi":"10.1109/fpt.2006.270334","title":"A C compiler for implementing FPGA based bit-serial DSP systems","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Compiler; Computer science; VHDL; Toolchain; Parallel computing; Field-programmable gate array; Hardware description language; Digital signal processing; Optimizing compiler; Embedded system; Alias; Computer hardware; Computer architecture; Programming language; Software","score_opus":0.031132494227579556,"score_gpt":0.2759680865880912,"score_spread":0.24483559236051164,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152914753","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018338761,0.00004251646,0.98355395,0.00015149511,0.00062712753,0.00114072,0.00001115075,0.0012247431,0.011414415],"genre_scores_gemma":[0.741266,1.6371223e-7,0.25661987,0.00015197988,0.00045768658,0.0003657397,0.00001411388,0.000021792875,0.0011026541],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980908,0.000113010894,0.00054361264,0.0004405337,0.000292471,0.00051957037],"domain_scores_gemma":[0.99875176,0.00020312589,0.00018917042,0.00063223817,0.00016645963,0.000057258436],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010206845,0.00018161871,0.00026591605,0.00015488961,0.00017070193,0.0004359762,0.00080478727,0.00008418438,0.00001784202],"category_scores_gemma":[0.000016507684,0.00016041278,0.00011356052,0.0002572747,0.000018715062,0.00033545497,0.00013709067,0.000060020626,0.000023452665],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001842334,0.00013916212,0.00089418556,0.0002764391,0.000028832588,0.000011544956,0.00009046984,0.00036634505,0.049845602,0.71166307,0.2341686,0.002497353],"study_design_scores_gemma":[0.002008409,0.0003467388,0.0002105701,0.0001393188,0.000016657454,0.00002690603,0.000066347566,0.6876936,0.15337618,0.0064218864,0.14886013,0.0008332557],"about_ca_topic_score_codex":0.00086139416,"about_ca_topic_score_gemma":0.000081364204,"teacher_disagreement_score":0.7394321,"about_ca_system_score_codex":0.00007500706,"about_ca_system_score_gemma":0.00007867954,"threshold_uncertainty_score":0.6541443},"labels":[],"label_agreement":null},{"id":"W2153209388","doi":"10.1109/ccece.2004.1345282","title":"Configurable coprocessing with an ARC-PCI board","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Conventional PCI; Arc (geometry); Computer science; Engineering; Mechanical engineering","score_opus":0.018279237228042707,"score_gpt":0.2569224294454998,"score_spread":0.2386431922174571,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153209388","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010844604,0.000041727435,0.92908174,0.00034156555,0.000043821423,0.00017427525,2.0604318e-7,0.0013545752,0.058117464],"genre_scores_gemma":[0.6353336,0.0000010756877,0.36370057,0.00039481197,0.000022691736,0.00001648634,4.5827878e-7,0.000009673736,0.0005206495],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99883455,0.00003612563,0.00017510228,0.0003828098,0.00029107183,0.00028036514],"domain_scores_gemma":[0.9990185,0.000019870979,0.00007295152,0.0006501358,0.00011728723,0.00012123449],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024421696,0.00013719713,0.00015944218,0.00008266261,0.00011244789,0.00032920903,0.00077596685,0.000057275345,0.00001567456],"category_scores_gemma":[0.000007726188,0.000101398415,0.000020564532,0.00031011528,0.000050152128,0.0011472232,0.000048023012,0.00010486977,0.00005316887],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028228125,0.00024028265,0.00065482495,0.00010863927,0.000032823944,0.00021306466,0.0030573334,0.00049139233,0.039130867,0.93100977,0.001779835,0.023252951],"study_design_scores_gemma":[0.0017852505,0.0019260241,0.0002876992,0.00043740548,0.000011627203,0.0006203098,0.00038388555,0.010876399,0.8680921,0.109304406,0.005117175,0.0011577049],"about_ca_topic_score_codex":0.00036483965,"about_ca_topic_score_gemma":0.00008169446,"teacher_disagreement_score":0.82896125,"about_ca_system_score_codex":0.00006563008,"about_ca_system_score_gemma":0.0001791689,"threshold_uncertainty_score":0.4134907},"labels":[],"label_agreement":null},{"id":"W2153282353","doi":"10.1109/iwrsp.1995.518590","title":"Rapid prototyping fault-tolerant heterogeneous digital signal processing systems","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Research Nova Scotia","keywords":"Computer science; Signal-flow graph; Redundancy (engineering); Field-programmable gate array; Embedded system; Interconnection; Fault tolerance; Network topology; Graph; Computer architecture; Design flow; Control flow graph; Data flow diagram; Computer hardware; Parallel computing; Distributed computing; Theoretical computer science; Operating system; Engineering; Computer network","score_opus":0.034600418531198156,"score_gpt":0.237220972619892,"score_spread":0.20262055408869384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153282353","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011372027,0.0028160454,0.97033834,0.00009921215,0.00013247495,0.0015352616,0.0000018313643,0.0023048234,0.02163481],"genre_scores_gemma":[0.98658925,0.000011319772,0.011730095,0.00010309138,0.00012745023,0.0003266093,9.255355e-7,0.00002969789,0.0010815412],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977216,0.00009740387,0.00054511713,0.0006098736,0.00051763817,0.00050834817],"domain_scores_gemma":[0.99884886,0.00005195899,0.00018418289,0.000606351,0.00015674919,0.00015187301],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00028915246,0.00027219803,0.00031538896,0.00016876358,0.00018943657,0.0015540171,0.0010942633,0.000121378274,0.000042102125],"category_scores_gemma":[0.000011828226,0.00022732741,0.0000995127,0.0003886708,0.00004514863,0.001502968,0.00018459233,0.00016631735,0.0001946895],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000068257573,0.00021585842,0.00011711397,0.00042454695,0.000044472643,0.00024907166,0.0019109763,0.00042385084,0.0021984617,0.005490195,0.0028136387,0.98610497],"study_design_scores_gemma":[0.00018237725,0.0001823679,0.0000026311825,0.00024720718,0.000002955771,0.0006387948,0.00003601635,0.97637403,0.005889726,0.00022390072,0.015808064,0.00041190043],"about_ca_topic_score_codex":0.0000142766685,"about_ca_topic_score_gemma":5.4797624e-7,"teacher_disagreement_score":0.9856931,"about_ca_system_score_codex":0.00008890152,"about_ca_system_score_gemma":0.000031658805,"threshold_uncertainty_score":0.99948245},"labels":[],"label_agreement":null},{"id":"W2153656670","doi":"10.1109/cicc.2002.1012768","title":"The architecture of dual-mode FPGA embedded system blocks","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Architecture; Computer architecture; Dual (grammatical number); Embedded system; Mode (computer interface); Memory architecture; Word (group theory); System on a chip; Computer hardware; Operating system","score_opus":0.009980340925301784,"score_gpt":0.245731258731361,"score_spread":0.23575091780605922,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153656670","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016433748,0.00023022793,0.88880295,0.00015506521,0.00030094394,0.0004251705,0.0000016756841,0.00074129796,0.10769929],"genre_scores_gemma":[0.9280661,0.0000041040453,0.06952634,0.00005038489,0.000029343677,0.000045287754,1.8272749e-7,0.00001329863,0.0022650126],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980428,0.0003879826,0.00045939733,0.00033881265,0.0004331648,0.00033782824],"domain_scores_gemma":[0.9978419,0.00033327736,0.00019225945,0.001408932,0.00014205283,0.00008155712],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009774262,0.00017822669,0.00025280443,0.00009239062,0.00016424159,0.000115242794,0.0010320032,0.000102982944,0.000007846485],"category_scores_gemma":[0.00009115738,0.000107679036,0.000111658774,0.00040563906,0.000073314084,0.00011442271,0.0001268038,0.00017308875,0.00001728709],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003667435,0.00002763499,0.00003528226,0.00007073856,0.00003824863,0.00001589871,0.0011390477,0.00016375791,0.0124626225,0.97482514,0.0053501795,0.005867782],"study_design_scores_gemma":[0.0004963278,0.00027830448,0.000039420273,0.00025492214,0.000019100791,0.00066652574,0.00088602497,0.020459855,0.9263346,0.031083103,0.018849995,0.0006317921],"about_ca_topic_score_codex":0.000042276573,"about_ca_topic_score_gemma":0.00002474977,"teacher_disagreement_score":0.94374204,"about_ca_system_score_codex":0.000053633034,"about_ca_system_score_gemma":0.000097649696,"threshold_uncertainty_score":0.43910235},"labels":[],"label_agreement":null},{"id":"W2153760696","doi":"10.24908/pceea.v0i0.4716","title":"LEARNING HOW TO DESIGN A GRAPHICS PROCESSOR","year":2012,"lang":"en","type":"article","venue":"Proceedings of the Canadian Engineering Education Association (CEEA)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Computer science; Graphics; Heuristic; Interfacing; Binary decision diagram; Digital electronics; Simple (philosophy); Computer architecture; Computer engineering; Theoretical computer science; Programming language; Electronic circuit; Computer hardware; Artificial intelligence; Computer graphics (images)","score_opus":0.012080658682381654,"score_gpt":0.21513179922343773,"score_spread":0.20305114054105608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153760696","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27772474,0.0012135536,0.54744744,0.12782726,0.014378587,0.009997299,0.00002315011,0.0048874766,0.016500482],"genre_scores_gemma":[0.9582018,0.000002806822,0.039252333,0.00033413782,0.0001805756,0.00016371437,6.5475837e-7,0.000025145158,0.001838821],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99871296,0.000020114348,0.00020758784,0.00019276612,0.0004135877,0.0004530149],"domain_scores_gemma":[0.99834794,0.00007781561,0.0003340402,0.00014243869,0.00074956415,0.0003481938],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014255948,0.00014657411,0.00015242612,0.00046516114,0.00018281996,0.000258126,0.0007890571,0.00014468953,0.0000020101752],"category_scores_gemma":[0.0024553128,0.0001441069,0.00006369447,0.0012374293,0.0000069114512,0.0008112639,0.00005567202,0.00025338982,0.0000089123705],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004235152,0.00023292901,0.20852187,0.00092476007,0.00023722928,1.6603455e-7,0.042303186,0.0017013822,0.04578539,0.38257402,0.31168,0.0060348245],"study_design_scores_gemma":[0.0007005354,0.0004156395,0.23479748,0.0018604553,0.00018807572,0.00007184498,0.0025747016,0.059991118,0.28285822,0.0050562117,0.4079693,0.003516436],"about_ca_topic_score_codex":0.0012024039,"about_ca_topic_score_gemma":0.00029107032,"teacher_disagreement_score":0.6804771,"about_ca_system_score_codex":0.0015916361,"about_ca_system_score_gemma":0.0005520255,"threshold_uncertainty_score":0.5876509},"labels":[],"label_agreement":null},{"id":"W2154013582","doi":"10.1109/fpl.2007.4380648","title":"Embedded Programmable Logic Core Enhancements for System Bus Interfaces","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Programmable logic device; Electronic circuit; Embedded system; Interface (matter); Overhead (engineering); Focus (optics); System bus; Logic gate; Logic synthesis; Complex programmable logic device; Programmable logic array; Computer architecture; Computer hardware; Engineering; Parallel computing; Electrical engineering; Operating system","score_opus":0.054066427999015405,"score_gpt":0.3327430534321048,"score_spread":0.2786766254330894,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154013582","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0046482203,0.000113989925,0.9708309,0.00003344658,0.000531474,0.0016431119,0.0000013829323,0.0020273707,0.020170102],"genre_scores_gemma":[0.6210508,9.0230725e-7,0.37678188,0.000119211225,0.00005493837,0.00019193777,0.0000017286766,0.000013105142,0.0017855465],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979431,0.00003694318,0.00054355856,0.0005394007,0.00032410945,0.00061286095],"domain_scores_gemma":[0.9985373,0.00014680988,0.00021260884,0.0007403491,0.00024460573,0.00011832995],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016012082,0.00021797408,0.00028707343,0.00015474591,0.00012456527,0.00021301102,0.0012279255,0.00012387682,0.000008361753],"category_scores_gemma":[0.000037408518,0.0001764672,0.00008248743,0.00036641918,0.000036257235,0.00042294338,0.00020841545,0.00008871286,0.000073707284],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006280073,0.0002037731,0.0003275777,0.0006856866,0.00009161132,0.00004658461,0.0011922262,0.000009118811,0.057476625,0.8702392,0.0114946235,0.058170184],"study_design_scores_gemma":[0.0008903398,0.0012327645,0.000038538412,0.00038064932,0.000017494718,0.00009976598,0.0009596756,0.034687314,0.9381006,0.010188235,0.012645752,0.0007588943],"about_ca_topic_score_codex":0.000037068727,"about_ca_topic_score_gemma":0.000028301773,"teacher_disagreement_score":0.88062394,"about_ca_system_score_codex":0.00018026351,"about_ca_system_score_gemma":0.000042729513,"threshold_uncertainty_score":0.71961236},"labels":[],"label_agreement":null},{"id":"W2154115406","doi":"10.1109/icccas.2010.5581973","title":"An investigation of FPGA implementation for image processing","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Field-programmable gate array; Computer science; Image processing; Computer architecture; Digital image processing; Embedded system; Architecture; Reconfigurable computing; Computation; Image (mathematics); Field (mathematics); Computer hardware; Artificial intelligence; Algorithm","score_opus":0.02627957831126402,"score_gpt":0.34902273538688855,"score_spread":0.3227431570756245,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154115406","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11528109,0.0000016833516,0.8837225,0.00011541074,0.00005151833,0.0003192702,9.837061e-7,0.00021916418,0.0002883791],"genre_scores_gemma":[0.5400793,6.072132e-8,0.45981315,0.000037800844,0.000018424456,0.00003525774,0.0000028816369,0.0000029215635,0.0000102033655],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994308,0.000024283852,0.00019521783,0.00015364867,0.000107682376,0.00008839181],"domain_scores_gemma":[0.99937916,0.00002378587,0.0001238497,0.00025316724,0.00018438784,0.00003562293],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047169937,0.00004978291,0.00006497216,0.00006947889,0.000041685747,0.000082654056,0.00032222396,0.000033363434,0.0000066392145],"category_scores_gemma":[0.00001038485,0.000044730867,0.000017022316,0.00012593233,0.000024482648,0.001126991,0.00002062059,0.000037367477,9.972551e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.2231786e-7,0.0000053845724,0.00044537592,0.00003224755,8.4099e-7,7.845731e-8,0.0007693329,1.5455214e-7,0.9183314,0.024045683,0.00039178727,0.05597722],"study_design_scores_gemma":[0.00009289055,0.00008313195,0.0009317025,0.0000055782484,0.0000014499182,0.0000024829933,0.00008126853,0.0152707575,0.9602054,0.023224229,0.000042546497,0.000058575388],"about_ca_topic_score_codex":0.000050891143,"about_ca_topic_score_gemma":0.00006406193,"teacher_disagreement_score":0.42479822,"about_ca_system_score_codex":0.000007786226,"about_ca_system_score_gemma":0.0000644656,"threshold_uncertainty_score":0.18240719},"labels":[],"label_agreement":null},{"id":"W2154649920","doi":"10.1109/cicc.1988.20866","title":"SPAID: an architectural synthesis tool for DSP custom applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Computer science; Digital signal processing; Latency (audio); Computer architecture; Throughput; Embedded system; Low latency (capital markets); Computer engineering; Parallel computing; Computer hardware; Computer network; Operating system; Telecommunications","score_opus":0.02131364136834228,"score_gpt":0.2756969397821365,"score_spread":0.2543832984137942,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154649920","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012447762,0.000021240636,0.98678935,0.00016289004,0.000048111237,0.0009773462,0.0000032658768,0.0009405896,0.00981241],"genre_scores_gemma":[0.3940967,5.5105033e-7,0.60370106,0.00016382484,0.000037065176,0.0013784893,9.760915e-7,0.000011019862,0.00061032013],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99884117,0.00012268756,0.00022424935,0.00039581239,0.00015435177,0.0002617335],"domain_scores_gemma":[0.99851245,0.0003339994,0.00006264205,0.0009307936,0.000079343765,0.000080795326],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005173428,0.00012881013,0.00014868558,0.000107200394,0.00012857841,0.00014185038,0.000799822,0.00006324817,0.000024329576],"category_scores_gemma":[0.00009146051,0.000109346845,0.00007349584,0.00022944724,0.00002723224,0.000316557,0.000041213607,0.00006203515,0.00004575617],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018080955,0.0000517114,0.00006742601,0.000022624681,0.000009489373,7.2949337e-7,0.00015725744,0.000014707512,0.0031327233,0.8883411,0.0017900238,0.10641038],"study_design_scores_gemma":[0.0003629911,0.00032591296,0.0002910077,0.00004439005,0.00002896785,0.00030766646,0.000103256556,0.031152304,0.5289972,0.19038092,0.24676134,0.0012440765],"about_ca_topic_score_codex":0.000018696777,"about_ca_topic_score_gemma":0.000012801862,"teacher_disagreement_score":0.6979602,"about_ca_system_score_codex":0.000039373586,"about_ca_system_score_gemma":0.00005463606,"threshold_uncertainty_score":0.4459035},"labels":[],"label_agreement":null},{"id":"W2154862821","doi":"10.1109/icdcs.1998.679495","title":"On improving reachability analysis for verifying progress properties of networks of CFSMs","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Reachability; Executable; Computer science; Protocol (science); State (computer science); Distributed computing; Model checking; Finite-state machine; State space; Property (philosophy); Consistency (knowledge bases); Theoretical computer science; Formal verification; Algorithm; Programming language; Mathematics; Artificial intelligence","score_opus":0.05081562709796171,"score_gpt":0.25127905582854426,"score_spread":0.20046342873058254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154862821","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.048491865,0.00036150927,0.94965947,0.000045482942,0.000045703346,0.0006003593,8.395881e-7,0.00020469146,0.00059007725],"genre_scores_gemma":[0.91329354,0.0000022539791,0.08647175,0.00001402108,0.000013217548,0.000089861016,2.984565e-7,0.0000063806838,0.00010864871],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987035,0.00009276066,0.00045948479,0.00032421728,0.00022561138,0.0001944737],"domain_scores_gemma":[0.99859923,0.00011056426,0.00026780844,0.0007847143,0.00020310188,0.00003456961],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007337468,0.00011323576,0.00035912154,0.00018713759,0.000041955365,0.000032958047,0.00059834437,0.00007755022,0.000005459666],"category_scores_gemma":[0.00008510739,0.000084093306,0.00018676427,0.0006365408,0.00008053863,0.00021539255,0.00010782185,0.00006604439,3.8590255e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016596534,0.0018207335,0.032310214,0.0031961491,0.0016894689,0.0000043708633,0.008564434,0.009448008,0.097119525,0.17582467,0.0010539559,0.6688025],"study_design_scores_gemma":[0.00010476063,0.0003243272,0.00032777115,0.000068141766,0.000042432257,5.5743493e-7,0.00002415998,0.8829796,0.11561697,0.00038589336,0.00001054375,0.00011488828],"about_ca_topic_score_codex":0.000098507735,"about_ca_topic_score_gemma":0.000012824881,"teacher_disagreement_score":0.8735316,"about_ca_system_score_codex":0.000034149245,"about_ca_system_score_gemma":0.000010567337,"threshold_uncertainty_score":0.34292257},"labels":[],"label_agreement":null},{"id":"W2154900953","doi":"10.1109/fpl.2005.1515739","title":"A verilog RTL synthesis tool for heterogeneous FPGAs","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":43,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Verilog; Computer science; Computer architecture; CAD; Routing (electronic design automation); Domain (mathematical analysis); Embedded system; Logic synthesis; Reconfigurable computing; Place and route; High-level synthesis; Architecture; Logic gate; Algorithm; Engineering; Engineering drawing","score_opus":0.020502517753585397,"score_gpt":0.26149629530137564,"score_spread":0.24099377754779025,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154900953","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0034428036,0.000078360674,0.98836225,0.00076914567,0.00010956833,0.00048711157,0.0000027225972,0.0011208691,0.0056271637],"genre_scores_gemma":[0.57314205,0.00000352142,0.4250255,0.00051533413,0.00011097927,0.0002706123,2.5956209e-7,0.000011951655,0.00091977185],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988325,0.000053867094,0.00026215095,0.00036998963,0.00017846683,0.00030297693],"domain_scores_gemma":[0.9987904,0.0002779567,0.00006487949,0.0007369352,0.00006919404,0.000060660794],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036382466,0.00014012068,0.00018721998,0.000085585925,0.000075754644,0.00013505301,0.0008880495,0.000082107974,0.000041938136],"category_scores_gemma":[0.0000947137,0.00012208856,0.000116828734,0.00012488251,0.000018723274,0.00034527888,0.00012625846,0.00004403156,0.00014370213],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003976023,0.0002539006,0.000117655254,0.000117413685,0.000114143426,0.00003434433,0.00076588534,0.00041440417,0.02970023,0.23963691,0.0919317,0.63687366],"study_design_scores_gemma":[0.00018680171,0.00018234727,0.000027078535,0.000036546182,0.000010310288,0.00014010638,0.0000050480594,0.08536688,0.7961171,0.0052460656,0.11222525,0.0004564107],"about_ca_topic_score_codex":0.000012326997,"about_ca_topic_score_gemma":0.000011947722,"teacher_disagreement_score":0.7664169,"about_ca_system_score_codex":0.00007767233,"about_ca_system_score_gemma":0.000036456437,"threshold_uncertainty_score":0.4978627},"labels":[],"label_agreement":null},{"id":"W2155147929","doi":"10.5555/367072.367077","title":"A methodology for interfacing open source systemC with a third party software","year":2001,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"SystemC; Computer science; Interfacing; Computer architecture; Transaction-level modeling; Embedded system; Software engineering; Interoperability; Reuse; Software; Operating system; Computer hardware; Engineering","score_opus":0.13858796132728274,"score_gpt":0.35322293134579824,"score_spread":0.2146349700185155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155147929","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0015552541,0.000060004666,0.9894446,0.00036940785,0.000111228,0.0015109084,0.0000010105726,0.0012606098,0.005686936],"genre_scores_gemma":[0.15793832,0.0000011878863,0.83611834,0.0005001658,0.000037957863,0.0005055058,7.318876e-7,0.000021736143,0.0048760604],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99799836,0.00047058388,0.00036264863,0.00059151027,0.00017347594,0.00040342257],"domain_scores_gemma":[0.99777883,0.00084160117,0.00018230281,0.00092231634,0.00017596237,0.00009898927],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002138955,0.00019716838,0.0004428888,0.00011859758,0.00013786527,0.000384763,0.0022204004,0.00010948083,0.000011679922],"category_scores_gemma":[0.0002010606,0.00013771375,0.00006191295,0.00033071655,0.00003571986,0.00050115393,0.0010036416,0.00013012855,0.000024208271],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007685213,0.00037575746,0.008320327,0.0013167093,0.0006435077,0.00023931684,0.01995072,0.0004962977,0.022147829,0.6058821,0.099689566,0.24016933],"study_design_scores_gemma":[0.008591932,0.009606811,0.00026498555,0.0036699933,0.00019675733,0.009791458,0.0045643835,0.1542242,0.38700402,0.18490131,0.23194839,0.005235757],"about_ca_topic_score_codex":0.00038207383,"about_ca_topic_score_gemma":0.00018152647,"teacher_disagreement_score":0.4209808,"about_ca_system_score_codex":0.00007159745,"about_ca_system_score_gemma":0.0000981088,"threshold_uncertainty_score":0.56158036},"labels":[],"label_agreement":null},{"id":"W2155188531","doi":"10.1109/ccece.2008.4564691","title":"A reconfiguration of mobile clustering architecture for enhanced and reliable small unit computing","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Control reconfiguration; Field-programmable gate array; Robustness (evolution); Embedded system; Reconfigurable computing; Wireless; Cluster analysis; Mobile computing; Architecture; Computer architecture; Computer hardware; Computer network; Operating system","score_opus":0.024478256147807957,"score_gpt":0.21384261996857018,"score_spread":0.18936436382076222,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155188531","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.102294035,0.00008627634,0.8960144,0.00014214162,0.00008385764,0.00061049056,0.0000034325674,0.00020792783,0.0005574654],"genre_scores_gemma":[0.92302954,0.00005576258,0.07659252,0.00010198078,0.000071786904,0.000085785956,0.0000028305162,0.00001962981,0.000040129864],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982362,0.000012072943,0.00041604164,0.000608772,0.00015743791,0.0005694905],"domain_scores_gemma":[0.99876344,0.00011915535,0.00015075525,0.00017239718,0.0004185922,0.000375686],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002249888,0.0003075902,0.00044451826,0.00046751025,0.00019092398,0.00021459414,0.000485789,0.00017037931,0.0000023768878],"category_scores_gemma":[0.00004615474,0.00031572403,0.00004705511,0.00040353142,0.000057357836,0.00023861244,0.00008820399,0.0003178639,8.052241e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008551974,0.00011105117,0.0013118032,0.0013936271,0.00016506805,0.000035856825,0.013893273,0.0037575131,0.10919907,0.42181623,0.00047323777,0.44775775],"study_design_scores_gemma":[0.00031636425,0.00075343595,0.0005524253,0.00032843015,0.000006931374,0.00012177175,0.00002238709,0.980164,0.015710674,0.0012166166,0.00040544156,0.0004015454],"about_ca_topic_score_codex":0.0009187781,"about_ca_topic_score_gemma":0.0003091227,"teacher_disagreement_score":0.97640646,"about_ca_system_score_codex":0.00007233739,"about_ca_system_score_gemma":0.0003051174,"threshold_uncertainty_score":0.9999295},"labels":[],"label_agreement":null},{"id":"W2155486500","doi":"10.1109/ahs.2012.6268636","title":"Embedded Linux for concurrent dynamic partially reconfigurable FPGA systems","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Field-programmable gate array; Computer science; Embedded system; Control reconfiguration; Executor; Control logic; Reconfigurable computing; Operating system; Computer hardware","score_opus":0.03738532701309274,"score_gpt":0.3036705888856282,"score_spread":0.2662852618725355,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155486500","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005896082,0.0011448944,0.9779108,0.00017641106,0.0033095032,0.001441382,0.0000070899805,0.0013165649,0.014103741],"genre_scores_gemma":[0.96150273,0.00001662503,0.031243164,0.00014431997,0.00023475187,0.00068717473,0.000007820673,0.000030069537,0.0061333636],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976594,0.00018243423,0.00061037746,0.0004444135,0.0003076533,0.00079576316],"domain_scores_gemma":[0.9980932,0.00027757874,0.0002317998,0.00091199984,0.00021802806,0.0002673976],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014540971,0.00025670047,0.00039139585,0.000129691,0.00013162704,0.00028927557,0.0010389336,0.0001627052,0.000029087174],"category_scores_gemma":[0.00008241643,0.00022087997,0.00014132312,0.00023314553,0.000033334494,0.0010100894,0.000084407904,0.00013186804,0.00020161786],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012718683,0.0003071107,0.00026704327,0.00043835488,0.00011619301,0.0000044099315,0.0019248422,0.00010866513,0.018780902,0.850095,0.08563768,0.04230712],"study_design_scores_gemma":[0.0015805374,0.00075868657,0.00017853986,0.0003449759,0.000057958543,0.00022287069,0.00041176003,0.6244176,0.144359,0.005699102,0.2200636,0.0019054038],"about_ca_topic_score_codex":0.000045690253,"about_ca_topic_score_gemma":0.000015491602,"teacher_disagreement_score":0.9609131,"about_ca_system_score_codex":0.00015254314,"about_ca_system_score_gemma":0.00010420825,"threshold_uncertainty_score":0.9007224},"labels":[],"label_agreement":null},{"id":"W2155525461","doi":"10.1109/fpl.2011.23","title":"Modeling and Evaluation of Dynamic Partial Reconfigurable Datapaths for FPGA-Based Systems Using Stochastic Networks","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Control reconfiguration; Computer science; Datapath; Field-programmable gate array; Overhead (engineering); Queueing theory; Embedded system; Process (computing); High-level synthesis; Distributed computing; Computer network","score_opus":0.14772221252933967,"score_gpt":0.32486363752170955,"score_spread":0.17714142499236987,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155525461","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022482729,0.00027323715,0.9754827,0.000003567911,0.00026342357,0.0011544152,0.0000039051265,0.00015231887,0.00018367764],"genre_scores_gemma":[0.9004615,9.314005e-7,0.099372305,0.000009055714,0.000021383727,0.0001113103,0.0000045265206,0.000012393327,0.0000066286216],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984885,0.00019513244,0.00044024677,0.00035962954,0.0002900772,0.00022641102],"domain_scores_gemma":[0.9987493,0.00009544772,0.00017288545,0.0005353112,0.00039084296,0.000056215944],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002703676,0.00012767072,0.00023447578,0.00011802707,0.000075794356,0.00006739383,0.00035110582,0.0000922238,0.000003930334],"category_scores_gemma":[0.00006118206,0.000118873846,0.000036801983,0.00013631683,0.000023207636,0.00042230976,0.00003713957,0.000057044424,4.5398144e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017004137,0.000030046373,0.0000055657674,0.00007537082,0.000018593346,3.2342004e-7,0.00025409728,0.9858726,0.003329428,0.004994072,0.000014280478,0.005388573],"study_design_scores_gemma":[0.00032265062,0.00008953759,0.000001702855,0.00015646667,0.00004157919,0.000006727358,0.000043326658,0.99548715,0.0023991824,0.001315071,4.7653526e-7,0.00013615174],"about_ca_topic_score_codex":0.00046076372,"about_ca_topic_score_gemma":0.000021807764,"teacher_disagreement_score":0.87797874,"about_ca_system_score_codex":0.0000784808,"about_ca_system_score_gemma":0.00013999322,"threshold_uncertainty_score":0.48475346},"labels":[],"label_agreement":null},{"id":"W2155931122","doi":"10.1109/pacrim.1989.48436","title":"A digital signal processor network for robot axis control","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Modularity (biology); Computer science; Upload; IBM PC compatible; Software; Control system; Digital signal processor; Embedded system; Robot; Digital signal processing; SIGNAL (programming language); Computer hardware; Operating system; Engineering; Artificial intelligence","score_opus":0.015378819507047451,"score_gpt":0.24121402659531535,"score_spread":0.2258352070882679,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155931122","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000028453755,0.00010578962,0.9675731,0.00018861081,0.00011184882,0.00083730125,0.000003116073,0.0007028632,0.030448915],"genre_scores_gemma":[0.7246561,5.093221e-7,0.27146783,0.0004031663,0.00009469624,0.00028274395,9.576842e-7,0.00001362264,0.00308035],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9987035,0.00005109442,0.0002748057,0.00036554455,0.00019925121,0.00040581287],"domain_scores_gemma":[0.99903303,0.00024954474,0.00009111192,0.00037729312,0.00015401142,0.000094986055],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004613468,0.00015046723,0.00021620512,0.000044098644,0.00009422981,0.00035897896,0.0006005476,0.00007695138,0.000016024891],"category_scores_gemma":[0.00008949804,0.00012388697,0.00009399071,0.00026287785,0.000023573011,0.00067145337,0.00003203131,0.00006537342,0.000030350546],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021600577,0.00012017067,0.0010602666,0.00006852772,0.00006182379,0.000010268877,0.00017140813,0.00078697206,0.00093267363,0.9024045,0.05911212,0.03524965],"study_design_scores_gemma":[0.004154618,0.0020909098,0.00013895881,0.00018607744,0.000032889424,0.00023733864,0.00006485029,0.3641208,0.03711819,0.41228747,0.17763434,0.0019335684],"about_ca_topic_score_codex":0.0000022767927,"about_ca_topic_score_gemma":0.0000030978392,"teacher_disagreement_score":0.7246277,"about_ca_system_score_codex":0.000032645636,"about_ca_system_score_gemma":0.00012024157,"threshold_uncertainty_score":0.5051964},"labels":[],"label_agreement":null},{"id":"W2156102726","doi":"10.1109/fccm.2013.37","title":"High-Level Description and Synthesis of Floating-Point Accumulators on FPGA","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Dataflow; Compiler; Parallel computing; High-level synthesis; Field-programmable gate array; Control flow; Data flow diagram; Synchronization (alternating current); Compile time; Computer architecture; Embedded system; Programming language","score_opus":0.04307370527701854,"score_gpt":0.24623324487313467,"score_spread":0.20315953959611613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156102726","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25237966,0.000013541013,0.74369496,0.00027166857,0.00011679196,0.0003485593,0.0000011099808,0.00036699718,0.0028067376],"genre_scores_gemma":[0.7807251,0.0000029241376,0.21894516,0.00008557556,0.000015955346,0.00003007136,1.474179e-7,0.0000070645597,0.00018798136],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989457,0.000099030556,0.00029674202,0.00027588016,0.00022343504,0.00015921936],"domain_scores_gemma":[0.9989727,0.00023316251,0.00012600691,0.00050021877,0.00010247295,0.000065438835],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000349877,0.00012135552,0.00020640873,0.00014518164,0.000043330758,0.00010724912,0.00038390092,0.000075674405,0.000036821664],"category_scores_gemma":[0.00013761545,0.00009664279,0.000035302462,0.0001593349,0.00003299623,0.0006193794,0.00012729119,0.00006397837,0.000054365562],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009589071,0.00034624428,0.0019498435,0.00020558547,0.000068984235,0.000005453467,0.0016316036,0.000060888775,0.21715492,0.5138078,0.02411318,0.24064595],"study_design_scores_gemma":[0.00013829666,0.00022563162,0.0074057877,0.00015359756,0.0000053592357,0.000009057857,0.000069445225,0.016969606,0.9544162,0.020328244,0.00004266753,0.00023610792],"about_ca_topic_score_codex":0.0008634567,"about_ca_topic_score_gemma":0.00000814496,"teacher_disagreement_score":0.7372613,"about_ca_system_score_codex":0.000036852976,"about_ca_system_score_gemma":0.00001624804,"threshold_uncertainty_score":0.39409786},"labels":[],"label_agreement":null},{"id":"W2156347737","doi":"10.1109/fpt.2004.1393273","title":"Maximizing system performance: using reconfigurability to monitor system communications","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Reconfigurability; Computer science; Embedded system; Field-programmable gate array; Partition (number theory); Computer architecture; Communications system; System on a chip; Systems design; Computer hardware; Operating system; Computer network; Software engineering","score_opus":0.05807493530196652,"score_gpt":0.2972565482295452,"score_spread":0.2391816129275787,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156347737","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.078316465,0.00012407583,0.8800371,0.00048817077,0.00034853816,0.00097395334,0.0000028413276,0.0032209621,0.03648787],"genre_scores_gemma":[0.60964924,0.0000019703064,0.3899994,0.000049221053,0.00008061107,0.00007196607,4.2121192e-7,0.000011675014,0.0001355009],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997864,0.00030823293,0.0006663785,0.0004594413,0.0003244433,0.00037749877],"domain_scores_gemma":[0.9959407,0.00011982908,0.00016845966,0.003332887,0.000253766,0.00018436593],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013948983,0.00020313283,0.00031451933,0.00020973512,0.0003886,0.00026380245,0.0026682673,0.00010994289,0.0000042580687],"category_scores_gemma":[0.00002205755,0.00018890614,0.00007858929,0.0005470835,0.00003587045,0.0008862619,0.0005525094,0.00018156877,0.00023913068],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035505855,0.00035581947,0.0063153277,0.0040448885,0.00016262358,0.000017167156,0.008557085,0.004142905,0.07205672,0.58305407,0.0040154103,0.31724247],"study_design_scores_gemma":[0.00012780075,0.00006107246,0.0003127156,0.000627208,0.000008282252,0.00019226973,0.0008467631,0.9535786,0.040740687,0.000012631543,0.0031128947,0.00037910847],"about_ca_topic_score_codex":0.00018342992,"about_ca_topic_score_gemma":0.000014017893,"teacher_disagreement_score":0.94943565,"about_ca_system_score_codex":0.0011794856,"about_ca_system_score_gemma":0.00006704553,"threshold_uncertainty_score":0.77033687},"labels":[],"label_agreement":null},{"id":"W2156538254","doi":"10.1109/fccm.2005.59","title":"Simplifying the Integration of Processing Elements in Computing Systems Using a Programmable Controller","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Reuse; Interface (matter); Embedded system; Field-programmable gate array; Controller (irrigation); Programmable logic controller; System on a chip; Computer architecture; Distributed computing; Operating system; Engineering","score_opus":0.059338211521951525,"score_gpt":0.3336744294352732,"score_spread":0.2743362179133217,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156538254","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037415754,0.00027262172,0.9601144,0.00009085579,0.00004851868,0.0008830572,1.4458479e-7,0.0002010638,0.0009735527],"genre_scores_gemma":[0.80762964,8.372599e-7,0.19220228,0.000055837096,0.00004298044,0.000022997947,2.4710448e-7,0.0000072573453,0.000037931226],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982896,0.00018740249,0.0007037327,0.00024365533,0.0002978493,0.00027780447],"domain_scores_gemma":[0.9990959,0.000087435765,0.00036260966,0.00027071865,0.0001573443,0.000025985148],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017059047,0.00012416672,0.00024037827,0.00015240397,0.00010691753,0.0002680008,0.0005694102,0.000053628584,7.088234e-7],"category_scores_gemma":[0.000040424282,0.0000820756,0.00003774921,0.0005438714,0.000027079705,0.00060472486,0.00012216362,0.00012829597,0.0000015694673],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000220951,0.00027824618,0.0075817024,0.00039394028,0.00004793661,0.000005836152,0.011003845,0.02988657,0.13623753,0.0741593,0.000240485,0.7401425],"study_design_scores_gemma":[0.00026961602,0.00002649369,0.000064162436,0.00031497795,0.0000028747197,0.000012950662,0.00034159396,0.99204373,0.006468892,0.00020326058,0.00015855677,0.00009286534],"about_ca_topic_score_codex":0.00036766357,"about_ca_topic_score_gemma":0.000047816033,"teacher_disagreement_score":0.9621572,"about_ca_system_score_codex":0.0001601157,"about_ca_system_score_gemma":0.000065829845,"threshold_uncertainty_score":0.3346946},"labels":[],"label_agreement":null},{"id":"W2157235056","doi":"10.1109/tcad.2005.857314","title":"An approach for the formal verification of DSP designs using Theorem proving","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"HOL; Computer science; Netlist; Digital signal processing; Formal verification; Automated theorem proving; Formal equivalence checking; Intelligent verification; Abstraction; Theoretical computer science; Programming language; Computer engineering; Embedded system; Computer hardware; Software development; Software","score_opus":0.06329172596101273,"score_gpt":0.26652986512947074,"score_spread":0.203238139168458,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157235056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003387902,0.00021413536,0.99324644,0.0000066667417,0.00045021655,0.00236016,0.000032790198,0.00024752095,0.00005419447],"genre_scores_gemma":[0.85424864,0.000008816181,0.14540379,0.000010472528,0.000068249494,0.0002082747,0.000004640606,0.000030071478,0.000017064729],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970396,0.00063040457,0.001017728,0.0005537624,0.00038994726,0.00036851355],"domain_scores_gemma":[0.9972185,0.00065771386,0.0005859108,0.00088252017,0.000580788,0.00007455738],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019936366,0.00033065892,0.0005441815,0.00037049595,0.00035724035,0.00025121568,0.000914166,0.00020997046,6.669767e-7],"category_scores_gemma":[0.000006337471,0.00023814247,0.00014959958,0.0005902315,0.00014505963,0.000775071,0.000003466073,0.00021753927,3.2154998e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006914941,0.00052738504,0.000013599341,0.0003961966,0.00015617881,0.0000017786618,0.0009656578,0.6221711,0.28283808,0.035190254,0.000075587275,0.05759505],"study_design_scores_gemma":[0.00037752942,0.00068407314,0.00001405112,0.00019610883,0.00004831805,0.00007192193,0.00021712773,0.8839117,0.11390379,0.00034381036,0.0000078501425,0.00022366326],"about_ca_topic_score_codex":0.00077963644,"about_ca_topic_score_gemma":0.0000035509424,"teacher_disagreement_score":0.8508607,"about_ca_system_score_codex":0.00011160772,"about_ca_system_score_gemma":0.00020081793,"threshold_uncertainty_score":0.9711168},"labels":[],"label_agreement":null},{"id":"W2157410996","doi":"10.1109/rsp.2008.10","title":"Application Specific Instruction Sets and their Impact on the Design Space Requirements of a Hardware Java Virtual Machine","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"CMC Microsystems","keywords":"Computer science; Field-programmable gate array; Processor design; Java; Clock rate; Instruction set; Embedded system; Multi-core processor; Set (abstract data type); Computer architecture; Computer hardware; Parallel computing; Operating system; Programming language","score_opus":0.048519208061790886,"score_gpt":0.27183478954570056,"score_spread":0.22331558148390968,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157410996","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10198106,0.00006214335,0.89592034,0.00022811104,0.000046706027,0.0006172069,0.0000037520272,0.0001922873,0.0009483959],"genre_scores_gemma":[0.97719043,0.000058705915,0.022545306,0.00005362751,0.000022423594,0.000038402442,0.0000018021872,0.000010239543,0.000079078156],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988261,0.00021792376,0.00024548906,0.00031019084,0.00024875771,0.00015155005],"domain_scores_gemma":[0.99882674,0.00016254146,0.00017366039,0.0007102413,0.00007691469,0.000049907456],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054574094,0.00017169755,0.00017737664,0.000107954686,0.00013406965,0.000040238217,0.00048160358,0.000060004393,0.000010247436],"category_scores_gemma":[0.000017456912,0.00009177256,0.00005145712,0.0002904994,0.00007961225,0.00030790616,0.00009885386,0.000101974816,0.00001200247],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002546451,0.00040408052,0.005899482,0.000052574655,0.00019317977,0.0000147901765,0.010843648,0.0006380397,0.35161212,0.37541947,0.03402049,0.22064748],"study_design_scores_gemma":[0.00089322054,0.001815886,0.013343315,0.000120047014,0.0000064243372,0.0004168868,0.00027636372,0.17527883,0.7900884,0.016000647,0.0011976213,0.0005623204],"about_ca_topic_score_codex":0.000070969385,"about_ca_topic_score_gemma":0.000001857506,"teacher_disagreement_score":0.87520933,"about_ca_system_score_codex":0.000075389136,"about_ca_system_score_gemma":0.00003407402,"threshold_uncertainty_score":0.37423766},"labels":[],"label_agreement":null},{"id":"W2157564651","doi":"10.1109/fccm.2005.58","title":"Register File Architecture Optimization in a Coarse-Grained Reconfigurable Architecture","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Register file; Computer science; Architecture; Processor register; Register (sociolinguistics); Computer architecture; Register allocation; Set (abstract data type); Parallel computing; Operating system; Instruction set; Programming language; Geography","score_opus":0.012861349149611711,"score_gpt":0.23376112564922893,"score_spread":0.22089977649961723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157564651","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00009990458,0.000056961715,0.902775,0.0038330208,0.00006686273,0.00049761607,0.000009302733,0.00083041604,0.09183093],"genre_scores_gemma":[0.041528523,0.0000063308958,0.9447425,0.0017102596,0.00012799406,0.0001607599,0.000027457121,0.000028202043,0.011667991],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99809736,0.00020764575,0.0004364126,0.00056801527,0.00027404426,0.00041652797],"domain_scores_gemma":[0.99858326,0.00017487218,0.00013749815,0.0009367614,0.00006725333,0.00010033031],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00042484287,0.00023312535,0.00027300266,0.00038687332,0.00006208359,0.00018103146,0.0009587843,0.00016998,0.0009805989],"category_scores_gemma":[0.00010308345,0.00019825499,0.00008147065,0.00063983694,0.000039090814,0.00038955905,0.00008771908,0.00033074574,0.0000676993],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000048385507,0.00023969436,0.00006268922,0.000099368786,0.00003260374,0.000077201745,0.0057294895,0.4287006,0.004299832,0.023143323,0.26414818,0.2734186],"study_design_scores_gemma":[0.000931195,0.00022612684,0.000052624673,0.00027922684,0.000004823364,0.0002905143,0.000052231342,0.8105325,0.014750113,0.009859033,0.162142,0.00087962527],"about_ca_topic_score_codex":0.00010221095,"about_ca_topic_score_gemma":0.0003456713,"teacher_disagreement_score":0.38183188,"about_ca_system_score_codex":0.00010956504,"about_ca_system_score_gemma":0.00007421769,"threshold_uncertainty_score":0.99993265},"labels":[],"label_agreement":null},{"id":"W2157855196","doi":"10.1109/tcad.2006.887921","title":"Exploration and Customization of FPGA-Based Soft Processors","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":66,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Microarchitecture; Personalization; Embedded system; Computer architecture; Set (abstract data type); Implementation; Scheme (mathematics); Processor design; Nios II; Parallel computing","score_opus":0.04017209727223339,"score_gpt":0.2543962330251981,"score_spread":0.2142241357529647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157855196","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003512706,0.0002123444,0.9942993,0.000026503434,0.0005481735,0.0010121854,0.0000120162495,0.00031363626,0.00006315411],"genre_scores_gemma":[0.97248584,0.000039278602,0.027287787,0.00003245493,0.000028939136,0.000055678152,0.0000030151368,0.000025735071,0.000041281935],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973227,0.0003680847,0.0010526517,0.0005262,0.000452713,0.00027765665],"domain_scores_gemma":[0.99762493,0.0005547953,0.00054163364,0.0004625557,0.00068030885,0.00013578631],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001631627,0.00031086843,0.0005700737,0.0007642371,0.00013716728,0.00013697629,0.00037857436,0.00023893677,0.0000016621151],"category_scores_gemma":[0.000016048109,0.0002754928,0.000073480885,0.00087389076,0.00011653169,0.0006713432,0.0000029239634,0.00022002583,0.0000015926648],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022075276,0.0008810025,0.00006709132,0.0017117625,0.00028041576,0.000033731852,0.0044193217,0.39855084,0.13609897,0.0049653472,0.00060949026,0.45216125],"study_design_scores_gemma":[0.00066526706,0.00090096577,0.000017191038,0.0007594478,0.00002686465,0.000045449593,0.00016745251,0.75140196,0.24545851,0.00024600263,0.00003724133,0.00027362173],"about_ca_topic_score_codex":0.00016177367,"about_ca_topic_score_gemma":0.000010495787,"teacher_disagreement_score":0.9689731,"about_ca_system_score_codex":0.00008675132,"about_ca_system_score_gemma":0.00017037787,"threshold_uncertainty_score":0.9999697},"labels":[],"label_agreement":null},{"id":"W2157904683","doi":"10.1109/fpga.2003.1227271","title":"Standardizing the performance assessment of reconfigurable processor architectures","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"USable; Computer science; Computer architecture; Suite; Architecture; Set (abstract data type); Embedded system; Field-programmable gate array; Instruction set; Programming language","score_opus":0.01805484559974317,"score_gpt":0.2833511898145746,"score_spread":0.2652963442148314,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157904683","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02286719,0.000090638474,0.74232495,0.0001963986,0.0000832966,0.00032477707,5.692693e-7,0.000205372,0.23390682],"genre_scores_gemma":[0.846076,0.0000077952645,0.15326913,0.0000816217,0.0000074999925,0.000038574395,7.451821e-8,0.000005175876,0.0005141032],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988756,0.00015795032,0.00025342262,0.00020124903,0.00031992616,0.00019183534],"domain_scores_gemma":[0.99904567,0.00011435523,0.00012679967,0.00056636275,0.000117429474,0.000029370538],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013023268,0.00009694724,0.000148785,0.0000613522,0.00010768193,0.00007368385,0.0007091648,0.000032146487,0.000025634288],"category_scores_gemma":[0.000042587286,0.000056451267,0.0000406123,0.0002748264,0.0000410083,0.00014648231,0.000031290456,0.00012685482,0.0000021577202],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004087257,0.000085276035,0.0067368424,0.00034971672,0.00006237946,0.0000035443766,0.0026137773,0.0012888003,0.038117673,0.9126484,0.0030077419,0.035081767],"study_design_scores_gemma":[0.00016336654,0.00021592212,0.0012793265,0.00010370795,0.000004519075,0.000051364088,0.000083811334,0.019211033,0.96075463,0.008944584,0.008981617,0.00020613242],"about_ca_topic_score_codex":0.000010641195,"about_ca_topic_score_gemma":0.000004685578,"teacher_disagreement_score":0.9226369,"about_ca_system_score_codex":0.000034925368,"about_ca_system_score_gemma":0.00022891027,"threshold_uncertainty_score":0.23020159},"labels":[],"label_agreement":null},{"id":"W2158138958","doi":"10.1109/isic.2001.971513","title":"Quasi-synchronous approach for distributed control in synchronous systems","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Asynchronous communication; Computer science; Synchronizer; Synchronization (alternating current); Distributed computing; Computer network","score_opus":0.022603366427587108,"score_gpt":0.235783954877384,"score_spread":0.21318058844979687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158138958","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0002526928,0.0008718575,0.98938215,0.00015769036,0.00022980856,0.002296423,0.00003026751,0.001069398,0.005709688],"genre_scores_gemma":[0.91437835,0.000008541361,0.08377667,0.00011921716,0.000097119715,0.00111266,0.00001222451,0.000024247522,0.00047100434],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997448,0.00022962055,0.0006647527,0.00069880707,0.00030916656,0.0006496492],"domain_scores_gemma":[0.99825555,0.00029297135,0.00017921018,0.0010065946,0.0001290822,0.00013661562],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008152952,0.00028405976,0.000549312,0.00021678852,0.00009801597,0.00028322756,0.0012743213,0.00020231232,0.000011736778],"category_scores_gemma":[0.00007267497,0.00025310097,0.00012104646,0.00048661028,0.00004617869,0.000478074,0.00008771193,0.00016471057,0.00004220722],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000077928904,0.006972318,0.0042825835,0.0019770784,0.00035935894,0.0002014202,0.003535478,0.011342676,0.005302858,0.7701549,0.15234095,0.04345245],"study_design_scores_gemma":[0.0011510089,0.00039710896,0.000052544805,0.000039226732,0.000006450859,0.00007403433,0.00006574135,0.99566776,0.00024662056,0.0003118435,0.0016395709,0.00034808525],"about_ca_topic_score_codex":0.0002705055,"about_ca_topic_score_gemma":0.000009961313,"teacher_disagreement_score":0.9843251,"about_ca_system_score_codex":0.00035301608,"about_ca_system_score_gemma":0.00004039045,"threshold_uncertainty_score":0.99999213},"labels":[],"label_agreement":null},{"id":"W2159509718","doi":"10.1109/ccece.1993.332426","title":"A multiprocessor pick-and-place operation for two robot arms","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Multiprocessing; Robot; Computer science; Robotic arm; Artificial intelligence; Productivity; Embedded system; Parallel computing","score_opus":0.039011181740966766,"score_gpt":0.28243725477873843,"score_spread":0.24342607303777167,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159509718","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013499289,0.00013849752,0.99385786,0.0012568594,0.00008324088,0.0005728962,6.399341e-7,0.0005785974,0.0021614924],"genre_scores_gemma":[0.5524967,0.0000063682105,0.443818,0.00037074613,0.000046800535,0.00015798064,5.381238e-7,0.000007738902,0.00309514],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99911815,0.00003609957,0.00019617945,0.0003311997,0.00013393337,0.00018444956],"domain_scores_gemma":[0.9993834,0.00010259693,0.000051198225,0.00031970092,0.000082930936,0.000060205944],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002845409,0.000108957305,0.00013019993,0.00006440207,0.00008823205,0.0002004418,0.00037948557,0.000048941783,0.000021279122],"category_scores_gemma":[0.000045937657,0.000089410416,0.000030200166,0.00011523227,0.000016916818,0.0005784601,0.0000703177,0.000052099847,0.000044118366],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003028126,0.00054255134,0.00083340297,0.00043199936,0.0000900226,0.00002048774,0.01901789,0.0021443125,0.15529168,0.44313407,0.096609965,0.28185335],"study_design_scores_gemma":[0.0004981239,0.0001248966,0.000017725988,0.000018794997,0.0000029425134,0.000025088717,0.000030252779,0.9406411,0.05522651,0.0010737088,0.0021531228,0.0001877272],"about_ca_topic_score_codex":0.00003365428,"about_ca_topic_score_gemma":0.000030796633,"teacher_disagreement_score":0.93849677,"about_ca_system_score_codex":0.000027930417,"about_ca_system_score_gemma":0.000009725036,"threshold_uncertainty_score":0.3646051},"labels":[],"label_agreement":null},{"id":"W2160665646","doi":"10.1109/iccd.1990.130239","title":"Experiments with an efficient heuristic algorithm for local microcode generation","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Microcode; Computer science; Heuristics; Parsing; Heuristic; Algorithm; Programming language; Theoretical computer science; Parallel computing; Artificial intelligence","score_opus":0.045131723666764635,"score_gpt":0.27722501491075885,"score_spread":0.23209329124399422,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160665646","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0015931402,0.00008152837,0.99655277,0.000040451458,0.00009532756,0.0005763147,0.0000017488877,0.00044367329,0.0006150439],"genre_scores_gemma":[0.31565177,8.175117e-7,0.6834994,0.00014488366,0.000068090245,0.00015996049,0.0000028505694,0.000011093515,0.00046110377],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998922,0.000052933476,0.0001877222,0.00039840033,0.00021178191,0.00022715224],"domain_scores_gemma":[0.9992651,0.000023439452,0.000056150242,0.00046716718,0.000100626734,0.00008751464],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015841333,0.00013047332,0.00012235064,0.00007015399,0.000105352236,0.00014036434,0.00041378656,0.000050477225,0.000016336113],"category_scores_gemma":[0.0000029257426,0.000101924146,0.000027020902,0.00013094628,0.000030299301,0.00020679446,0.000042735162,0.00004040682,0.00002451171],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001586279,0.0016355137,0.000030895935,0.000054791468,0.000073219155,0.000079035366,0.0052797026,0.005362649,0.0751873,0.043031417,0.03828958,0.83096004],"study_design_scores_gemma":[0.00022550083,0.00040884878,0.0000016017902,0.0000073850183,0.00000212476,0.000031086856,0.000022174076,0.8513875,0.14719607,0.000059971193,0.00051854545,0.00013919554],"about_ca_topic_score_codex":0.00002378006,"about_ca_topic_score_gemma":0.0000052709424,"teacher_disagreement_score":0.8460249,"about_ca_system_score_codex":0.000071078124,"about_ca_system_score_gemma":0.000013177696,"threshold_uncertainty_score":0.4156346},"labels":[],"label_agreement":null},{"id":"W2162009953","doi":"10.1109/ccece.1999.807180","title":"RTL modeling of the RCMP egress routing logic","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Verilog; Computer science; Header; VHDL; Routing (electronic design automation); Embedded system; Synchronization (alternating current); Hardware description language; Computer architecture; Computer network; Field-programmable gate array","score_opus":0.0454777458189014,"score_gpt":0.26647661329706357,"score_spread":0.22099886747816216,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162009953","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032269666,0.00005949494,0.9306475,0.00009379584,0.0001384317,0.00013726423,1.1448844e-7,0.00021029987,0.06548613],"genre_scores_gemma":[0.85775805,0.0000012065289,0.14172864,0.00013978424,0.000008583235,0.0000054821453,2.2064617e-8,0.000004407481,0.00035383232],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99898773,0.00017313157,0.00024878507,0.00019602905,0.00022316574,0.00017113247],"domain_scores_gemma":[0.99904925,0.000054426902,0.00009663758,0.00069495675,0.00008011726,0.000024623738],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00068832905,0.000081439524,0.00011968423,0.00003583224,0.00006932548,0.000043300985,0.00090880826,0.00005009032,0.0000075636667],"category_scores_gemma":[0.00009923541,0.00004917223,0.00006355465,0.00026898988,0.000019600247,0.00016843279,0.00015186545,0.00008958442,0.000006519358],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.1927671e-7,0.000013048109,0.00037261116,0.000009559774,0.000004147362,0.0000010499907,0.00034009063,0.0025932228,0.0023050131,0.993635,0.00016980752,0.0005562545],"study_design_scores_gemma":[0.0000668409,0.000019083634,0.000015906378,0.00005738363,0.0000021430994,0.00001931607,0.000068189125,0.8772707,0.07121509,0.051062927,0.00008575796,0.00011663452],"about_ca_topic_score_codex":0.00005128936,"about_ca_topic_score_gemma":0.0000036531285,"teacher_disagreement_score":0.94257206,"about_ca_system_score_codex":0.00002361652,"about_ca_system_score_gemma":0.000042707594,"threshold_uncertainty_score":0.20051853},"labels":[],"label_agreement":null},{"id":"W2162021657","doi":"10.1109/ecbs.2007.9","title":"A Partitioning Analysis of the .NET Common Language Runtime","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Computer science; Partition (number theory); Scheme (mathematics); Implementation; Operating system; Software; Virtual machine; Parallel computing; Distributed computing; Embedded system; Programming language; Computer architecture","score_opus":0.01024284991216476,"score_gpt":0.27789008915699953,"score_spread":0.26764723924483474,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162021657","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13148855,0.000044788714,0.8359409,0.00009922619,0.00004560361,0.000104931496,9.70092e-7,0.00020565742,0.032069393],"genre_scores_gemma":[0.97516936,3.5939357e-7,0.02405791,0.0001769403,0.000009936812,0.0000028966765,7.484471e-7,0.0000024794372,0.0005793907],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992259,0.0000653188,0.0002339415,0.0001297519,0.00021215355,0.00013290072],"domain_scores_gemma":[0.99905044,0.000111753194,0.00010923217,0.0006651989,0.00003795364,0.000025427942],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008756433,0.000055023906,0.00015039399,0.00016625972,0.00004746131,0.00003391496,0.00066207716,0.000033651155,0.000038530983],"category_scores_gemma":[0.00001854144,0.000035967754,0.00011294081,0.0014113961,0.000027540364,0.00012079825,0.00014854578,0.000056131532,0.0000055182154],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000086409345,0.0002352103,0.18687244,0.000039519135,0.0011842159,0.000042723248,0.016518539,0.00070905936,0.0899151,0.67309374,0.010687935,0.020692883],"study_design_scores_gemma":[0.00019762474,0.00008295363,0.15147185,0.000066801,0.00028239322,0.000013037442,0.00054328586,0.13668759,0.70572525,0.0035664588,0.0009981395,0.00036459582],"about_ca_topic_score_codex":0.00047482396,"about_ca_topic_score_gemma":0.00059344637,"teacher_disagreement_score":0.8436808,"about_ca_system_score_codex":0.000021100672,"about_ca_system_score_gemma":0.000010399501,"threshold_uncertainty_score":0.14667225},"labels":[],"label_agreement":null},{"id":"W2162674692","doi":"10.1109/isic.1993.397653","title":"A software architecture-based human-machine interface for reconfigurable sensor-based control systems","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Software; Interface (matter); User interface; Architecture; Embedded system; Operating system; Software engineering","score_opus":0.03028838701516746,"score_gpt":0.263688660457585,"score_spread":0.23340027344241754,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162674692","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00021375924,0.00054355426,0.9885506,0.00096150115,0.00031942004,0.002101047,0.000039385348,0.0025785118,0.0046922383],"genre_scores_gemma":[0.85062164,5.790626e-7,0.1448619,0.00092310633,0.000077670404,0.00055734144,0.000005647268,0.0000484517,0.0029036372],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972424,0.00034165892,0.00065710617,0.00077323255,0.00037485154,0.0006107869],"domain_scores_gemma":[0.99697584,0.0009772312,0.00028138957,0.0013227132,0.0002610216,0.00018183136],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00080233056,0.00038730734,0.00057345466,0.0003135968,0.00024309655,0.0003947745,0.0012880907,0.00018608522,0.00010320522],"category_scores_gemma":[0.00017623599,0.0003262878,0.00022911368,0.00030228304,0.000058912527,0.00021265847,0.00002249231,0.00025263318,0.00007590807],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040367528,0.0022267473,0.0014803765,0.0048229177,0.0007107973,0.0002230287,0.001949356,0.36299518,0.24342594,0.08080824,0.24134828,0.05960547],"study_design_scores_gemma":[0.0029766806,0.00091878604,0.000004991625,0.00032267513,0.000023793375,0.000037665588,0.000020759508,0.901818,0.075650334,0.0012061705,0.016266152,0.00075398956],"about_ca_topic_score_codex":0.00024208822,"about_ca_topic_score_gemma":0.000022411905,"teacher_disagreement_score":0.8504079,"about_ca_system_score_codex":0.00014132133,"about_ca_system_score_gemma":0.000049883056,"threshold_uncertainty_score":0.99991894},"labels":[],"label_agreement":null},{"id":"W2163064147","doi":"10.1109/fpt.2009.5377647","title":"Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Engineering and Physical Sciences Research Council","keywords":"Field-programmable gate array; Computer science; Geometric programming; Sizing; Computer architecture; Architecture; Embedded system; Transistor; Reconfigurable computing; Selection (genetic algorithm); Parallel computing; Engineering; Electrical engineering; Artificial intelligence","score_opus":0.05859083510918994,"score_gpt":0.2960922325751588,"score_spread":0.23750139746596888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163064147","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00028649796,0.00039221175,0.9923132,0.004426626,0.000073057185,0.0011550693,0.0000047285434,0.0007469947,0.00060158205],"genre_scores_gemma":[0.34205684,0.000011945569,0.65711826,0.00061307644,0.000020079096,0.00011876745,0.0000015980935,0.0000093873,0.00005005834],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985706,0.00011150178,0.0003191759,0.00053083437,0.00011994466,0.00034790704],"domain_scores_gemma":[0.99862504,0.0004513964,0.00010179885,0.0005769751,0.00009684497,0.00014795107],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042935178,0.00020906827,0.00025578422,0.00015228933,0.0001787968,0.00023073898,0.0006562033,0.00009932513,0.0000012143255],"category_scores_gemma":[0.000059256377,0.00018608851,0.00009789954,0.00023612348,0.000050333572,0.00031992502,0.0000306935,0.000125149,0.0000015396015],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003886702,0.00016242871,0.00003548074,0.00008777396,0.000068428875,0.0000039308306,0.0038689908,0.0019320784,0.077219225,0.16265802,0.013155451,0.7407693],"study_design_scores_gemma":[0.003349885,0.003999941,0.0017328581,0.0003885389,0.00015532867,0.0004972721,0.0002062534,0.11227302,0.4544383,0.4019417,0.017928962,0.003087924],"about_ca_topic_score_codex":0.000007016201,"about_ca_topic_score_gemma":0.0000020222756,"teacher_disagreement_score":0.7376814,"about_ca_system_score_codex":0.000051738098,"about_ca_system_score_gemma":0.000059367805,"threshold_uncertainty_score":0.75884694},"labels":[],"label_agreement":null},{"id":"W2163456592","doi":"10.1109/icee.2008.4553920","title":"Implementing a cost-effective run-time reconfigurable system for stream applications","year":2008,"lang":"en","type":"article","venue":"2008 Second International Conference on Electrical Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Ontario Centres of Excellence","keywords":"Computer science; Real-time computing; Embedded system; Distributed computing","score_opus":0.023229116126879647,"score_gpt":0.2671509991382108,"score_spread":0.24392188301133114,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163456592","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00091663667,0.000052878935,0.96924007,0.00011086036,0.00018514985,0.0023251534,0.0000418467,0.0007819183,0.026345475],"genre_scores_gemma":[0.97390795,0.00001239425,0.019300286,0.000081073405,0.00021676673,0.0048616063,0.000042073338,0.000033710876,0.0015441331],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981628,0.00003659444,0.00043391273,0.00052039284,0.000311469,0.00053481426],"domain_scores_gemma":[0.99868184,0.00031332628,0.00016432593,0.00035029853,0.00036450315,0.00012568056],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00033997433,0.00024080274,0.00028489053,0.00033862496,0.00018884221,0.0001281871,0.00091315573,0.00010609275,0.00010854844],"category_scores_gemma":[0.00007521888,0.00025260067,0.000118110096,0.00034190493,0.00001611699,0.00039494093,0.000057572583,0.00024948796,0.00008850552],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028851011,0.00014543434,0.000048663434,0.00009564789,0.00020154842,0.000022253062,0.00019545964,0.0007650066,0.09742894,0.84301585,0.0040712925,0.053981047],"study_design_scores_gemma":[0.00047996157,0.00024415297,0.0000915282,0.0000797422,0.0000058760534,0.00016178635,0.000009630377,0.8941384,0.07337831,0.0005421293,0.030489009,0.00037946593],"about_ca_topic_score_codex":0.000012127931,"about_ca_topic_score_gemma":0.0000016790492,"teacher_disagreement_score":0.97299135,"about_ca_system_score_codex":0.00043647055,"about_ca_system_score_gemma":0.000112077265,"threshold_uncertainty_score":0.9999926},"labels":[],"label_agreement":null},{"id":"W2163508579","doi":"10.1109/mwscas.1994.519251","title":"FLIGHT: a novel approach to the high-level synthesis of digit-serial digital filters","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Deutsche Forschungsgemeinschaft","keywords":"Computer science; Benchmark (surveying); High-level synthesis; Crossover; Filter (signal processing); Digital filter; Data flow diagram; Data-flow analysis; Algorithm; Parallel computing; Computer hardware; Computer engineering; Artificial intelligence; Field-programmable gate array; Computer vision","score_opus":0.05229547900142078,"score_gpt":0.21719087920370456,"score_spread":0.16489540020228377,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163508579","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0020632641,0.000010013412,0.92466396,0.00079357554,0.00019804822,0.0004523391,0.00003806556,0.0003787659,0.07140197],"genre_scores_gemma":[0.8317053,0.0000010165462,0.16597022,0.00018666482,0.00009237696,0.00010708559,8.356126e-7,0.000014957491,0.0019215904],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983056,0.000045127912,0.00040533193,0.00044955264,0.0004786125,0.0003157568],"domain_scores_gemma":[0.99826115,0.00026285363,0.00011931337,0.0011613048,0.00008689915,0.00010847756],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024974276,0.00019884172,0.00028457292,0.00014181584,0.00007395262,0.00037057744,0.002095529,0.000082168364,0.000020640795],"category_scores_gemma":[0.00014606942,0.00012662502,0.00011324444,0.00055896636,0.000055799243,0.0007108807,0.00041601207,0.00008514028,0.00010854761],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035094472,0.0017026177,0.00014834673,0.00014882907,0.00024702473,0.000010651472,0.006366206,0.00052152795,0.019543363,0.60876137,0.21654153,0.14597344],"study_design_scores_gemma":[0.001308469,0.0008511094,0.0011307443,0.00033149624,0.000056654342,0.0002956286,0.0006995153,0.13169546,0.8119301,0.0040768264,0.04504928,0.0025746862],"about_ca_topic_score_codex":0.000070664326,"about_ca_topic_score_gemma":0.0000033142962,"teacher_disagreement_score":0.829642,"about_ca_system_score_codex":0.000042628737,"about_ca_system_score_gemma":0.000018793971,"threshold_uncertainty_score":0.51636183},"labels":[],"label_agreement":null},{"id":"W2164033745","doi":"","title":"Interpreting an arbitrary data stream","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Computer science; Scripting language; Parsing; Programming language; Notation; Binary data; Bottom-up parsing; Data manipulation language; Software; Natural language processing; Binary number; Artificial intelligence; Database; Top-down parsing","score_opus":0.055450920494539,"score_gpt":0.32561471124436375,"score_spread":0.2701637907498248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164033745","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0029431623,0.000063892134,0.9101807,0.0005622012,0.00007204188,0.000113327056,0.0000024347391,0.0014928519,0.0845694],"genre_scores_gemma":[0.47215816,0.0000017758058,0.5267945,0.0006750921,0.00008945239,0.0000038015971,0.0000056128483,0.0000061780897,0.0002654343],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988564,0.00009258649,0.00021768505,0.0004633343,0.00017505356,0.00019491785],"domain_scores_gemma":[0.99746877,0.00005766349,0.00005326462,0.002308884,0.000026866097,0.00008455647],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00056930835,0.000098243574,0.00010307213,0.00006980282,0.00004393722,0.00019069148,0.003234797,0.000048045553,0.00004658196],"category_scores_gemma":[0.000028839944,0.000085055435,0.000017396875,0.00013864577,0.000016904027,0.0025510641,0.00085502246,0.00011118898,0.000096686425],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000031964341,0.00018733363,0.0007572467,0.000016777987,0.000023157227,0.000026875057,0.0015256635,0.0000075625208,0.0058010872,0.33838695,0.05389832,0.59936583],"study_design_scores_gemma":[0.00012180346,0.00014603777,0.00010497137,0.00006802561,0.0000037641742,0.0000886683,0.00008718978,0.912256,0.044826426,0.009172189,0.032718025,0.0004069112],"about_ca_topic_score_codex":0.000059758633,"about_ca_topic_score_gemma":0.000049814214,"teacher_disagreement_score":0.91224843,"about_ca_system_score_codex":0.00002610834,"about_ca_system_score_gemma":0.000039027043,"threshold_uncertainty_score":0.6011111},"labels":[],"label_agreement":null},{"id":"W2164178532","doi":"10.1109/rsp.2009.31","title":"A Methodology for Rapid Optimization of HandelC Specifications","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Computer science; High-level synthesis; Software deployment; Hardware description language; Design cycle; Computer architecture; Resource (disambiguation); Embedded system; Hardware compatibility list; Computer hardware; Register-transfer level; Logic synthesis; Computer engineering; Field-programmable gate array; Programming language; Software; Software engineering; Hardware architecture; Logic gate; Systems engineering; Algorithm; Engineering","score_opus":0.22745666702508405,"score_gpt":0.35355857460035117,"score_spread":0.12610190757526712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164178532","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000129781165,0.00005369655,0.9898312,0.0010451649,0.00005752339,0.00034077486,8.2435054e-7,0.0002402425,0.008417585],"genre_scores_gemma":[0.0641478,0.0000118328,0.9353289,0.00015889754,0.000022468774,0.00002709648,0.0000018318846,0.0000026791054,0.00029850763],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99930745,0.000114326605,0.00023462693,0.00017289542,0.00007316767,0.00009755922],"domain_scores_gemma":[0.99906397,0.0002394336,0.000103511105,0.00041140095,0.00015759448,0.000024083838],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00063784205,0.000053872573,0.00013367743,0.00011336378,0.00003130415,0.000019503752,0.00041210916,0.0000517047,0.000016068814],"category_scores_gemma":[0.000101163176,0.000047725258,0.000046970043,0.00021913396,0.000014852265,0.00017276652,0.000017908704,0.000023753997,0.0000017816052],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000041324583,0.00004092883,0.0000036092579,0.0000065590184,0.0000054244215,1.5661644e-7,0.00026403443,0.0013005241,0.018532733,0.9431511,0.005238249,0.031452555],"study_design_scores_gemma":[0.00038194392,0.0006498895,0.00013803085,0.00001828764,0.000008759283,0.00001668745,0.000040166746,0.48364824,0.3890564,0.122393325,0.003439208,0.00020904605],"about_ca_topic_score_codex":0.0000036658514,"about_ca_topic_score_gemma":6.6590184e-7,"teacher_disagreement_score":0.82075775,"about_ca_system_score_codex":0.000013778606,"about_ca_system_score_gemma":0.000026608644,"threshold_uncertainty_score":0.19461796},"labels":[],"label_agreement":null},{"id":"W2164418982","doi":"10.1145/1837274.1837389","title":"Embedded memory binding in FPGAs","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Field-programmable gate array; Computer science; Computer architecture; Embedded system; Parallel computing; Reconfigurable computing","score_opus":0.011923418977518802,"score_gpt":0.25797911940397944,"score_spread":0.24605570042646063,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164418982","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34174854,0.000016487651,0.46937844,0.00047972877,0.0010481708,0.00042876147,3.9706256e-7,0.0017244193,0.18517503],"genre_scores_gemma":[0.8096557,7.9547675e-7,0.18826799,0.00014624387,0.000045879555,0.000026165702,2.8060404e-7,0.000008174408,0.0018487643],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988971,0.00006083609,0.00024613205,0.00032076405,0.00020593012,0.000269235],"domain_scores_gemma":[0.9990034,0.00008666373,0.00005458063,0.00074926374,0.00003514902,0.00007096177],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007540989,0.000109157954,0.00014467126,0.0002722044,0.000037711394,0.00011735081,0.0010211971,0.00010766933,0.00006979897],"category_scores_gemma":[0.00006358038,0.0000965252,0.000038282742,0.00044281906,0.000025494579,0.0005161805,0.00019561843,0.00029482666,0.00022052112],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019324093,0.000075703894,0.0016938341,0.000019937614,0.000006102837,0.00009315861,0.0018441852,0.0000061832784,0.65745825,0.3054572,0.008919127,0.024424372],"study_design_scores_gemma":[0.00052946614,0.00008641364,0.0012558168,0.00005620324,0.0000020019984,0.00014734337,0.00016677828,0.035830934,0.9356807,0.022180809,0.0034065538,0.00065700425],"about_ca_topic_score_codex":0.000087221575,"about_ca_topic_score_gemma":0.00019706856,"teacher_disagreement_score":0.46790716,"about_ca_system_score_codex":0.000026930129,"about_ca_system_score_gemma":0.00004932756,"threshold_uncertainty_score":0.39361835},"labels":[],"label_agreement":null},{"id":"W2164883164","doi":"10.1109/newcas.2008.4606384","title":"Fast algorithms for compositions of Arithmetic Transforms and their extensions","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Datapath; Netlist; Computer science; Arithmetic; Algorithm; Formal equivalence checking; Block (permutation group theory); Combinational logic; Subroutine; Component (thermodynamics); Composition (language); Process (computing); Matching (statistics); Sequential logic; Theoretical computer science; Parallel computing; Formal verification; Computer hardware; Logic gate; Mathematics; Programming language","score_opus":0.042840223918243325,"score_gpt":0.2647565648254997,"score_spread":0.22191634090725637,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164883164","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004300006,0.000103143095,0.99271953,0.00034155563,0.000046168076,0.00044325695,0.00001450749,0.00023832891,0.0017935281],"genre_scores_gemma":[0.60457224,0.00002552423,0.39511302,0.00007408077,0.000010697039,0.000047666843,0.0000016309392,0.000005631213,0.00014954309],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992828,0.000025904059,0.0002354843,0.00021033785,0.00009308818,0.00015242178],"domain_scores_gemma":[0.9992871,0.00015955264,0.000045971294,0.0003160307,0.00012721946,0.000064092135],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015437056,0.000102286205,0.00020004442,0.0001075908,0.00014588695,0.000017868191,0.00028662637,0.000050041366,0.0000023373452],"category_scores_gemma":[0.0000074243117,0.00007145727,0.00007151797,0.00017486798,0.00010081727,0.00022181585,0.000040890085,0.000050489612,0.000001247898],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016444046,0.0005968376,0.00022121068,0.00019841059,0.00012452705,0.000021875905,0.013129089,0.000045049805,0.22810529,0.6344192,0.0068321116,0.11628992],"study_design_scores_gemma":[0.0012575167,0.0012093862,0.0019870156,0.00016331485,0.00001871003,0.0014137999,0.00042424983,0.36442554,0.56111115,0.06540229,0.0019203653,0.00066665054],"about_ca_topic_score_codex":0.000028759912,"about_ca_topic_score_gemma":0.000005478067,"teacher_disagreement_score":0.6002722,"about_ca_system_score_codex":0.000010075956,"about_ca_system_score_gemma":0.000031130243,"threshold_uncertainty_score":0.29139426},"labels":[],"label_agreement":null},{"id":"W2165055337","doi":"10.1109/fccm.2006.71","title":"Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":58,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Retiming; Computer science; Embedded system; Block (permutation group theory); Routing (electronic design automation); Design flow; Logic block; FPGA prototype; Computer architecture; Computer hardware; Parallel computing","score_opus":0.10826395157918214,"score_gpt":0.39066166948518044,"score_spread":0.2823977179059983,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165055337","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040945265,0.000056972065,0.95142865,0.00022648746,0.00029537562,0.0013763747,0.0000024009266,0.0007135864,0.0049549034],"genre_scores_gemma":[0.28677818,8.8888504e-7,0.71078223,0.00038792074,0.00009518373,0.000498537,0.000005169048,0.00002274763,0.0014291522],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9959009,0.00093130243,0.001102537,0.0008425341,0.0004846646,0.0007380097],"domain_scores_gemma":[0.99681246,0.0016910767,0.00031308355,0.00088391226,0.00022347923,0.0000759638],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0056806463,0.00029983898,0.0005250668,0.00046317294,0.000107403175,0.000139659,0.0012824133,0.00020740826,0.000048218506],"category_scores_gemma":[0.0007362612,0.00028435903,0.00014275464,0.0006578609,0.00003531994,0.00045861822,0.0003084492,0.0001864645,0.000023945277],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014113117,0.00053932646,0.001912331,0.000094218434,0.00008665405,0.000048618695,0.0031412744,0.0012542953,0.31848007,0.5276091,0.038863547,0.10782944],"study_design_scores_gemma":[0.0028508224,0.0018739725,0.0002519434,0.00010848569,0.00002215769,0.000058251433,0.0004076645,0.4875499,0.34038764,0.16463389,0.0010073836,0.00084788253],"about_ca_topic_score_codex":0.00030425095,"about_ca_topic_score_gemma":0.00023697098,"teacher_disagreement_score":0.4862956,"about_ca_system_score_codex":0.00016998286,"about_ca_system_score_gemma":0.00015305103,"threshold_uncertainty_score":0.99996084},"labels":[],"label_agreement":null},{"id":"W2165594619","doi":"10.1109/iccad.1988.122459","title":"Automatic synthesis of a multi-bus architecture for DSP","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Digital signal processing; Latency (audio); Benchmark (surveying); Multiplexer; Multiprocessing; Parallel computing; Signal-flow graph; Computer architecture; Graph; Network topology; Low latency (capital markets); Architecture; Embedded system; Throughput; Computer hardware; Multiplexing; Theoretical computer science; Computer network; Engineering; Operating system","score_opus":0.02447287335788081,"score_gpt":0.27177199988233885,"score_spread":0.24729912652445804,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165594619","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0015151282,0.00005549954,0.99339813,0.00009289131,0.00006810003,0.0005213994,0.0000017706429,0.00051266147,0.0038344183],"genre_scores_gemma":[0.4022637,5.904588e-7,0.59735566,0.000048628437,0.000004420673,0.00012246499,7.045909e-8,0.000006978854,0.00019750756],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99900424,0.0001271336,0.00027993775,0.00023788298,0.0001541205,0.00019667552],"domain_scores_gemma":[0.99864584,0.0005150578,0.00011049359,0.0006057553,0.00007413881,0.00004873849],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005056964,0.00011333714,0.0002281316,0.0001249781,0.000035490608,0.00003266191,0.00058595056,0.00006747953,0.000016612785],"category_scores_gemma":[0.00044258812,0.00008871642,0.00009912777,0.00019211232,0.00002613819,0.00010215498,0.000039368908,0.000047462592,0.000007789218],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005163546,0.00039667648,0.00038927322,0.0009343102,0.00011927397,0.00001017474,0.0022797445,0.00010187967,0.046516486,0.64080274,0.0064432845,0.30200097],"study_design_scores_gemma":[0.00029090716,0.00013780058,0.00011720927,0.00014490852,0.00001336066,0.000050821585,0.00004103458,0.14389865,0.8331831,0.019241164,0.0025842774,0.0002967392],"about_ca_topic_score_codex":0.00001750931,"about_ca_topic_score_gemma":0.0000092588225,"teacher_disagreement_score":0.78666663,"about_ca_system_score_codex":0.000021684573,"about_ca_system_score_gemma":0.000052078332,"threshold_uncertainty_score":0.36177507},"labels":[],"label_agreement":null},{"id":"W2165710034","doi":"10.1109/newcas.2006.250902","title":"Building Heterogeneous Functional Prototypes Using Articulated Interfaces","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; McGill University; Polytechnique Montréal","funders":"","keywords":"Executable; Computer science; Component (thermodynamics); Interface (matter); Abstraction; Functional verification; Decoupling (probability); Formal verification; Embedded system; Programming language; Distributed computing; Operating system; Engineering","score_opus":0.02726116363833096,"score_gpt":0.2624303185613818,"score_spread":0.23516915492305088,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165710034","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26038906,0.000053361906,0.73756284,0.000041893323,0.0001134105,0.00029123915,1.8360781e-7,0.0007170921,0.0008309522],"genre_scores_gemma":[0.77321386,1.4715557e-7,0.22653209,0.00004017086,0.000054295095,0.000027937305,3.4419747e-7,0.000007936052,0.00012319395],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989214,0.00006536355,0.0002592315,0.0003056241,0.00022501482,0.00022338932],"domain_scores_gemma":[0.9994522,0.00003146412,0.000075652926,0.0003159058,0.00009045981,0.000034363748],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018832945,0.0001238218,0.000120115285,0.00011166042,0.00009015994,0.0001887967,0.00032722572,0.00006032738,0.000020661557],"category_scores_gemma":[0.000008664906,0.00010513474,0.000045314562,0.0002492055,0.000025113484,0.0003723696,0.00012665897,0.00006729669,0.000022911678],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000805246,0.000081299804,0.001228516,0.000025282312,0.000028196331,0.000039556253,0.000052293555,0.012581079,0.87717664,0.10528725,0.0009642345,0.0025276232],"study_design_scores_gemma":[0.00008051401,0.000044717413,0.00020670275,0.00003067214,0.0000030736592,0.00017054536,0.0000017947724,0.25221816,0.73762876,0.009062891,0.00038341706,0.00016872968],"about_ca_topic_score_codex":0.00020702202,"about_ca_topic_score_gemma":0.000011060147,"teacher_disagreement_score":0.51282483,"about_ca_system_score_codex":0.00006971589,"about_ca_system_score_gemma":0.000030020157,"threshold_uncertainty_score":0.42872703},"labels":[],"label_agreement":null},{"id":"W2166033671","doi":"10.1109/ccece.2004.1349622","title":"Scheduling of DSP data flow graphs with processing times characterized by fuzzy sets","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Scheduling (production processes); Digital signal processing; Multiprocessing; Data flow diagram; Multiprocessor scheduling; Fuzzy logic; Schedule; Fuzzy control system; Data-flow analysis; Parallel computing; Flow shop scheduling; Dynamic priority scheduling; Mathematical optimization; Artificial intelligence; Mathematics; Operating system; Computer hardware","score_opus":0.026177149405959072,"score_gpt":0.2697492786951425,"score_spread":0.2435721292891834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166033671","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008031968,0.00028027952,0.9876868,0.00024314548,0.000035535373,0.00038968108,0.000013172539,0.0006941219,0.0026252673],"genre_scores_gemma":[0.44694653,0.000007428123,0.5528145,0.000102845035,0.00001176302,0.000017879422,0.000021137163,0.000012955718,0.00006497511],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984176,0.000051001793,0.00034271457,0.0005435735,0.00038125087,0.0002638198],"domain_scores_gemma":[0.99827206,0.000028313994,0.00022093792,0.00127362,0.00012750934,0.000077544675],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048590993,0.00018103326,0.0002888339,0.00012576605,0.00007646057,0.0001671351,0.0018250439,0.000074549214,0.0000062504078],"category_scores_gemma":[0.000015453772,0.00013651357,0.000027288443,0.00050908484,0.000064775144,0.001586378,0.00036083514,0.00012059693,0.000009449473],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013059982,0.0009215564,0.0012503454,0.0015958834,0.00027245673,0.000120615216,0.004066212,0.00033910119,0.6360169,0.07010489,0.0036816364,0.2814998],"study_design_scores_gemma":[0.0034559781,0.0008161321,0.00020167102,0.0022505007,0.000058428835,0.00032097375,0.00020842536,0.15120588,0.8033329,0.034136925,0.0022350384,0.0017771315],"about_ca_topic_score_codex":0.000049177117,"about_ca_topic_score_gemma":0.000005532637,"teacher_disagreement_score":0.43891457,"about_ca_system_score_codex":0.000025639334,"about_ca_system_score_gemma":0.00018089438,"threshold_uncertainty_score":0.55668616},"labels":[],"label_agreement":null},{"id":"W2166370374","doi":"10.1109/ssst.1989.72491","title":"Design of a digital signal processor based digital controller","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Microprocessor; Digital signal processor; Computer science; Controller (irrigation); Digital signal processing; Computer hardware; Digital signal; Digital control; Signal processing; Embedded system; State (computer science); Coprocessor; Representation (politics); Computer architecture; Engineering; Electronic engineering; Algorithm","score_opus":0.024003843412473132,"score_gpt":0.23578650493820147,"score_spread":0.21178266152572833,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166370374","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00019456269,0.0000379276,0.9738472,0.00004896028,0.000029072571,0.00053022086,0.0000034008851,0.00044210165,0.024866559],"genre_scores_gemma":[0.9144468,2.1637703e-7,0.08458774,0.00008359166,0.000008940118,0.00005196509,6.860915e-7,0.00001265295,0.00080744456],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849945,0.0000827298,0.0003986656,0.0003452073,0.0003968831,0.0002770758],"domain_scores_gemma":[0.9988266,0.0003263151,0.00015685805,0.00038154214,0.00021493298,0.00009372809],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037538417,0.00017668809,0.00028730778,0.00013654224,0.000036195594,0.00039329438,0.00067197054,0.000078075966,0.000029341572],"category_scores_gemma":[0.00015681423,0.00014060143,0.000085230415,0.0003772451,0.000056373774,0.0012913253,0.000043888536,0.00007494963,0.00004156187],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00040156042,0.0034940063,0.0072338292,0.00059987576,0.00045406068,0.00022080787,0.002232823,0.005078611,0.09432614,0.7595638,0.032833572,0.09356089],"study_design_scores_gemma":[0.0034091326,0.001584662,0.000032704582,0.0001473313,0.000016422464,0.000099267265,0.00008133441,0.5057775,0.42740193,0.05758467,0.002741837,0.0011232642],"about_ca_topic_score_codex":0.0000013267437,"about_ca_topic_score_gemma":8.313369e-8,"teacher_disagreement_score":0.9142522,"about_ca_system_score_codex":0.0000306143,"about_ca_system_score_gemma":0.00020823335,"threshold_uncertainty_score":0.573356},"labels":[],"label_agreement":null},{"id":"W2166671255","doi":"10.1109/pacrim.1995.519442","title":"Rate-optimal static scheduling for DSP data flow graphs onto multiprocessors","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Parallel computing; Directed acyclic graph; Multiprocessor scheduling; Fair-share scheduling; Rate-monotonic scheduling; Data-flow analysis; Dynamic priority scheduling; Scheduling (production processes); Multiprocessing; Schedule; Data flow diagram; Earliest deadline first scheduling; Algorithm; Mathematical optimization; Mathematics; Operating system","score_opus":0.09631358665530161,"score_gpt":0.3046636865791995,"score_spread":0.2083500999238979,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166671255","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0022553322,0.0002214277,0.99401754,0.00039777896,0.00018369289,0.00067875383,0.00001877249,0.0010661108,0.0011605623],"genre_scores_gemma":[0.22598632,0.000016867765,0.7727197,0.00032300968,0.000038040176,0.00009250379,0.000012772666,0.000020473242,0.0007903445],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99796563,0.0000954975,0.00042215904,0.0007855118,0.00027625152,0.00045497462],"domain_scores_gemma":[0.9974646,0.00034292036,0.00013010112,0.001769084,0.00016413484,0.00012918752],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009808778,0.00021837643,0.0002649502,0.0001616342,0.00015381028,0.00030515203,0.0027498554,0.000091919625,0.000045445453],"category_scores_gemma":[0.00025550302,0.00019157704,0.00006258974,0.00039668244,0.00003830731,0.0015995798,0.00043057103,0.00012342702,0.00007752243],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000095827745,0.0016285124,0.0011545938,0.0020556275,0.00056941673,0.00014171936,0.017045721,0.016982075,0.032242067,0.28444913,0.33620802,0.30742732],"study_design_scores_gemma":[0.0003448547,0.00010059825,0.0000072961498,0.000045219756,0.000007712775,0.000008898868,0.00006967812,0.98720676,0.007142819,0.0026727486,0.0021211298,0.00027231264],"about_ca_topic_score_codex":0.000059000424,"about_ca_topic_score_gemma":0.000041650477,"teacher_disagreement_score":0.9702247,"about_ca_system_score_codex":0.000039463586,"about_ca_system_score_gemma":0.000035642337,"threshold_uncertainty_score":0.7812285},"labels":[],"label_agreement":null},{"id":"W2166830851","doi":"10.1109/fccm.2011.49","title":"Extending Force-Directed Scheduling with Explicit Parallel and Timed Constructs for High-Level Synthesis","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Parallel computing; Field-programmable gate array; High-level synthesis; Scheduling (production processes); VHDL; Formalism (music); Retiming; Embedded system","score_opus":0.06223104833121968,"score_gpt":0.2436462099408219,"score_spread":0.18141516160960222,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166830851","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.021812217,0.000055885175,0.9728349,0.00004775694,0.00006261809,0.0006635326,0.0000035266494,0.0013354998,0.0031840692],"genre_scores_gemma":[0.4788717,0.0000038771536,0.5206539,0.000037401223,0.000013681938,0.00018520559,4.0896015e-7,0.000014132737,0.0002196747],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99856657,0.000065259854,0.00028785432,0.0005242827,0.00018502765,0.000371036],"domain_scores_gemma":[0.9986688,0.00040167116,0.00014894374,0.00051182613,0.00014507964,0.00012369218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038853695,0.00021806099,0.00031582595,0.0001683503,0.00014903794,0.00011312143,0.0005290079,0.000100367586,0.000020610007],"category_scores_gemma":[0.00011308733,0.00016911369,0.000034938443,0.00022649197,0.000061358995,0.00055059564,0.00012980838,0.00007645509,0.0000059838467],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009518231,0.00006036339,0.0012207712,0.00014847617,0.00014825858,0.00002787148,0.001566446,0.0000063142743,0.021361193,0.9399185,0.00044713946,0.03499949],"study_design_scores_gemma":[0.0016638674,0.00066159654,0.0028986337,0.0006893446,0.000082010956,0.0003957369,0.00044977272,0.13730931,0.79472345,0.059545033,0.000083355626,0.0014978927],"about_ca_topic_score_codex":0.00012258279,"about_ca_topic_score_gemma":0.000018317887,"teacher_disagreement_score":0.8803735,"about_ca_system_score_codex":0.00003295701,"about_ca_system_score_gemma":0.00005304428,"threshold_uncertainty_score":0.68962556},"labels":[],"label_agreement":null},{"id":"W2167003961","doi":"10.5614/itbj.ict.res.appl.2013.7.1.2","title":"</title> </titles> <publication_date media_type='print'> <month>8</month> <year>2013</year> </publication_date> <publication_date media_type='online'> <month>8</month> <year>2013</year> </publication_date> <doi_data> <doi></doi> <resource></resource> </doi_data> </journal_article> <!-- ============== --> <journal_article publication_type='full_text'> <titles> <title>Performance Analysis of a Reconfigurable Shared Memory Multiprocessor System for Embedded Applications","year":2013,"lang":"en","type":"article","venue":"Journal of ICT Research and Applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Computer science; Multiprocessing; Parallel computing; Pipeline (software); Field-programmable gate array; Markov chain; Task (project management); Embedded system; Operating system","score_opus":0.03648284816710343,"score_gpt":0.29750831566163655,"score_spread":0.26102546749453315,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167003961","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15980259,0.08080798,0.16187996,0.13881063,0.014045375,0.09697175,0.0834213,0.025999907,0.23826051],"genre_scores_gemma":[0.7051284,0.041340835,0.06782621,0.0058230087,0.014694488,0.031607885,0.039980218,0.005909539,0.08768945],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9199906,0.007798755,0.022791825,0.014983161,0.019852534,0.014583098],"domain_scores_gemma":[0.90878344,0.007919638,0.019505093,0.024631916,0.025984352,0.013175542],"candidate_categories":["metaresearch","metaepi_narrow","bibliometrics","sts","scholarly_communication","open_science","research_integrity","insufficient_payload"],"consensus_categories":["metaresearch","metaepi_narrow","bibliometrics","sts","scholarly_communication","open_science","research_integrity","insufficient_payload"],"category_scores_codex":[0.029895147,0.010717379,0.012968559,0.018277181,0.009835773,0.0141814295,0.033092752,0.007076503,0.016610576],"category_scores_gemma":[0.011152448,0.0108501585,0.0065561463,0.03000222,0.007044454,0.020290375,0.00973744,0.010379217,0.022167597],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":true,"about_ca_system_consensus":true,"study_design_scores_codex":[0.0023362848,0.008415966,0.00075064116,0.0023240827,0.0061050323,0.00024364708,0.002904166,0.0019286338,0.24881688,0.07990872,0.61777025,0.028495686],"study_design_scores_gemma":[0.013861577,0.0023270391,0.005843204,0.0024346618,0.0031738596,0.0014763697,0.000869508,0.05301843,0.014134606,0.0034904473,0.88912743,0.01024288],"about_ca_topic_score_codex":0.0003965535,"about_ca_topic_score_gemma":0.004918532,"teacher_disagreement_score":0.54532576,"about_ca_system_score_codex":0.007836094,"about_ca_system_score_gemma":0.009873466,"threshold_uncertainty_score":0.9989271},"labels":[],"label_agreement":null},{"id":"W2167220297","doi":"10.1109/ccece.2009.5090133","title":"Web based remote operations on inverters","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Firmware; Computer science; Server; Remote control; Installation; Web server; Router; The Internet; Embedded system; Operating system; Microcode; Computer network","score_opus":0.022852705661110702,"score_gpt":0.26786380138248705,"score_spread":0.24501109572137636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167220297","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000608665,0.00000429767,0.93995667,0.0045298683,0.00007739595,0.00015978943,2.8368157e-7,0.0009544977,0.053708557],"genre_scores_gemma":[0.6927461,7.7102465e-7,0.29734406,0.009007968,0.000019507004,0.0000021241983,5.742048e-7,0.0000030148165,0.00087588705],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992244,0.00007221764,0.00014423016,0.00023505736,0.00018305569,0.00014100442],"domain_scores_gemma":[0.99921834,0.000031703854,0.000016671602,0.0006293733,0.00004237206,0.000061520375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020289961,0.00008597022,0.000085733765,0.00011935267,0.00006805934,0.00012974434,0.0005600386,0.000045172936,0.000018295448],"category_scores_gemma":[0.000021920623,0.000071236616,0.000037256432,0.00023982878,0.000009502671,0.00024611072,0.000019370442,0.000072308874,0.00014400776],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000049136684,0.00012420991,0.000026036698,0.0000061301616,0.0000070193037,0.000034836536,0.00027572244,0.0008854612,0.07378027,0.59045583,0.12990035,0.20449923],"study_design_scores_gemma":[0.00014143345,0.00021305168,0.00009024156,0.000022703372,7.5803166e-7,0.000003945087,0.0000023977689,0.9464113,0.04806719,0.0026853003,0.0022415093,0.000120132085],"about_ca_topic_score_codex":0.000027657601,"about_ca_topic_score_gemma":0.000011458082,"teacher_disagreement_score":0.9455259,"about_ca_system_score_codex":0.000043767282,"about_ca_system_score_gemma":0.000067590365,"threshold_uncertainty_score":0.2904945},"labels":[],"label_agreement":null},{"id":"W2167711864","doi":"10.1109/fpt.2003.1275744","title":"Product-term based synthesizable embedded programmable logic cores","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Programmable logic array; Computer science; Programmable logic device; Programmable Array Logic; Lookup table; Computer architecture; Simple programmable logic device; Logic synthesis; Complex programmable logic device; Logic family; Benchmark (surveying); Table (database); Logic optimization; Logic gate; Embedded system; Algorithm; Programming language","score_opus":0.024517260058153974,"score_gpt":0.263449206492097,"score_spread":0.23893194643394305,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167711864","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028313121,0.0001530773,0.9719823,0.0010483076,0.00021183374,0.0011392385,8.656332e-7,0.003435149,0.019197898],"genre_scores_gemma":[0.5448044,0.000002485705,0.4535028,0.00037768073,0.000053241565,0.00018503427,0.0000017381981,0.000018571729,0.0010540613],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9976644,0.00011146592,0.00038889007,0.00077730074,0.00045291422,0.00060506456],"domain_scores_gemma":[0.9979524,0.00007661848,0.00014349366,0.0015078738,0.00017151395,0.00014807745],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00067816017,0.00027237035,0.00030817112,0.00018414884,0.00015175306,0.0003868849,0.0015174068,0.000096066935,0.000051234994],"category_scores_gemma":[0.000103457656,0.00021908736,0.00010338414,0.00063745293,0.000082236096,0.0006834214,0.00018410299,0.00015370472,0.000245887],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003266009,0.001171145,0.0012188077,0.00038079816,0.00006991722,0.00034875298,0.0008919157,0.0015961227,0.08541522,0.8712803,0.010637372,0.026956975],"study_design_scores_gemma":[0.0006584563,0.00043393733,0.0001942376,0.00018134396,0.000011539209,0.0000982002,0.000025281486,0.008451469,0.93170404,0.05471494,0.0028006758,0.0007258807],"about_ca_topic_score_codex":0.0001153941,"about_ca_topic_score_gemma":0.000018867378,"teacher_disagreement_score":0.8462888,"about_ca_system_score_codex":0.00014424893,"about_ca_system_score_gemma":0.00027373832,"threshold_uncertainty_score":0.8934123},"labels":[],"label_agreement":null},{"id":"W2167880227","doi":"10.1109/mse.2007.22","title":"An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"PowerPC; Field-programmable gate array; Computer science; Embedded system; Computer architecture; FPGA prototype; Logic synthesis; Block (permutation group theory); Interface (matter); Computer hardware; Software; Operating system; Logic gate","score_opus":0.05967545391278052,"score_gpt":0.3270200518095329,"score_spread":0.2673445978967524,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167880227","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001590891,0.00006750096,0.95186186,0.000038960818,0.00018067315,0.0011394069,4.52761e-7,0.0027643174,0.042355914],"genre_scores_gemma":[0.5453804,0.0000011023257,0.45298564,0.00023297424,0.00007879649,0.000044126875,7.091624e-7,0.000019984262,0.0012562665],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99704105,0.00040938857,0.0006257241,0.00072226976,0.0005318107,0.000669731],"domain_scores_gemma":[0.9977325,0.0003582635,0.00021967948,0.0013086451,0.0002108367,0.00017007593],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.003950513,0.0002820089,0.0003452854,0.0003380003,0.00018169031,0.00039792937,0.0016471811,0.0001960924,0.000017008],"category_scores_gemma":[0.0000833078,0.00022848642,0.00008081286,0.000814538,0.00003768698,0.0010669697,0.00016639958,0.00018908933,0.00008330764],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010606752,0.00046159572,0.00271297,0.0002681113,0.000097453856,0.0010791054,0.017329045,0.00025543588,0.075247265,0.853018,0.029795889,0.019629052],"study_design_scores_gemma":[0.0022218858,0.004085001,0.0018936658,0.0007395992,0.00004305139,0.0017013609,0.003954976,0.29472324,0.6663681,0.01329734,0.0073581343,0.003613582],"about_ca_topic_score_codex":0.0004621049,"about_ca_topic_score_gemma":0.0000634376,"teacher_disagreement_score":0.83972067,"about_ca_system_score_codex":0.0002583762,"about_ca_system_score_gemma":0.00021126622,"threshold_uncertainty_score":0.9317406},"labels":[],"label_agreement":null},{"id":"W2168010321","doi":"10.1109/icec.1998.699505","title":"High-level synthesis of digital circuits using genetic algorithms","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":47,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; High-level synthesis; Scheduling (production processes); Integer programming; Latency (audio); Digital electronics; Genetic algorithm; Algorithm; Linear programming; Parallel computing; Processor scheduling; Electronic circuit; Mathematical optimization; Field-programmable gate array; Computer hardware; Mathematics; Engineering","score_opus":0.07623768902413831,"score_gpt":0.25370309047684775,"score_spread":0.17746540145270945,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168010321","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00929342,0.00011943719,0.9849727,0.000043801465,0.00011878703,0.00014723846,0.0000062763665,0.00034088906,0.004957425],"genre_scores_gemma":[0.7031538,0.0000040812993,0.29650715,0.000018767158,0.000030617965,0.000007216854,7.770424e-8,0.000009961396,0.00026836412],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987085,0.000047447505,0.00035946508,0.00031581946,0.00033225003,0.00023655851],"domain_scores_gemma":[0.9989229,0.00011715811,0.00012839925,0.0006647012,0.00009527039,0.0000715682],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012799466,0.00013735141,0.00023741032,0.00015239035,0.000044773013,0.00013463234,0.00083676813,0.00007547834,0.000042189928],"category_scores_gemma":[0.000063675674,0.00012499497,0.00007150353,0.00034766534,0.000046534642,0.0005305283,0.0001577808,0.000054902965,0.000051659496],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.962478e-7,0.0002961805,0.0011545897,0.00012409901,0.00009255313,0.00008871647,0.0007460835,0.00022725544,0.030681299,0.029319875,0.002504437,0.9347642],"study_design_scores_gemma":[0.00022967515,0.00015460755,0.0012379941,0.00021928205,0.000023194976,0.0002899365,0.000037103677,0.5138029,0.47462046,0.008473068,0.00017249495,0.0007392931],"about_ca_topic_score_codex":0.00006587214,"about_ca_topic_score_gemma":6.6895785e-7,"teacher_disagreement_score":0.93402493,"about_ca_system_score_codex":0.000046530065,"about_ca_system_score_gemma":0.000017294546,"threshold_uncertainty_score":0.50971466},"labels":[],"label_agreement":null},{"id":"W2168507162","doi":"10.1109/pacrim.1991.160759","title":"DAME: an expert microprocessor-based-systems-designer. An overview and status report","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Computer science; Microprocessor; Notation; Expert system; Component (thermodynamics); Programming language; Automation; Representation (politics); Knowledge base; Hierarchy; Software engineering; Artificial intelligence; Engineering; Embedded system; Arithmetic; Mathematics","score_opus":0.108246053042234,"score_gpt":0.3320538905069633,"score_spread":0.22380783746472932,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168507162","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017120354,0.017635457,0.954034,0.00034775134,0.00035807458,0.0009006022,0.000004960527,0.0027472998,0.0068515106],"genre_scores_gemma":[0.793306,0.0005341455,0.20239398,0.0012572858,0.00016471812,0.00018086926,0.000009170907,0.000060613012,0.0020932266],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99686766,0.0003619998,0.0006538391,0.0010245001,0.0005217135,0.00057031924],"domain_scores_gemma":[0.99711686,0.00007281549,0.00026234702,0.0018937065,0.00021978696,0.00043448253],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008630001,0.0003255298,0.00041051873,0.00018814567,0.00016884145,0.00067521626,0.000934646,0.00016999703,0.00007109398],"category_scores_gemma":[0.00004292713,0.00027990487,0.000051730938,0.00041964624,0.00007421006,0.0017781126,0.00013548932,0.0001485471,0.000028295335],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053786625,0.0037257578,0.011741905,0.002109485,0.0002121848,0.009207349,0.017789394,0.00016684475,0.33126357,0.20524804,0.15161705,0.26686463],"study_design_scores_gemma":[0.0019754372,0.003514904,0.001235407,0.0007955694,0.000039127,0.0071633165,0.0009484552,0.62708646,0.15157628,0.003873225,0.19771153,0.004080257],"about_ca_topic_score_codex":0.0009055143,"about_ca_topic_score_gemma":0.00003911691,"teacher_disagreement_score":0.77618563,"about_ca_system_score_codex":0.00008924861,"about_ca_system_score_gemma":0.00007859882,"threshold_uncertainty_score":0.9999653},"labels":[],"label_agreement":null},{"id":"W2168659427","doi":"10.1109/mtv.2007.12","title":"An ADL for Functional Specification of IA32","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institute of Steel Construction","keywords":"Computer science; Programming language; Executable; Semantics (computer science); Architecture description language; Software architecture description; Architecture; Generator (circuit theory); Set (abstract data type); Syntax; Ambiguity; Software architecture; Software engineering; Reference architecture; Artificial intelligence; Software","score_opus":0.050983116857204955,"score_gpt":0.31098787893980173,"score_spread":0.26000476208259676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168659427","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026275914,0.000011957146,0.98548764,0.00004934111,0.00015120623,0.00021690603,6.5169115e-7,0.00023902237,0.01121571],"genre_scores_gemma":[0.6244386,3.4297938e-7,0.37511852,0.000050904942,0.000078294295,0.000006673411,0.0000021565536,0.000003125438,0.00030135957],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992994,0.000014002751,0.00022989133,0.00017099625,0.00017036288,0.00011536957],"domain_scores_gemma":[0.9991958,0.00011543102,0.00008243922,0.00038648446,0.00017875014,0.00004107218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011852678,0.000048251793,0.00006818566,0.00011325109,0.00002653918,0.000019043564,0.00032111717,0.000047725367,0.000013164297],"category_scores_gemma":[0.000016053533,0.00004330435,0.00003283763,0.00016613526,0.0000159123,0.00028265212,0.0000172793,0.000026950802,0.0000073441693],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000123785285,0.00005594649,0.00044609082,0.000011367793,0.000003768219,3.8425463e-7,0.00013147506,0.000003290532,0.10783263,0.85887694,0.0044483333,0.028177403],"study_design_scores_gemma":[0.00019770944,0.000310064,0.016135653,0.000010497515,0.0000022490456,0.000010508192,0.000078212215,0.010528738,0.94301534,0.020438286,0.00912161,0.00015111634],"about_ca_topic_score_codex":0.000011594698,"about_ca_topic_score_gemma":0.000012570687,"teacher_disagreement_score":0.83843863,"about_ca_system_score_codex":0.000027739257,"about_ca_system_score_gemma":0.000021204465,"threshold_uncertainty_score":0.17659001},"labels":[],"label_agreement":null},{"id":"W2169692027","doi":"10.1109/hicss.1998.649214","title":"An object-oriented layered approach to interfaces for hardware/software codesign of embedded systems","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Victoria","funders":"","keywords":"Computer science; Software; Embedded system; Workstation; Host (biology); Object-oriented programming; Component-based software engineering; Software prototyping; Interoperability; Software system; Operating system; Computer architecture; Software development; Computer hardware","score_opus":0.04732121494489097,"score_gpt":0.2770283290407911,"score_spread":0.22970711409590014,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169692027","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017497444,0.00018776291,0.98835266,0.00003254068,0.00036837778,0.0023553825,0.000027862794,0.0015442052,0.0053814813],"genre_scores_gemma":[0.5705393,0.0000019045385,0.42774108,0.00006430742,0.0000403943,0.0004193675,0.0000045689485,0.000026416283,0.0011626503],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970248,0.00036492187,0.00076598587,0.0008463384,0.00049986347,0.0004981282],"domain_scores_gemma":[0.9971007,0.00027011384,0.00026765637,0.0015886665,0.00052505947,0.00024777805],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001049797,0.00032341786,0.0006058912,0.00034738393,0.00010575467,0.0002241066,0.0019086642,0.00017762191,0.000013339848],"category_scores_gemma":[0.00019506477,0.0002829031,0.0001165592,0.0007129353,0.000043813656,0.00073512114,0.00017050795,0.00011320964,0.00003066959],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021851064,0.0036051671,0.00075491326,0.0027085843,0.00051439647,0.000020232224,0.04327586,0.01062852,0.21502148,0.3857569,0.3090436,0.028451843],"study_design_scores_gemma":[0.0007718936,0.001625703,0.000025950832,0.00022799439,0.00001864379,0.000049418784,0.0011224283,0.7777545,0.21418446,0.00044201597,0.0029799864,0.0007970378],"about_ca_topic_score_codex":0.00010333608,"about_ca_topic_score_gemma":0.0000047633544,"teacher_disagreement_score":0.76712596,"about_ca_system_score_codex":0.00009430202,"about_ca_system_score_gemma":0.00003733812,"threshold_uncertainty_score":0.99996233},"labels":[],"label_agreement":null},{"id":"W2170336648","doi":"10.1109/pacrim.2009.5291237","title":"Coarse-grain reconfigurable architectures - taxonomy -","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Computer science; Flexibility (engineering); Computer architecture; Wireless; Software; Reconfigurable computing; Digital signal processing; Software-defined radio; Taxonomy (biology); Embedded system; Computer hardware; Field-programmable gate array; Telecommunications; Operating system","score_opus":0.029942871395764396,"score_gpt":0.2495840749877671,"score_spread":0.2196412035920027,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170336648","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005759287,0.00006870304,0.70615077,0.0011810216,0.00010872733,0.000356658,4.728279e-7,0.001261381,0.29029635],"genre_scores_gemma":[0.60993904,0.0000024622475,0.38102213,0.0021555526,0.00006501313,0.000058308826,7.40077e-7,0.000006665529,0.0067500616],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99878174,0.00010296156,0.0002470841,0.00036986134,0.00018628644,0.00031207345],"domain_scores_gemma":[0.99894065,0.000062114595,0.000074311945,0.0007800667,0.00004332247,0.00009953438],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004012848,0.00014973739,0.0001811623,0.0001489992,0.00007642069,0.00017973215,0.0010397794,0.00007184822,0.00007143151],"category_scores_gemma":[0.000030730167,0.00012422357,0.00007072551,0.00026589222,0.000023713248,0.00020047421,0.000031878728,0.00014107866,0.00012042905],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000043535574,0.00006635485,0.000051363433,0.000008812369,0.000012353384,0.000035281297,0.00035464115,0.00002940708,0.015312896,0.3769731,0.15024585,0.4569056],"study_design_scores_gemma":[0.00050619885,0.00082992605,0.000590735,0.000088718494,0.000006030649,0.00029075737,0.000054518216,0.025142876,0.34643918,0.2702787,0.35472542,0.0010469158],"about_ca_topic_score_codex":0.00007643088,"about_ca_topic_score_gemma":0.00001325002,"teacher_disagreement_score":0.60936314,"about_ca_system_score_codex":0.000034231347,"about_ca_system_score_gemma":0.000047896,"threshold_uncertainty_score":0.506569},"labels":[],"label_agreement":null},{"id":"W2170913388","doi":"10.5555/1266366.1266630","title":"A future of customizable processors: are we there yet?","year":2007,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"STMicroelectronics (Canada)","funders":"","keywords":"Computer science; Flexibility (engineering); Reuse; Personalization; Automation; Computer architecture; Multi-core processor; Electronic design automation; Software engineering; Embedded system; Operating system; World Wide Web; Engineering","score_opus":0.020534457759739402,"score_gpt":0.2542176683802922,"score_spread":0.2336832106205528,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170913388","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014258438,0.0021445656,0.97853214,0.0004305867,0.00016385637,0.00065312674,0.0000030437855,0.00077760563,0.0030366369],"genre_scores_gemma":[0.8923487,0.00034037308,0.10662974,0.00010208838,0.00009094984,0.000023386629,0.0000015428162,0.000027433447,0.00043575163],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"observational","domain_scores_codex":[0.9985392,0.00017051742,0.00046985172,0.0003216629,0.00025310938,0.00024567678],"domain_scores_gemma":[0.9984076,0.00048534613,0.00030583152,0.00040979625,0.00032716212,0.00006427941],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014130772,0.00016675725,0.00024257875,0.0002653506,0.00006935634,0.000088367655,0.00052345014,0.00009855974,0.0000055339665],"category_scores_gemma":[0.0002162276,0.0001435124,0.000021564852,0.0012126791,0.000047083995,0.00054218754,0.000068082605,0.00012113274,0.00001126122],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014672574,0.0028018735,0.19817813,0.004576059,0.00014230853,0.0009541322,0.056918398,0.0010297826,0.054430183,0.3386715,0.07196201,0.2701889],"study_design_scores_gemma":[0.0050754077,0.002236613,0.31046677,0.005295816,0.00006964839,0.00077032915,0.0022645548,0.24817567,0.269638,0.07017481,0.08230634,0.0035260506],"about_ca_topic_score_codex":0.000015844049,"about_ca_topic_score_gemma":0.000016920945,"teacher_disagreement_score":0.8780903,"about_ca_system_score_codex":0.00002820589,"about_ca_system_score_gemma":0.00008777482,"threshold_uncertainty_score":0.5852266},"labels":[],"label_agreement":null},{"id":"W2171182892","doi":"10.5555/824475.825863","title":"DVS: an object-oriented framework for distributed Verilog simulation","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Verilog; Correctness; Logic simulation; Bottleneck; Computer architecture; Hardware description language; Workstation; Processor design; Time to market; Embedded system; Distributed computing; Parallel computing; Field-programmable gate array; Logic gate; Operating system; Programming language","score_opus":0.03221108165102215,"score_gpt":0.32501629043441116,"score_spread":0.292805208783389,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171182892","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0015102807,0.000018906741,0.99495286,0.00005253648,0.00031879617,0.0005925745,0.000008138152,0.0011144464,0.0014314449],"genre_scores_gemma":[0.55990356,4.2224076e-7,0.4398213,0.00011273624,0.000029084058,0.00005079957,0.000011494449,0.000008215129,0.00006241299],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869764,0.0001503389,0.00027059004,0.00040292204,0.00020110852,0.00027740313],"domain_scores_gemma":[0.99846834,0.00037314478,0.000097429554,0.00077156693,0.0001904347,0.000099063014],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046108646,0.00014038036,0.00016441195,0.00007437095,0.000119896606,0.00012091234,0.00043437717,0.00015426874,0.00001972816],"category_scores_gemma":[0.0004786282,0.00012868473,0.000060456226,0.00042585295,0.000019817622,0.0005892863,0.000037249745,0.00009340034,0.000015609525],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000055723685,0.000054688757,0.00020713387,0.000009863772,0.000007547833,0.0000014004529,0.00021449194,0.0007939903,0.00037475233,0.99633324,0.00067860086,0.0013186956],"study_design_scores_gemma":[0.00045937102,0.0005780573,0.00030794428,0.000049899707,0.000009011733,0.000008240069,0.00009057276,0.53444374,0.0430737,0.39119723,0.029270118,0.0005121335],"about_ca_topic_score_codex":0.000010297326,"about_ca_topic_score_gemma":0.000003515986,"teacher_disagreement_score":0.60513604,"about_ca_system_score_codex":0.00007401168,"about_ca_system_score_gemma":0.000052055442,"threshold_uncertainty_score":0.5247611},"labels":[],"label_agreement":null},{"id":"W2172121474","doi":"10.1145/1146909.1147178","title":"Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Formal equivalence checking; Equivalence (formal languages); Formal verification; Combinational logic; Software; High-level synthesis; Theoretical computer science; Model checking; Parallel computing; Algorithm; Arithmetic; Programming language; Embedded system; Mathematics; Field-programmable gate array; Logic gate; Discrete mathematics","score_opus":0.029053806241236595,"score_gpt":0.25103474476963566,"score_spread":0.22198093852839906,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2172121474","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027433267,0.00001720008,0.9695207,0.0005320696,0.00024004366,0.0006341663,0.0000139109,0.0008844339,0.0007242127],"genre_scores_gemma":[0.67424583,9.992639e-7,0.32432652,0.000116272924,0.000057492533,0.0002023324,0.000032284723,0.00000992744,0.0010083562],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9984188,0.000054461223,0.00041533535,0.0003905877,0.00040591537,0.0003148808],"domain_scores_gemma":[0.99876887,0.00013626904,0.00018143625,0.0004908313,0.00037548807,0.000047117104],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054690713,0.00015164226,0.00015069207,0.00015101975,0.00018586399,0.00018587221,0.000712668,0.000110161076,0.000010643938],"category_scores_gemma":[0.00006105419,0.00014732363,0.00006739042,0.00025309887,0.000035092653,0.0017427476,0.00011315438,0.0000792944,0.000044287244],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011085632,0.00009602411,0.0006670023,0.000041055202,0.0000052021414,8.6108423e-7,0.000076736316,0.00002865929,0.006957557,0.9759968,0.006784687,0.009334343],"study_design_scores_gemma":[0.0016112674,0.00094362115,0.3527071,0.00011518056,0.000013835331,0.000033674216,0.000013875437,0.044117734,0.18200567,0.4155861,0.0019922322,0.0008597044],"about_ca_topic_score_codex":0.00034630406,"about_ca_topic_score_gemma":0.000017367094,"teacher_disagreement_score":0.64681256,"about_ca_system_score_codex":0.00014434748,"about_ca_system_score_gemma":0.00008042381,"threshold_uncertainty_score":0.6007683},"labels":[],"label_agreement":null},{"id":"W2173452888","doi":"10.1109/rsp.2013.6683961","title":"Embedded system verification through constraint-based scheduling","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Queensland Cyber Infrastructure Foundation","keywords":"MPSoC; Computer science; Correctness; Functional verification; Scheduling (production processes); Multiprocessing; Constraint programming; Embedded system; Runtime verification; Formal verification; System on a chip; Constraint (computer-aided design); Constraint satisfaction; Distributed computing; Parallel computing; Programming language; Engineering; Mathematical optimization","score_opus":0.023191159599785825,"score_gpt":0.25123886670915513,"score_spread":0.2280477071093693,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2173452888","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003637057,0.000039318573,0.9532296,0.0004035482,0.00022191643,0.00066322094,5.816206e-7,0.002601397,0.039203364],"genre_scores_gemma":[0.5665977,3.8835174e-7,0.4329286,0.00020652545,0.000027175263,0.00012922697,0.0000013969151,0.00000821659,0.000100768906],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983861,0.00015468507,0.00040895224,0.00044714962,0.0003063413,0.00029677266],"domain_scores_gemma":[0.9983724,0.000113922186,0.00015832066,0.0010317877,0.00024036995,0.00008320413],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00039072847,0.00017045718,0.00020575577,0.00008735158,0.000108618566,0.00035013125,0.0008958393,0.00011918519,0.000058674468],"category_scores_gemma":[0.000039050217,0.00014927854,0.00007159665,0.00033761846,0.000058938578,0.00099022,0.00006674332,0.0001181148,0.0008360174],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001103607,0.000037930746,0.00009018016,0.00012039002,0.000014859635,0.0000058981805,0.00042937094,0.0001364984,0.048216578,0.9428334,0.002754311,0.005359435],"study_design_scores_gemma":[0.0003788491,0.00008696554,0.00012534672,0.00020843341,0.000006040094,0.00004618111,0.00077119016,0.7400555,0.2531984,0.0040664305,0.0005914049,0.0004652711],"about_ca_topic_score_codex":0.00019226494,"about_ca_topic_score_gemma":0.0000015206263,"teacher_disagreement_score":0.938767,"about_ca_system_score_codex":0.00012323656,"about_ca_system_score_gemma":0.00011403888,"threshold_uncertainty_score":0.99994195},"labels":[],"label_agreement":null},{"id":"W2184134753","doi":"10.82308/7410","title":"Optimization techniques for distributed Verilog simulation","year":2008,"lang":"en","type":"article","venue":"eScholarship@McGill (McGill)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Uniprocessor system; Verilog; Discrete event simulation; Event (particle physics); Parallel computing; Overhead (engineering); Synchronization (alternating current); Embedded system; Multiprocessing; Simulation; Operating system; Field-programmable gate array","score_opus":0.0322092571060511,"score_gpt":0.26093728404468336,"score_spread":0.22872802693863226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2184134753","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020966975,0.00006933513,0.9618125,0.00007103437,0.0005008743,0.0025826467,0.0005839604,0.0054145167,0.007998134],"genre_scores_gemma":[0.71626586,0.000026639755,0.2828898,0.00018645382,0.000036144116,0.00029724668,0.00009006386,0.00005589195,0.00015185104],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99682486,0.0003123079,0.0007720982,0.0009253715,0.0005659636,0.0005993858],"domain_scores_gemma":[0.9971536,0.00044752777,0.0004041936,0.0011344991,0.0006466723,0.0002135543],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009804158,0.0004208485,0.00044647037,0.00031790935,0.0011701913,0.00010696787,0.0012236689,0.00038979296,0.00001623876],"category_scores_gemma":[0.0007304969,0.00044983558,0.00022038938,0.0008733827,0.000080408034,0.0022653164,0.00030518082,0.0003500168,0.00003328895],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018507944,0.00062275946,0.00015045905,0.00026354153,0.00017365419,0.00013065139,0.000032563003,0.09655727,0.06834134,0.661521,0.00024250749,0.17177916],"study_design_scores_gemma":[0.0011528999,0.00074228976,0.00015841222,0.00019414215,0.000043348176,0.00017966473,0.000011160547,0.36837775,0.4945035,0.056992743,0.076071426,0.0015726666],"about_ca_topic_score_codex":0.000039606824,"about_ca_topic_score_gemma":0.0000065080735,"teacher_disagreement_score":0.6952989,"about_ca_system_score_codex":0.00058869575,"about_ca_system_score_gemma":0.00004240055,"threshold_uncertainty_score":0.9997953},"labels":[],"label_agreement":null},{"id":"W2187704572","doi":"","title":"AdvancingModel-Based Design by Modeling Approximations of Computational Semantics","year":2011,"lang":"en","type":"article","venue":"Equation-Based Object-Oriented Modeling Languages and Tools","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Programming language; Executable; Modeling language; Correctness; Model-driven architecture; Rotation formalisms in three dimensions; Unified Modeling Language; Software engineering; Software; Theoretical computer science","score_opus":0.06228885055833748,"score_gpt":0.28063400732007154,"score_spread":0.21834515676173405,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2187704572","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010692061,0.00039751545,0.9873357,0.000075525415,0.00007499145,0.0006682958,0.00003049711,0.00043469574,0.0002907147],"genre_scores_gemma":[0.5589024,0.0000029343869,0.44081828,0.00010362484,0.00001389503,0.000061826715,0.00007037599,0.000019774345,0.000006890586],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975708,0.0002175233,0.00075774774,0.00055913196,0.00055436115,0.00034043827],"domain_scores_gemma":[0.99798125,0.00044176218,0.00030318752,0.00056928315,0.0005803522,0.00012417037],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00089846464,0.00029226422,0.0003572561,0.0003322676,0.00022165067,0.00012852279,0.0004312512,0.00014432454,0.00000919743],"category_scores_gemma":[0.0002395788,0.00029377732,0.000101934194,0.0004645384,0.000052391748,0.00073824753,0.000061627325,0.00018652162,0.0000036186896],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022061728,0.00013379543,0.000035628913,0.00008110723,0.000021966387,0.0000030635922,0.0015369072,0.97879994,0.00088071416,0.016300619,0.000034533008,0.002149685],"study_design_scores_gemma":[0.00059837307,0.00014180844,0.0000017053941,0.00016589105,0.000026069385,0.0000019640124,0.000259944,0.9813591,0.009888139,0.007249289,0.0000027768876,0.00030490037],"about_ca_topic_score_codex":0.00021755394,"about_ca_topic_score_gemma":0.000004670005,"teacher_disagreement_score":0.5482103,"about_ca_system_score_codex":0.00007125573,"about_ca_system_score_gemma":0.00030997762,"threshold_uncertainty_score":0.9999514},"labels":[],"label_agreement":null},{"id":"W22045168","doi":"10.1007/978-1-4615-0351-4_13","title":"SOC Modeling and Simulation Based on Java","year":2003,"lang":"en","type":"book-chapter","venue":"Kluwer international series in engineering and computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Java; Computer architecture simulator; Interface (matter); Synchronization (alternating current); Embedded system; Programming language; Operating system; Computer architecture","score_opus":0.014801637745121733,"score_gpt":0.23314022750059077,"score_spread":0.21833858975546905,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W22045168","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0001525091,0.00009764965,0.9885701,0.00018966605,0.000944777,0.0001477682,0.000002594264,0.00019413153,0.009700824],"genre_scores_gemma":[0.72410643,0.000085146195,0.27104124,0.00063524337,0.0002466576,0.000024276505,0.0000050488056,0.000050051152,0.003805883],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981793,0.000010622329,0.00032019278,0.0006886784,0.0005792763,0.00022193436],"domain_scores_gemma":[0.999182,0.00011693139,0.000086834596,0.0003806049,0.00014722295,0.00008639994],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00050459296,0.00027726742,0.00022074777,0.00063167245,0.00008113051,0.0004077768,0.0008016357,0.00012774383,0.000003598246],"category_scores_gemma":[0.000038068807,0.00028923407,0.000035482324,0.00011338873,0.00010719905,0.00071539066,0.00029935202,0.00026805274,0.0000023728567],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000028631707,0.000006284874,0.000008108231,0.000024051335,0.0000052269775,0.000013434765,0.00010978349,0.7674254,0.000026330676,0.22580968,0.000020969519,0.0065478343],"study_design_scores_gemma":[0.00010569453,0.000071592716,0.000014374725,0.00035159945,0.0000015675079,0.000019428155,7.765803e-7,0.9901429,0.000072602306,0.005559402,0.0033707237,0.00028935666],"about_ca_topic_score_codex":0.0000046618975,"about_ca_topic_score_gemma":0.0000010562097,"teacher_disagreement_score":0.72395396,"about_ca_system_score_codex":0.00015612997,"about_ca_system_score_gemma":0.000056692526,"threshold_uncertainty_score":0.99995595},"labels":[],"label_agreement":null},{"id":"W2235613262","doi":"10.4271/2007-01-0396","title":"Cost Efficient Side Airbag Chip Set with Improved Signal Integrity","year":2007,"lang":"en","type":"article","venue":"SAE technical papers on CD-ROM/SAE technical paper series","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Airbag; Signal integrity; Computer science; Chip; Set (abstract data type); SIGNAL (programming language); Automotive engineering; Engineering; Telecommunications","score_opus":0.023289057703294692,"score_gpt":0.27595009635007883,"score_spread":0.25266103864678413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2235613262","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.65087515,0.0014214028,0.029613752,0.014186528,0.0019875402,0.019225115,0.0003029147,0.06013766,0.22224995],"genre_scores_gemma":[0.9262579,0.000039089075,0.06989731,0.0025375017,0.00022572775,0.0005432045,0.000029452342,0.0001724575,0.00029735567],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.99027663,0.00045288415,0.0020717864,0.0027374302,0.0021528874,0.0023083796],"domain_scores_gemma":[0.9925784,0.0014369976,0.00067251484,0.003844914,0.00043010514,0.0010370528],"candidate_categories":["metaepi_narrow","research_integrity"],"consensus_categories":["metaepi_narrow","research_integrity"],"category_scores_codex":[0.0040732226,0.0014955486,0.001602064,0.00060570694,0.0006903126,0.00045547562,0.0046134396,0.0014864161,0.00013635018],"category_scores_gemma":[0.00075148704,0.0011693272,0.00064278167,0.0023430202,0.0013913416,0.0009449905,0.0013898383,0.0035449234,0.00017860101],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004752735,0.00058106054,0.00013145436,0.0000651679,0.00006171157,0.00028236766,0.0001409268,0.000019656814,0.93879086,0.048374437,0.0018803336,0.009196773],"study_design_scores_gemma":[0.001818483,0.005739894,0.9440486,0.0008367501,0.00010213557,0.001078082,0.00024827753,0.000008381532,0.009659175,0.0044870763,0.02939089,0.0025822716],"about_ca_topic_score_codex":0.00017244165,"about_ca_topic_score_gemma":0.05556891,"teacher_disagreement_score":0.94391716,"about_ca_system_score_codex":0.0009993509,"about_ca_system_score_gemma":0.00039488278,"threshold_uncertainty_score":0.99980986},"labels":[],"label_agreement":null},{"id":"W224742612","doi":"","title":"Modeling and verification of DSP designs in HOL","year":2005,"lang":"en","type":"dissertation","venue":"Spectrum Research Repository (Concordia University)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"HOL; Computer science; Netlist; Digital signal processing; Formal verification; Abstraction; Theoretical computer science; Computer engineering; Parallel computing; Algorithm; Programming language; Embedded system; Computer hardware","score_opus":0.053011403152904056,"score_gpt":0.30641696451287137,"score_spread":0.25340556135996734,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W224742612","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8980837,0.0005523998,0.025929727,0.00009927753,0.00029194573,0.0010357115,0.000002892827,0.00022187199,0.07378249],"genre_scores_gemma":[0.9918978,0.00028419186,0.0015516173,0.0000015534836,0.00008268985,0.0000076234096,0.0000132291425,0.000025653804,0.00613562],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99681294,0.0007789463,0.0004208379,0.00079304364,0.00071286334,0.00048138376],"domain_scores_gemma":[0.99824816,0.0001753604,0.00020434869,0.00089774135,0.00032075393,0.0001536262],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010951611,0.00023391048,0.00041550788,0.0022954913,0.0002083729,0.00013395373,0.0014050369,0.0003957139,0.0000027631058],"category_scores_gemma":[0.00006315579,0.00028780024,0.00009323213,0.0014032517,0.000104050625,0.00072110625,0.00018287865,0.000844913,0.000004710414],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012920403,0.0008779349,0.022498501,0.0027667263,0.0004075946,0.002583699,0.017603923,0.0021517612,0.5941304,0.3330271,0.0009005261,0.021759804],"study_design_scores_gemma":[0.0016897307,0.0014027244,0.023743425,0.0022816502,0.00007510243,0.00009945949,0.007524411,0.25785604,0.69380444,0.007695477,0.0018345601,0.0019929612],"about_ca_topic_score_codex":0.00800698,"about_ca_topic_score_gemma":0.008276247,"teacher_disagreement_score":0.32533163,"about_ca_system_score_codex":0.0006418168,"about_ca_system_score_gemma":0.0008186122,"threshold_uncertainty_score":0.99995744},"labels":[],"label_agreement":null},{"id":"W2256358981","doi":"10.4271/2004-01-0304","title":"Embedded System Tool to Support Debugging, Calibration, Fast Prototyping and Emulation","year":2004,"lang":"en","type":"article","venue":"SAE technical papers on CD-ROM/SAE technical paper series","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Emulation; Debugging; Software prototyping; Computer science; Rapid prototyping; Embedded system; Calibration; Virtual prototyping; Computer architecture; Operating system; Simulation; Engineering; Software; Software development","score_opus":0.014497601401488765,"score_gpt":0.2588006298388048,"score_spread":0.24430302843731605,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2256358981","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6964179,0.0009327116,0.044650223,0.028028674,0.0022730394,0.04091992,0.00019125103,0.09661839,0.08996786],"genre_scores_gemma":[0.9084411,0.000022208078,0.08759327,0.0018332906,0.000156908,0.0016698985,0.000022482713,0.00011953319,0.00014130093],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.9935117,0.00028022187,0.0017194554,0.0020034013,0.0013347254,0.0011505355],"domain_scores_gemma":[0.99609226,0.0002524392,0.00041315422,0.0023957528,0.00025251947,0.00059385767],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001396679,0.0009338971,0.0010897238,0.000506445,0.00063412345,0.00062630884,0.0020038944,0.0008759205,0.000043346834],"category_scores_gemma":[0.0005582094,0.00085535384,0.00030745796,0.0014478617,0.00040187186,0.0019612487,0.0009602445,0.0009292214,0.00011425246],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000114979055,0.0001561272,0.00008901248,0.00017142303,0.000030739884,0.000081989965,0.00029520996,0.000089272646,0.81929576,0.1721021,0.00097522215,0.0065981406],"study_design_scores_gemma":[0.0023892454,0.007792807,0.9325276,0.0025157721,0.00012278615,0.001492613,0.00031736732,0.000016143103,0.0047331424,0.017899973,0.02678707,0.0034054574],"about_ca_topic_score_codex":0.00006456042,"about_ca_topic_score_gemma":0.009612924,"teacher_disagreement_score":0.9324386,"about_ca_system_score_codex":0.0008237524,"about_ca_system_score_gemma":0.00032715037,"threshold_uncertainty_score":0.9993897},"labels":[],"label_agreement":null},{"id":"W2279545751","doi":"10.71781/9678","title":"Timing verification in transaction modeling","year":2009,"lang":"en","type":"book","venue":"Open MIND","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Transaction-level modeling; Computer science; Electronic system-level design and verification; Formal verification; Static timing analysis; Time to market; Functional verification; Abstraction; Process (computing); Database transaction; Distributed computing; Computer engineering; Software engineering; Reliability engineering; Embedded system; Programming language; Engineering","score_opus":0.10373139071690123,"score_gpt":0.3265489024104315,"score_spread":0.22281751169353026,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2279545751","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000026552509,0.00007679887,0.60985917,0.00004507694,0.00006050968,0.0005360303,9.3198673e-7,0.000012629122,0.3893823],"genre_scores_gemma":[0.017578477,0.000055974153,0.5332401,0.00006286481,0.00013946625,0.00007840013,0.000047308575,0.000044480246,0.44875294],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985041,0.000078908575,0.00042521546,0.0005794043,0.00023622213,0.00017617497],"domain_scores_gemma":[0.99899626,0.000027549242,0.0001728983,0.0007098101,0.000053288357,0.000040208313],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00073863054,0.0001888391,0.0002893246,0.00024636398,0.00004531455,0.0003838383,0.001655648,0.00030680717,0.00004914853],"category_scores_gemma":[0.0000072777884,0.00021239111,0.000051019393,0.00013044792,0.000008233077,0.0008285432,0.00006911379,0.00031670232,0.00018544884],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000711062,0.000035270437,3.6779895e-7,0.000020811518,0.000009147641,0.00002864174,0.0016951527,0.0023622562,0.0006969367,0.0014970802,0.001993274,0.991654],"study_design_scores_gemma":[0.00030234424,0.00011258642,0.0000024742296,0.0012628776,0.000016995547,0.000034913908,0.00002071033,0.89192176,0.0051080664,0.015927197,0.08454577,0.0007442788],"about_ca_topic_score_codex":0.000037467733,"about_ca_topic_score_gemma":0.00004119797,"teacher_disagreement_score":0.9909097,"about_ca_system_score_codex":0.00037724906,"about_ca_system_score_gemma":0.00033435234,"threshold_uncertainty_score":0.8661058},"labels":[],"label_agreement":null},{"id":"W2279557156","doi":"10.1109/fpt.2015.7393128","title":"Using Round-Robin Tracepoints to debug multithreaded HLS circuits on FPGAs","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Timeline; Computer science; Thread (computing); TRACE (psycholinguistics); Field-programmable gate array; Embedded system; Toolchain; Computer architecture; Parallel computing; Software; Programming language","score_opus":0.22783516167023685,"score_gpt":0.3584023428965959,"score_spread":0.13056718122635905,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2279557156","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050377145,0.00002481194,0.93000853,0.00035748185,0.00045322475,0.00062565703,9.643406e-7,0.0012073491,0.016944835],"genre_scores_gemma":[0.7661949,5.011497e-7,0.23147297,0.00091810705,0.00009043137,0.000029466173,5.193478e-7,0.000023764598,0.0012693465],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997783,0.0001926751,0.00039204184,0.0006166371,0.00056344544,0.00045216992],"domain_scores_gemma":[0.99815917,0.00009270431,0.00010384218,0.001045732,0.00020762054,0.00039093482],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008843073,0.00024097554,0.00028967627,0.0002733164,0.00007864805,0.00029133295,0.0011172843,0.00012817101,0.000010662065],"category_scores_gemma":[0.00015603579,0.00021410456,0.000069515896,0.0005569591,0.000021784159,0.0006511741,0.00020761533,0.00015380324,0.0005438351],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006219051,0.0012610272,0.0019720003,0.00012292548,0.00016090056,0.00061483413,0.025898522,0.0073490334,0.41920856,0.29941097,0.105102375,0.13883668],"study_design_scores_gemma":[0.0017229454,0.0012647569,0.0005561935,0.00047376368,0.000017753424,0.00045833812,0.0003976025,0.14656901,0.8211443,0.019238403,0.006376422,0.0017805102],"about_ca_topic_score_codex":0.0005268567,"about_ca_topic_score_gemma":0.00006666755,"teacher_disagreement_score":0.71581775,"about_ca_system_score_codex":0.00036920173,"about_ca_system_score_gemma":0.00015060519,"threshold_uncertainty_score":0.87309307},"labels":[],"label_agreement":null},{"id":"W2280035019","doi":"10.11591/ijres.v4.i2.pp99-121","title":"An Efficient Framework for Floor-plan Prediction of Dynamic Runtime Reconfigurable Systems","year":2015,"lang":"en","type":"article","venue":"International Journal of Reconfigurable and Embedded Systems (IJRES)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Control reconfiguration; Computer science; Field-programmable gate array; Reconfigurable computing; Scheduling (production processes); Embedded system; Computer architecture; Distributed computing; Real-time computing; Engineering","score_opus":0.036008778959871215,"score_gpt":0.296907898462213,"score_spread":0.2608991195023418,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2280035019","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07264881,0.0037642312,0.90453994,0.0002238473,0.01372001,0.0011782383,0.00018815378,0.0001960433,0.0035407273],"genre_scores_gemma":[0.98494613,0.00012324224,0.013593732,0.000034024026,0.0006344526,0.000073516705,0.000021530002,0.000041356063,0.0005320303],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9953732,0.0005158233,0.0019707945,0.0005052834,0.0012135331,0.00042137137],"domain_scores_gemma":[0.99367255,0.00043605122,0.0019755224,0.0006668116,0.0028313464,0.0004176991],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0045956364,0.0003488508,0.00087882543,0.0009727191,0.0001045001,0.00067837076,0.0018180693,0.00034663375,0.0000106047955],"category_scores_gemma":[0.000443132,0.0003078828,0.00021082684,0.00033061265,0.00007678709,0.001109706,0.000040692095,0.00037869913,0.000012732421],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0030583977,0.0025760464,0.0027725177,0.0031817467,0.0055319886,0.0006274009,0.024624733,0.1921954,0.14659654,0.5222557,0.049096577,0.04748292],"study_design_scores_gemma":[0.0034712628,0.002726873,0.00018311157,0.0042557144,0.00012692157,0.004405894,0.0047015836,0.9397987,0.01792566,0.010298579,0.01130093,0.00080478],"about_ca_topic_score_codex":0.00020601758,"about_ca_topic_score_gemma":0.000004629143,"teacher_disagreement_score":0.9122973,"about_ca_system_score_codex":0.00033578972,"about_ca_system_score_gemma":0.0004306028,"threshold_uncertainty_score":0.99993736},"labels":[],"label_agreement":null},{"id":"W2280355758","doi":"10.82308/53607","title":"A multi-abstraction level platform for the validation and verification of complex digital designs","year":2007,"lang":"en","type":"article","venue":"eScholarship@McGill (McGill)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; SystemC; Software verification; Electronic system-level design and verification; Debugging; Functional verification; Abstraction; Formal verification; High-level verification; Embedded system; Software; Computer architecture; Programming language; Software system; Software construction","score_opus":0.14988981731780598,"score_gpt":0.30764181636983323,"score_spread":0.15775199905202725,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2280355758","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3595342,0.00006925607,0.6334838,0.000053327185,0.0003848469,0.0023504687,0.00050745753,0.00063123385,0.0029854067],"genre_scores_gemma":[0.9199667,0.000010897436,0.07970913,0.00004330196,0.000018183857,0.000066251014,0.000030287782,0.000028302748,0.0001269617],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998011,0.000053970565,0.00067331694,0.0005015345,0.00041357463,0.00034662726],"domain_scores_gemma":[0.9974647,0.00090079685,0.0004841127,0.00067838153,0.00035977375,0.000112247704],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0019795266,0.00023878991,0.0002427235,0.00019878783,0.00059311,0.00023796411,0.0006911562,0.00018591578,0.0000033111255],"category_scores_gemma":[0.00049423904,0.0002055493,0.0001099241,0.0003721614,0.000083965584,0.0028026404,0.00013823138,0.00024795948,0.000013553897],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059868424,0.00014533702,0.00010257427,0.00007902629,0.000054000404,0.000002022713,0.000030546074,0.000033780223,0.42121658,0.156523,0.00000642882,0.42174682],"study_design_scores_gemma":[0.0013844587,0.0003974531,0.014429235,0.00011468438,0.000048566086,0.000115940515,0.00022685333,0.0130931055,0.9268813,0.028818969,0.013809367,0.00068005006],"about_ca_topic_score_codex":0.000059259768,"about_ca_topic_score_gemma":0.000034127726,"teacher_disagreement_score":0.5604325,"about_ca_system_score_codex":0.00022936775,"about_ca_system_score_gemma":0.000019556046,"threshold_uncertainty_score":0.8382057},"labels":[],"label_agreement":null},{"id":"W2283068682","doi":"","title":"FAx86: An Open-Source FPGA-accelerated x86 Full-system Emulator","year":2011,"lang":"en","type":"dissertation","venue":"TSpace (University of Toronto)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"x86; Open source; Field-programmable gate array; Computer science; Embedded system; Operating system; Software","score_opus":0.03765662388889208,"score_gpt":0.2744775162114045,"score_spread":0.2368208923225124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2283068682","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15303886,0.0013772699,0.27313942,0.00008217596,0.002137432,0.0035643517,0.000049831,0.0038103259,0.56280035],"genre_scores_gemma":[0.8959609,0.000058889094,0.04457832,0.000016059817,0.0000749235,0.000004792581,0.00015912582,0.00008086848,0.059066102],"study_design_codex":"qualitative","study_design_gemma":"qualitative","domain_scores_codex":[0.9972323,0.00038906495,0.00032775672,0.0010398747,0.00055834354,0.00045261587],"domain_scores_gemma":[0.9961948,0.00003923658,0.0010059855,0.0018935258,0.0005636183,0.00030286468],"candidate_categories":["metaepi_narrow","open_science","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00051051594,0.0004946024,0.0009256714,0.00016200382,0.00035972192,0.00021839036,0.006060292,0.0006619018,0.0015794439],"category_scores_gemma":[0.000011862828,0.0006325223,0.00018372899,0.00022775763,0.000056625217,0.0030733186,0.00062839163,0.00030134156,0.00008539303],"study_design_candidate":"qualitative","study_design_consensus":"qualitative","about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0024862867,0.0017591781,0.00024033741,0.0044952515,0.0018452446,0.000829958,0.40130123,0.000067578476,0.09152784,0.120599374,0.03420094,0.34064677],"study_design_scores_gemma":[0.015238894,0.016620938,0.1353007,0.012371101,0.0022263976,0.0004993062,0.5459432,0.11144024,0.06475584,0.0010316808,0.07404415,0.02052755],"about_ca_topic_score_codex":0.22846493,"about_ca_topic_score_gemma":0.10402022,"teacher_disagreement_score":0.74292207,"about_ca_system_score_codex":0.0006650822,"about_ca_system_score_gemma":0.0003443594,"threshold_uncertainty_score":0.9996126},"labels":[],"label_agreement":null},{"id":"W2284193196","doi":"10.1109/fpt.2015.7393127","title":"An adaptive virtual overlay for fast trigger insertion for FPGA debug","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Debugging; Embedded system; Field-programmable gate array; Overlay; Computer hardware; Routing (electronic design automation); Background debug mode interface; Overhead (engineering); Computer architecture; Operating system","score_opus":0.07031158547949462,"score_gpt":0.3138615855122876,"score_spread":0.24355000003279298,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2284193196","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018989847,0.000021460388,0.99363995,0.00021149019,0.00033556728,0.0012234899,0.0000089727355,0.0008159571,0.0018441502],"genre_scores_gemma":[0.6693155,5.8149504e-7,0.32778797,0.00035584954,0.00017201538,0.00050265127,0.000006758988,0.000019476676,0.0018391568],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986845,0.00008807007,0.0002777325,0.00042615252,0.00024081588,0.0002827047],"domain_scores_gemma":[0.99861807,0.00016904908,0.000106246545,0.0005437192,0.00038961682,0.00017330692],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000839316,0.00015454703,0.0002037804,0.00011892636,0.00007513865,0.00014104278,0.0006914995,0.00011749311,0.0000025481734],"category_scores_gemma":[0.00009004601,0.00012954531,0.00008696498,0.00017044423,0.000023100578,0.0011331604,0.00006018788,0.000053452142,0.0000162722],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00059799105,0.00033794623,0.0000496509,0.000028594835,0.000052480656,0.0000032526214,0.003419224,0.0001522124,0.01851866,0.67363554,0.18417037,0.1190341],"study_design_scores_gemma":[0.0024131765,0.009047686,0.000105799314,0.000046112094,0.000017408176,0.000022015902,0.000613083,0.68558395,0.20918867,0.057523493,0.03469903,0.00073961006],"about_ca_topic_score_codex":0.00006251174,"about_ca_topic_score_gemma":0.000042166834,"teacher_disagreement_score":0.6854317,"about_ca_system_score_codex":0.00012483378,"about_ca_system_score_gemma":0.00015043093,"threshold_uncertainty_score":0.5282704},"labels":[],"label_agreement":null},{"id":"W2289681073","doi":"10.1109/rsp.2015.7416543","title":"Performance verification for ESL design methodology from AADL models","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Functional verification; Formal verification; Embedded system; Key (lock); Software; Programming language; Computer architecture; Operating system","score_opus":0.5002810235991151,"score_gpt":0.35841069750224336,"score_spread":0.14187032609687172,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2289681073","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013508898,0.00008337319,0.99377066,0.00018380329,0.00026311673,0.00055764965,0.0000014726978,0.0006473158,0.0031417145],"genre_scores_gemma":[0.25465202,0.000005373141,0.7446652,0.00016442366,0.000051261566,0.0001807927,0.000002848307,0.000008725412,0.0002693816],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99861276,0.00036921562,0.0002553679,0.00037836272,0.00017566279,0.00020860175],"domain_scores_gemma":[0.99838173,0.00048559572,0.000102264254,0.00072059926,0.00021746628,0.00009232883],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0020738163,0.00011485802,0.00018991034,0.00008163707,0.00004785681,0.000064468,0.00087817747,0.00011322505,0.0000031611564],"category_scores_gemma":[0.00011077646,0.000100544516,0.00003745567,0.00015451151,0.000022586946,0.0008254705,0.00008343837,0.0000601228,0.000038949605],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014176498,0.00012872297,0.00018135218,0.000051591014,0.00007612228,0.0000034855059,0.008773455,0.01468344,0.04821134,0.6912496,0.085570745,0.15092836],"study_design_scores_gemma":[0.00017147504,0.00015128432,0.000018364135,0.00000640238,0.000003405735,0.0000035691094,0.000023977858,0.78317916,0.09293402,0.122575715,0.0008132605,0.00011933733],"about_ca_topic_score_codex":0.000100757665,"about_ca_topic_score_gemma":0.0000020638263,"teacher_disagreement_score":0.76849574,"about_ca_system_score_codex":0.00007326143,"about_ca_system_score_gemma":0.00011487586,"threshold_uncertainty_score":0.4100086},"labels":[],"label_agreement":null},{"id":"W2291308683","doi":"","title":"Trellis and Turbo Coding: Iterative and Graph-Based Error Control Coding","year":2015,"lang":"en","type":"book","venue":"CERN Document Server (European Organization for Nuclear Research)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Turbo code; Turbo; Computer science; Coding (social sciences); Turbo equalizer; Algorithm; Mathematics; Concatenated error correction code; Decoding methods; Engineering; Statistics; Block code","score_opus":0.041592086682298385,"score_gpt":0.28006681491888896,"score_spread":0.23847472823659058,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2291308683","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03390807,0.016078094,0.2563382,0.029723555,0.005390812,0.06472254,0.0006251493,0.032133553,0.56108004],"genre_scores_gemma":[0.90764225,0.0002287019,0.00076404336,0.0006462392,0.00028200698,0.000007395576,0.00028340248,0.00085816346,0.089287795],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9961819,0.00091073645,0.0005240603,0.0010046875,0.0008890354,0.0004895779],"domain_scores_gemma":[0.9970289,0.00020656912,0.0003521006,0.000847508,0.0011823412,0.00038260318],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0023062383,0.00042964777,0.0004936784,0.0006097431,0.000734193,0.0021943606,0.0014240368,0.0002201259,0.0001544048],"category_scores_gemma":[0.00030860925,0.00042801627,0.00007722928,0.00040724638,0.00030029766,0.00085113104,0.0009894889,0.00053008995,0.0001955062],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008879073,0.00008601169,0.00003656461,0.0008239958,0.00022055971,0.000112332404,0.003479611,0.00002139894,0.00017701702,0.8608507,0.13309672,0.001006325],"study_design_scores_gemma":[0.013858545,0.0053199516,0.0003931025,0.004301459,0.00037692112,0.00029901325,0.00046013595,0.003983116,0.0041393056,0.3584797,0.60335636,0.005032371],"about_ca_topic_score_codex":0.000011260082,"about_ca_topic_score_gemma":0.0000015999595,"teacher_disagreement_score":0.8737342,"about_ca_system_score_codex":0.00051462156,"about_ca_system_score_gemma":0.000116859206,"threshold_uncertainty_score":0.9998172},"labels":[],"label_agreement":null},{"id":"W2291770067","doi":"","title":"Double profiling methodology for video processing platform","year":2004,"lang":"en","type":"article","venue":"PolyPublie (École Polytechnique de Montréal)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; SystemC; Profiling (computer programming); Design flow; MATLAB; Computer architecture; Abstraction; Embedded system; Abstraction layer; Multiprocessing; Design methods; Flexibility (engineering); Software engineering; Software; Programming language; Operating system; Engineering","score_opus":0.05669416769329424,"score_gpt":0.3054357854157177,"score_spread":0.24874161772242345,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2291770067","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007361817,0.0011406929,0.9820034,0.0020896008,0.00021800112,0.0025986014,0.000009686414,0.003913705,0.00066448067],"genre_scores_gemma":[0.27116624,0.000016900736,0.72469246,0.0014412066,0.00015192428,0.002300757,0.000008296328,0.00007284994,0.00014938413],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9962327,0.00013847918,0.0008906601,0.0010089095,0.00047007925,0.0012591676],"domain_scores_gemma":[0.99703693,0.00030309602,0.0005185466,0.0014615874,0.00034753923,0.00033228513],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0030213478,0.0005081775,0.0006727778,0.0007012907,0.0004817714,0.0005173886,0.0020635969,0.00044940377,0.0000028218856],"category_scores_gemma":[0.0003054904,0.00050193793,0.00027756667,0.0009745713,0.00010496355,0.001639808,0.00045658863,0.0005067091,0.000012707575],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016476875,0.00020413373,0.0007822305,0.00029259428,0.000051275412,0.000065893946,0.0010709675,0.0023582792,0.08720493,0.87136483,0.0005682616,0.03587186],"study_design_scores_gemma":[0.0018314262,0.0004334169,0.00016798112,0.00022073055,0.000029155939,0.0005456073,0.000106924395,0.0805402,0.7232719,0.18997459,0.0020466952,0.0008313893],"about_ca_topic_score_codex":0.002237973,"about_ca_topic_score_gemma":0.0006008719,"teacher_disagreement_score":0.6813902,"about_ca_system_score_codex":0.00091088505,"about_ca_system_score_gemma":0.0008278859,"threshold_uncertainty_score":0.9997432},"labels":[],"label_agreement":null},{"id":"W2293607008","doi":"10.1155/2016/9012909","title":"An Efficient Evolutionary Task Scheduling/Binding Framework for Reconfigurable Systems","year":2016,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Control reconfiguration; Reconfigurable computing; Field-programmable gate array; Scheduling (production processes); Embedded system; Overhead (engineering); High-level synthesis; Distributed computing; Computer architecture; Parallel computing; Operating system","score_opus":0.025918367869038665,"score_gpt":0.3065838615792344,"score_spread":0.2806654937101957,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2293607008","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036578085,0.0005999842,0.9530397,0.0010149505,0.0071320445,0.00035411122,0.00001806977,0.00022108643,0.001041936],"genre_scores_gemma":[0.76505435,0.00003094739,0.23356327,0.000076594995,0.0011166595,0.0000107343285,0.0000021712485,0.00002915845,0.000116141855],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9963985,0.0002798225,0.0014278182,0.00050219736,0.00088066945,0.0005109768],"domain_scores_gemma":[0.9936632,0.001633707,0.0017292012,0.00052239245,0.0022095218,0.00024200427],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0029007476,0.00028174595,0.00049596134,0.00066515733,0.00022264122,0.000571538,0.0029341956,0.00020620956,0.000024927731],"category_scores_gemma":[0.0008676187,0.00021752891,0.00027660577,0.00025791864,0.000057660644,0.0010967229,0.00006321683,0.00033132473,0.000033546432],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002543977,0.00053212914,0.0014561592,0.00015198899,0.0008557287,0.0002266644,0.0013597303,0.066583894,0.16556461,0.5543267,0.0047801156,0.20390783],"study_design_scores_gemma":[0.00318124,0.0015010781,0.00036503669,0.01034386,0.000056535144,0.004719349,0.00059885264,0.8240357,0.08079917,0.056389924,0.016542636,0.0014666368],"about_ca_topic_score_codex":0.000018289911,"about_ca_topic_score_gemma":4.134371e-7,"teacher_disagreement_score":0.7574518,"about_ca_system_score_codex":0.00062458107,"about_ca_system_score_gemma":0.00034391505,"threshold_uncertainty_score":0.8870571},"labels":[],"label_agreement":null},{"id":"W2294645180","doi":"10.1109/embc.2015.7319879","title":"DNA assembly with de bruijn graphs on FPGA","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université Laval","funders":"CMC Microsystems","keywords":"Computer science; Field-programmable gate array; Focus (optics); Parallel computing; Energy consumption; De Bruijn graph; Embedded system; Computer architecture; Theoretical computer science; Graph; Engineering","score_opus":0.03711961666089416,"score_gpt":0.268577079263305,"score_spread":0.23145746260241082,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2294645180","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019080939,0.000019440064,0.8432496,0.0004504343,0.00008361495,0.0001898967,2.3138998e-7,0.0011722822,0.13575353],"genre_scores_gemma":[0.84249175,0.0000010260397,0.15514463,0.00079360255,0.000026899474,0.00002836288,2.7220295e-7,0.000011537046,0.0015019074],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987975,0.00011221587,0.00013901274,0.00030413974,0.00037229987,0.00027485433],"domain_scores_gemma":[0.9988755,0.000060309954,0.00005740399,0.0007117929,0.0001060342,0.00018897872],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00062266923,0.00012870395,0.0001362776,0.00012818357,0.000036246747,0.00014161464,0.00080903206,0.00006506708,0.0000033900221],"category_scores_gemma":[0.000027506449,0.0000909944,0.000031412925,0.00035077977,0.00002418185,0.00033323438,0.00008476525,0.00010207839,0.00010892804],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000233969,0.00013128293,0.001561154,0.000014480771,0.000028268703,0.0001249225,0.0012754728,0.000039813876,0.0047700824,0.85245204,0.12984785,0.009731212],"study_design_scores_gemma":[0.0016029878,0.0042961515,0.0020396595,0.00024400857,0.000015312398,0.0005483103,0.00026549486,0.019759348,0.8067427,0.13892274,0.02420801,0.0013552778],"about_ca_topic_score_codex":0.00013385892,"about_ca_topic_score_gemma":0.000035545072,"teacher_disagreement_score":0.8234108,"about_ca_system_score_codex":0.0000807671,"about_ca_system_score_gemma":0.00014740028,"threshold_uncertainty_score":0.3710644},"labels":[],"label_agreement":null},{"id":"W2295387227","doi":"10.1145/2384616.2384653","title":"Taming MATLAB","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"MATLAB; Computer science; Programming language; Extensibility; Computational science; Python (programming language); Software engineering; Engineering drawing; Engineering","score_opus":0.019553608736492784,"score_gpt":0.2538837856381907,"score_spread":0.2343301769016979,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2295387227","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0015707714,0.000085164036,0.8644796,0.00010269229,0.00018888792,0.00006146297,4.269958e-8,0.00081434805,0.13269703],"genre_scores_gemma":[0.7345732,8.478411e-7,0.26341853,0.00021853486,0.00006223239,0.000008554241,7.263757e-8,0.0000033822505,0.0017146897],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994224,0.00003637152,0.00009834781,0.000096195465,0.00012854263,0.00021817401],"domain_scores_gemma":[0.999472,0.000034780212,0.000026337533,0.00038165302,0.000018838551,0.00006639533],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003714607,0.000053295338,0.000060682258,0.00004688148,0.000031184667,0.00005517014,0.00044245957,0.000030849696,0.00002843232],"category_scores_gemma":[0.000009969665,0.000043210912,0.000021291908,0.00013884557,0.000007094633,0.00071111583,0.00013043651,0.000040726292,0.00035667032],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.5155035e-7,0.000020905258,0.0016023255,0.0000072102807,0.000003248518,0.0000011561715,0.0009568056,1.2593466e-7,0.005015874,0.9528979,0.017584424,0.021909887],"study_design_scores_gemma":[0.00036623812,0.00013149873,0.0072275745,0.00008742312,0.000007562984,0.0002710166,0.00030578452,0.015647136,0.7045541,0.02557196,0.24460173,0.0012279905],"about_ca_topic_score_codex":0.000018145269,"about_ca_topic_score_gemma":2.6490284e-7,"teacher_disagreement_score":0.9273259,"about_ca_system_score_codex":0.000022555216,"about_ca_system_score_gemma":0.0000073788756,"threshold_uncertainty_score":0.45843944},"labels":[],"label_agreement":null},{"id":"W2295936211","doi":"","title":"Decomposing a multigraph into split components","year":2012,"lang":"en","type":"article","venue":"Computing: The Australasian Theory Symposium","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Multigraph; Butterfly graph; Computer science; Graph; Null graph; Graph rewriting; Strength of a graph; Voltage graph; Algorithm; Graph factorization; Theoretical computer science; Line graph; Mathematics","score_opus":0.020042283327913506,"score_gpt":0.27262001934202496,"score_spread":0.25257773601411143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2295936211","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18319635,0.00058634987,0.80129325,0.0018018531,0.002267942,0.0010727517,0.000002006777,0.0019433505,0.007836166],"genre_scores_gemma":[0.9342421,0.000006162308,0.06438756,0.00043715388,0.00050531205,0.000023618324,0.0000045004335,0.000054210333,0.0003393574],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99529904,0.0014231661,0.00077352935,0.000683127,0.0005619052,0.0012592343],"domain_scores_gemma":[0.99615663,0.00078926934,0.0004404455,0.0020802768,0.00011909498,0.00041428526],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0036115756,0.0005385684,0.00048296718,0.00029498094,0.0007887645,0.00047369575,0.0036685145,0.00021145523,0.000013518928],"category_scores_gemma":[0.000060786155,0.00041501396,0.0003034835,0.0007659762,0.00032419883,0.00092798384,0.0010058118,0.0005929044,0.0002583891],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000055818196,0.00057487236,0.012320271,0.00016379954,0.0002656991,0.000035268502,0.029140398,0.00027092072,0.14200985,0.7821977,0.0040792157,0.028886154],"study_design_scores_gemma":[0.004498359,0.0011031455,0.08909951,0.0023176759,0.00046113183,0.003856916,0.0031464114,0.10542465,0.43601954,0.2917535,0.054616034,0.0077031194],"about_ca_topic_score_codex":0.00005242183,"about_ca_topic_score_gemma":0.0000016917919,"teacher_disagreement_score":0.75104576,"about_ca_system_score_codex":0.00017208514,"about_ca_system_score_gemma":0.000049320224,"threshold_uncertainty_score":0.9998302},"labels":[],"label_agreement":null},{"id":"W2296476238","doi":"10.5281/zenodo.850538","title":"Declarative Composition And Reactive Control In Marsyas","year":2014,"lang":"en","type":"article","venue":"The Journal of the Abraham Lincoln Association","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Dataflow; Computer science; Debugging; Software portability; Programming language; Control flow; Dataflow architecture","score_opus":0.005177774631190693,"score_gpt":0.2237815164875224,"score_spread":0.2186037418563317,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2296476238","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47552148,0.0001680155,0.50832886,0.0132182175,0.00056552654,0.00064676354,0.0000020809935,0.000046075103,0.0015030118],"genre_scores_gemma":[0.99684477,0.000015772666,0.0023227679,0.0006109194,0.00012326686,0.0000038167786,9.982848e-8,0.0000051341444,0.000073480944],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.99709266,0.0018940517,0.00039421226,0.00007969903,0.00040879578,0.0001305774],"domain_scores_gemma":[0.9969083,0.0012977443,0.0012865065,0.00022855296,0.00024955967,0.000029310148],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0055934475,0.000085985266,0.00021338166,0.00008775326,0.00013034142,0.00008090409,0.0006107448,0.00008515674,5.990105e-7],"category_scores_gemma":[0.00039642805,0.000049639384,0.00006186625,0.00024135818,0.00002478928,0.00050455413,0.0000798132,0.00034695244,0.0000024993253],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00095879176,0.00096789346,0.254683,0.00008314913,0.0010596908,0.000019938076,0.065465055,0.004151744,0.48940843,0.10577976,0.029042773,0.04837978],"study_design_scores_gemma":[0.005898201,0.0011255161,0.5969004,0.000777631,0.00022580987,0.00033623015,0.0005504102,0.14053597,0.057100523,0.19353028,0.0024287857,0.000590274],"about_ca_topic_score_codex":0.000036865677,"about_ca_topic_score_gemma":0.000036196714,"teacher_disagreement_score":0.52132326,"about_ca_system_score_codex":0.00048786518,"about_ca_system_score_gemma":0.000050668667,"threshold_uncertainty_score":0.20242353},"labels":[],"label_agreement":null},{"id":"W2297418419","doi":"10.14288/1.0092104","title":"Bridging the gap between soft and hard eFPGA design","year":2009,"lang":"en","type":"article","venue":"Open Collections","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Bridging (networking); Computer science","score_opus":0.07266040664506522,"score_gpt":0.299206306854225,"score_spread":0.22654590020915977,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2297418419","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000039273844,0.00005828371,0.9444019,0.0021211752,0.00008099689,0.00085674046,0.0000023609964,0.0002617556,0.05217749],"genre_scores_gemma":[0.43942657,0.000036765927,0.40714458,0.0016348823,0.00039149763,0.00038507633,0.0000018663102,0.00002992744,0.15094885],"study_design_codex":"not_applicable","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99887717,0.0002493672,0.0001934442,0.00031246708,0.00015458625,0.0002129812],"domain_scores_gemma":[0.9989994,0.0002455463,0.000076250995,0.0005429463,0.00006623573,0.00006962316],"candidate_categories":["sts","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0008420321,0.000111725356,0.0001633153,0.00006400831,0.0022106871,0.0031881377,0.0011922618,0.000051352872,0.0000123808],"category_scores_gemma":[0.00006600538,0.00008721611,0.000032919892,0.0009904882,0.00003531864,0.0005742612,0.00024639012,0.00015141294,0.0000093037825],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000040563623,0.000030011743,0.00006973017,0.0000028696522,0.000027633116,0.0000060463794,0.0005650492,0.00004839994,0.000805287,0.003879921,0.95774674,0.036814235],"study_design_scores_gemma":[0.002922302,0.002924545,0.013904455,0.0005541094,0.00020508327,0.0010809451,0.00036395903,0.17752932,0.07732131,0.49627838,0.2240738,0.002841789],"about_ca_topic_score_codex":0.00067990366,"about_ca_topic_score_gemma":0.00002972144,"teacher_disagreement_score":0.733673,"about_ca_system_score_codex":0.00005907396,"about_ca_system_score_gemma":0.00011102117,"threshold_uncertainty_score":0.9990883},"labels":[],"label_agreement":null},{"id":"W2330065768","doi":"10.1109/memcod.2014.6961836","title":"Welcome message from the chairs","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Work (physics); Reputation; Systems design; Software engineering; Library science; World Wide Web; Engineering; Political science; Law","score_opus":0.01569389724242036,"score_gpt":0.23326683856243327,"score_spread":0.21757294132001292,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2330065768","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006799572,0.000040699626,0.89451945,0.0026744301,0.00028138957,0.000116201736,7.31191e-7,0.00078819797,0.10089892],"genre_scores_gemma":[0.94341666,0.0000024923716,0.05364622,0.0015268858,0.00018792025,0.000020729987,5.6109485e-7,0.000006892356,0.0011916595],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9990484,0.00018391116,0.00014893599,0.00024220096,0.00021538415,0.00016118523],"domain_scores_gemma":[0.9984683,0.00034405166,0.000049452392,0.001068294,0.000027087388,0.000042814525],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00060185674,0.00008833402,0.000107910564,0.000022742423,0.000081576974,0.00014363533,0.0016025521,0.000045523324,0.00006619885],"category_scores_gemma":[0.000042326606,0.000050870785,0.00004462831,0.0001477745,0.000027507087,0.00021842892,0.00024151987,0.00009073344,0.00020017911],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.775748e-7,0.000014421336,0.0007261547,0.0000025867757,0.0000117028985,0.0000025434579,0.00075699453,0.0000022109537,0.0019638157,0.8957364,0.07604512,0.024737377],"study_design_scores_gemma":[0.00058520667,0.00022410217,0.015796185,0.000100903846,0.000011039232,0.00002602838,0.00015286008,0.14553964,0.084075175,0.33523744,0.41731575,0.00093568076],"about_ca_topic_score_codex":0.00028233105,"about_ca_topic_score_gemma":0.000027648019,"teacher_disagreement_score":0.9427367,"about_ca_system_score_codex":0.0000147570445,"about_ca_system_score_gemma":0.000011344706,"threshold_uncertainty_score":0.29779673},"labels":[],"label_agreement":null},{"id":"W2344488400","doi":"10.1145/2927964.2927973","title":"Efficient Mapping and Allocation of Execution Units to Task Graphs using an Evolutionary Framework","year":2016,"lang":"en","type":"article","venue":"ACM SIGARCH Computer Architecture News","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Control reconfiguration; Computer science; Task (project management); Field-programmable gate array; Genetic algorithm; Execution time; Power consumption; Multi-objective optimization; Power (physics); Distributed computing; Parallel computing; Embedded system; Engineering","score_opus":0.0317336233244092,"score_gpt":0.2716607310664878,"score_spread":0.2399271077420786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2344488400","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24266213,0.00006915815,0.7551978,0.0010596553,0.00020513897,0.0005166091,0.00000430569,0.0002633023,0.000021859421],"genre_scores_gemma":[0.517685,0.0000030703957,0.48196453,0.00021598043,0.0000982555,0.000016119735,0.0000014447188,0.000012855076,0.0000027656456],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997334,0.000483034,0.00048539782,0.000751809,0.00052574644,0.0004200235],"domain_scores_gemma":[0.9971358,0.00060138025,0.00019493322,0.0015036647,0.0003146535,0.0002495335],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00055457285,0.00027190594,0.00031332963,0.00068677467,0.000158483,0.000071962204,0.0014132729,0.00015196795,0.0000018555113],"category_scores_gemma":[0.00023300922,0.00020916821,0.000059272465,0.0011644327,0.00011200899,0.00019521207,0.0010039586,0.00021460326,0.0000030512153],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052217776,0.00021215154,0.0027535951,0.00014849484,0.0000766923,0.000019869054,0.013248083,0.021909792,0.3642362,0.04249606,0.00080897904,0.55403787],"study_design_scores_gemma":[0.0016201697,0.0026034578,0.043816566,0.0047606193,0.000047938658,0.0007033573,0.0001365828,0.5046984,0.037873656,0.39734513,0.004001967,0.0023921996],"about_ca_topic_score_codex":0.000090448964,"about_ca_topic_score_gemma":0.000007982604,"teacher_disagreement_score":0.5516457,"about_ca_system_score_codex":0.000105401334,"about_ca_system_score_gemma":0.000118372714,"threshold_uncertainty_score":0.8529632},"labels":[],"label_agreement":null},{"id":"W2349300438","doi":"","title":"A New Graphical User Interface Solution NUWA for EFI/TIANO","year":2007,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Firmware; Computer science; Extensibility; Operating system; Booting; Interface (matter); Graphical user interface; Embedded system; User Friendly; Shell (structure); User interface; Range (aeronautics)","score_opus":0.013251311350664657,"score_gpt":0.289663802705707,"score_spread":0.27641249135504237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2349300438","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00016259293,0.00016129382,0.995119,0.0010339309,0.00006317669,0.0019113383,0.000004865662,0.0010262877,0.00051751523],"genre_scores_gemma":[0.039250135,0.000003738282,0.958835,0.0004465154,0.00034135577,0.00049100886,0.000009305102,0.000025817271,0.00059710286],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981813,0.000033787364,0.0004823053,0.0006549563,0.00017758411,0.00047009293],"domain_scores_gemma":[0.99848974,0.0001934203,0.0001490007,0.0007986489,0.00017041672,0.00019877702],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00057059637,0.0002159241,0.00021340697,0.00025604136,0.00020613491,0.00019651884,0.0014120478,0.00016873192,0.0000045483494],"category_scores_gemma":[0.00000146092,0.00022455829,0.00015623994,0.0006427543,0.00003997964,0.0003260567,0.00028607633,0.00016947501,0.0001021571],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013300863,0.00016937013,0.000121655044,0.000057642184,0.000047887603,0.0000016702776,0.00065738894,0.000014144494,0.13594799,0.3150376,0.140579,0.40735236],"study_design_scores_gemma":[0.00042531095,0.00008629632,0.00035581656,0.000033727312,0.000011359476,0.00006277668,0.000007413643,0.0036677653,0.10014019,0.023231555,0.87161356,0.0003642311],"about_ca_topic_score_codex":0.000045999866,"about_ca_topic_score_gemma":0.00002798193,"teacher_disagreement_score":0.7310346,"about_ca_system_score_codex":0.000107455824,"about_ca_system_score_gemma":0.00008104004,"threshold_uncertainty_score":0.91572213},"labels":[],"label_agreement":null},{"id":"W2349439376","doi":"","title":"On Chip SDRAM Controller Design and Integration","year":2005,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Embedded system; Field-programmable gate array; Interface (matter); CAS latency; Computer architecture; System on a chip; Controller (irrigation); Chip; Computer hardware; Memory controller; Operating system","score_opus":0.014333343718726499,"score_gpt":0.25236883653127207,"score_spread":0.23803549281254557,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2349439376","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00032052334,0.00011760265,0.99548066,0.0011469134,0.0000098660885,0.0014257864,0.0000012059571,0.0006005636,0.0008968634],"genre_scores_gemma":[0.23969375,0.000007792348,0.75814116,0.001104807,0.00011821416,0.0007719747,0.0000023687865,0.000011311349,0.00014863507],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99883837,0.00010394274,0.0002706726,0.0004602345,0.00013006009,0.00019674093],"domain_scores_gemma":[0.999094,0.00021746197,0.000094155555,0.00043464985,0.00007767513,0.00008206257],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003091087,0.00016807091,0.00016499688,0.00015390263,0.00016012754,0.00023356546,0.00060127256,0.00006630017,0.0000032165165],"category_scores_gemma":[0.000001240782,0.00015205608,0.00003750119,0.00023615912,0.00003607125,0.00028933954,0.000107288615,0.00014150265,0.00017729183],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000061139162,0.00013713095,0.0000043339755,0.0000055610526,0.000013319966,4.5846272e-7,0.00033549877,0.0002555732,0.031981807,0.29988667,0.011089093,0.65628445],"study_design_scores_gemma":[0.0016055112,0.00056787505,0.00040731268,0.00009065056,0.000018876195,0.00013408129,0.000010350412,0.47596303,0.13002163,0.087887205,0.302422,0.00087150675],"about_ca_topic_score_codex":0.000005442588,"about_ca_topic_score_gemma":0.0000016875701,"teacher_disagreement_score":0.6554129,"about_ca_system_score_codex":0.00006482182,"about_ca_system_score_gemma":0.000023857532,"threshold_uncertainty_score":0.62006664},"labels":[],"label_agreement":null},{"id":"W2356200753","doi":"","title":"A Retiming Algorithm Based on Classifying Paths","year":2006,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Retiming; Computer science; Algorithm; Electronic circuit; Parallel computing","score_opus":0.00980706084971662,"score_gpt":0.23533323003120912,"score_spread":0.22552616918149251,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2356200753","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00004306988,0.000047777357,0.9912425,0.00053847523,0.0000258325,0.0008117789,0.0000061499754,0.0012660667,0.006018295],"genre_scores_gemma":[0.031916037,9.118114e-7,0.9659363,0.0008326863,0.00025939164,0.00083780364,0.000017523695,0.000024564353,0.00017477777],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983163,0.00007813181,0.00037474625,0.00064644916,0.0002506315,0.00033374867],"domain_scores_gemma":[0.9985952,0.0001428592,0.00014515029,0.000944901,0.000102040874,0.00006987834],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026523517,0.00021294976,0.00018713532,0.00024634195,0.00025004966,0.00026888776,0.0011325737,0.0001070034,0.0000042309093],"category_scores_gemma":[4.448787e-7,0.00021839277,0.0001035567,0.0005917298,0.000037110298,0.0001932233,0.00016003843,0.00018872689,0.00015522135],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013435134,0.0003363969,0.00012703876,0.000039491595,0.000009553196,0.000015057994,0.00011965146,0.00075650465,0.019917069,0.07986394,0.027720917,0.87109303],"study_design_scores_gemma":[0.00030259122,0.000061498606,0.00035709792,0.00007578263,0.0000062169897,0.00003151247,0.0000039139277,0.609126,0.030348234,0.0113134105,0.34791484,0.00045891682],"about_ca_topic_score_codex":0.000041556155,"about_ca_topic_score_gemma":0.0000020498385,"teacher_disagreement_score":0.87063414,"about_ca_system_score_codex":0.0001279625,"about_ca_system_score_gemma":0.00006196022,"threshold_uncertainty_score":0.8905799},"labels":[],"label_agreement":null},{"id":"W2374010982","doi":"","title":"Implementation of Softswith by Integrating PBX with IP-PBX","year":2006,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Compatibility (geochemistry); Computer science; Backward compatibility; Economic shortage; Coding (social sciences); Computer architecture; Embedded system; Computer network","score_opus":0.0032866484273503613,"score_gpt":0.23711473349534049,"score_spread":0.23382808506799013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2374010982","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0036925655,0.00009222146,0.99364686,0.0001840955,0.0000067641763,0.0011379711,0.000014941611,0.00039522038,0.00082935847],"genre_scores_gemma":[0.28083518,0.0000016086409,0.7179944,0.00009848546,0.00005517583,0.00087641063,0.000037093585,0.000015934269,0.00008572787],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986473,0.000048314174,0.00044817454,0.00042356557,0.00020354874,0.00022911053],"domain_scores_gemma":[0.9988884,0.00005943407,0.0002947064,0.00053380785,0.00018154879,0.000042132524],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018289304,0.00017491491,0.00019498159,0.00012790727,0.000117524054,0.000117357566,0.00079482247,0.000053275333,0.0000054991306],"category_scores_gemma":[1.4925558e-7,0.00015157509,0.000047317608,0.00054044713,0.0000496103,0.00030915232,0.00012424913,0.000102007674,0.0000145700715],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003998498,0.00031141742,0.0073056356,0.000117071795,0.000060655617,0.0000021876153,0.000993998,0.000053736716,0.3191364,0.20325303,0.06320836,0.40555352],"study_design_scores_gemma":[0.0008283305,0.0002592793,0.002942302,0.00009285966,0.000026436219,0.0000813102,0.00019980161,0.0032015822,0.8021812,0.009276513,0.18024462,0.0006657942],"about_ca_topic_score_codex":0.00063600106,"about_ca_topic_score_gemma":0.0001184491,"teacher_disagreement_score":0.48304477,"about_ca_system_score_codex":0.00006573603,"about_ca_system_score_gemma":0.00006935073,"threshold_uncertainty_score":0.6181053},"labels":[],"label_agreement":null},{"id":"W2379889572","doi":"","title":"Hardware/Software Partitioning in embedded system design","year":2005,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Software; Integer programming; Parallel computing; Genetic algorithm; Genetic programming; Algorithm; Programming language; Artificial intelligence; Machine learning","score_opus":0.01813384465615516,"score_gpt":0.2512869222871644,"score_spread":0.23315307763100926,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2379889572","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0001947078,0.00021558948,0.9950926,0.00032196566,0.000024014635,0.0014617498,0.0000038215103,0.0019402729,0.0007453315],"genre_scores_gemma":[0.11284562,0.0000039153792,0.8844822,0.00028791884,0.00019435682,0.0020320478,0.0000079891115,0.00002438106,0.00012155663],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99787354,0.00018558078,0.00059917156,0.0006878794,0.00022247485,0.00043132162],"domain_scores_gemma":[0.9984989,0.00016577341,0.00016582919,0.00092275534,0.0001290929,0.0001176041],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005564854,0.0002363539,0.00027791984,0.00031561908,0.00019188857,0.0002791321,0.001407328,0.00012640594,0.0000058038077],"category_scores_gemma":[0.0000017503938,0.00025718656,0.000083176026,0.0008125673,0.00003377849,0.00061292294,0.00026411508,0.00020899673,0.00048486394],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009344528,0.0005898948,0.001050276,0.0003137227,0.00006795252,0.00004015105,0.0047538187,0.0130674,0.021559032,0.23690738,0.037654072,0.68398696],"study_design_scores_gemma":[0.0015834401,0.00013579814,0.0013915901,0.000705093,0.00002697146,0.00057466765,0.0001605544,0.29060838,0.12839071,0.0071104593,0.5673717,0.0019406355],"about_ca_topic_score_codex":0.000019799645,"about_ca_topic_score_gemma":0.0000111230975,"teacher_disagreement_score":0.6820463,"about_ca_system_score_codex":0.00035659995,"about_ca_system_score_gemma":0.00008981972,"threshold_uncertainty_score":0.999988},"labels":[],"label_agreement":null},{"id":"W2385205813","doi":"","title":"The Implementation Strategy of a Dynamic Session Facade Pattern in EJB Design","year":2006,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Facade; Session (web analytics); Simulation; World Wide Web; Civil engineering","score_opus":0.01177942946034855,"score_gpt":0.29867753406799624,"score_spread":0.2868981046076477,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2385205813","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0039859563,0.00015323797,0.99405307,0.00027376664,0.000009900462,0.0012661356,0.0000050434396,0.00015176863,0.00010110939],"genre_scores_gemma":[0.7444583,0.000013025099,0.2546626,0.000042094962,0.000025218134,0.0007380291,0.000012812604,0.000010608765,0.000037290567],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985733,0.00016851144,0.0005251329,0.00033090153,0.0001648316,0.00023732835],"domain_scores_gemma":[0.99903625,0.00015896294,0.00022092082,0.0004814886,0.00007702024,0.000025339434],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004355189,0.00013243136,0.00013724562,0.00013337945,0.00013202478,0.00011616309,0.00094674324,0.00006479382,0.0000018411171],"category_scores_gemma":[2.0562211e-7,0.00010700654,0.000046261033,0.00046795633,0.000037608468,0.0002020775,0.0001491091,0.0001175777,0.000013350638],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013133402,0.000086087064,0.00054693973,0.000022655495,0.0000069381604,0.0000011827,0.0002767523,0.00028840432,0.086182654,0.012985638,0.0018617538,0.89773965],"study_design_scores_gemma":[0.002203161,0.0002715945,0.10713804,0.00023213417,0.000027700813,0.00010913927,0.0004262495,0.24141915,0.43042994,0.16552529,0.050808907,0.0014087013],"about_ca_topic_score_codex":0.0003343707,"about_ca_topic_score_gemma":0.00017745399,"teacher_disagreement_score":0.89633095,"about_ca_system_score_codex":0.000095949224,"about_ca_system_score_gemma":0.00006259672,"threshold_uncertainty_score":0.43636},"labels":[],"label_agreement":null},{"id":"W2388203990","doi":"","title":"Resource Estimation for Applications Based on a TTA-like Architecture","year":2008,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Architecture; Resource (disambiguation); Design space exploration; Estimation; Systems architecture; Global Positioning System; Computer architecture; Distributed computing; Embedded system; Real-time computing; Systems engineering; Operating system","score_opus":0.015513125558986943,"score_gpt":0.25383150681872513,"score_spread":0.2383183812597382,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2388203990","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00003581343,0.000048580496,0.99176854,0.001371233,0.0000130534045,0.0041324366,0.000028262984,0.0012667173,0.0013353395],"genre_scores_gemma":[0.02022476,0.0000017123791,0.9638583,0.0020940115,0.00018917846,0.01320777,0.00009895597,0.000036962465,0.00028836922],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9980743,0.0000731939,0.00042332,0.00079653924,0.00028677873,0.0003458976],"domain_scores_gemma":[0.99775803,0.0003558723,0.0001958923,0.001378161,0.00017969559,0.00013233528],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002617096,0.00026502696,0.00023929078,0.00032876994,0.0005919582,0.00011600588,0.0014451378,0.00015171245,0.0000025809866],"category_scores_gemma":[0.0000018202177,0.00026875315,0.00016087826,0.00072062603,0.00008184511,0.00014337355,0.00012468506,0.00021646408,0.00010565043],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024196273,0.0008733008,0.00006183055,0.00022134621,0.00005074096,0.000004164003,0.0011297958,0.028088575,0.010028112,0.12818491,0.10541052,0.72592247],"study_design_scores_gemma":[0.00033865255,0.0000854174,0.00007191827,0.000024099983,0.000008111135,0.000057021913,0.0000026038633,0.18190996,0.005758398,0.0070086457,0.8044296,0.0003056021],"about_ca_topic_score_codex":0.000006156731,"about_ca_topic_score_gemma":0.0000014761563,"teacher_disagreement_score":0.7256169,"about_ca_system_score_codex":0.00011059488,"about_ca_system_score_gemma":0.00012312848,"threshold_uncertainty_score":0.99997646},"labels":[],"label_agreement":null},{"id":"W2392251933","doi":"","title":"Parsing of the Check and Rectification Principle of Hamming Code","year":2007,"lang":"en","type":"article","venue":"Microcomputer applications","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Rectification; Hamming code; Code (set theory); Parsing; Arithmetic; Carry (investment); Hamming distance; Transfer (computing); Algorithm; Theoretical computer science; Artificial intelligence; Programming language; Mathematics; Parallel computing; Electrical engineering","score_opus":0.014058512539914466,"score_gpt":0.2763178494608267,"score_spread":0.26225933692091224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2392251933","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.034286167,0.000109656736,0.9644062,0.00013805027,0.000015445297,0.0005991621,0.0000020238274,0.000085777916,0.0003575203],"genre_scores_gemma":[0.5298386,0.0000030917938,0.4700382,0.00002889749,0.000020103133,0.00003490976,6.334322e-7,0.0000048073507,0.000030725907],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990936,0.000037242207,0.0003834696,0.00023879287,0.00012295337,0.00012397037],"domain_scores_gemma":[0.9988346,0.00010523313,0.0002794732,0.00062115863,0.0001292106,0.000030308276],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00060359365,0.00007695225,0.0001244258,0.00008400456,0.00009607702,0.000025072357,0.00065410224,0.000052306164,3.5969757e-7],"category_scores_gemma":[0.0000019113672,0.00006490163,0.000041329193,0.0004438783,0.00007803725,0.000110161614,0.0002260258,0.000076442244,0.0000013394222],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015771664,0.000075556265,0.002370601,0.00008539461,0.000013345596,1.2427603e-7,0.0012982887,0.000013301313,0.74451643,0.09234998,0.00022320724,0.1590522],"study_design_scores_gemma":[0.00009164766,0.000015057942,0.01376295,0.00006156404,0.000006466025,0.000024097553,0.000020103116,0.0016001645,0.9314849,0.00251914,0.050311673,0.00010226827],"about_ca_topic_score_codex":0.000016525073,"about_ca_topic_score_gemma":0.000008330465,"teacher_disagreement_score":0.49555248,"about_ca_system_score_codex":0.00003234355,"about_ca_system_score_gemma":0.00003165641,"threshold_uncertainty_score":0.26466116},"labels":[],"label_agreement":null},{"id":"W2416320301","doi":"10.71781/10860","title":"SCIL processor : a common intermediate language processor for embedded systems","year":2008,"lang":"en","type":"dissertation","venue":"Library and Archives Canada (Government of Canada)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Computer architecture; Embedded system; Parallel computing; Programming language; Operating system","score_opus":0.00473169334499494,"score_gpt":0.18304543774744994,"score_spread":0.178313744402455,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2416320301","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18186292,0.01586799,0.040582605,0.0035849446,0.0062557585,0.012263451,0.0026465275,0.0010660156,0.73586977],"genre_scores_gemma":[0.9569122,0.00021197899,0.0047660223,0.0005171952,0.00011007088,0.0004448371,0.00013817284,0.00007346801,0.03682604],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9962821,0.00013811186,0.0006372501,0.00056662253,0.0019530632,0.00042285264],"domain_scores_gemma":[0.99815816,0.0004140288,0.00070145493,0.00047925537,0.0000044773287,0.00024265569],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0000454788,0.00040845003,0.00065502315,0.000080488724,0.00019178112,0.00011852906,0.0011292663,0.00010413847,0.0000016691747],"category_scores_gemma":[0.0000151908425,0.00038959124,0.00006141394,0.00015573528,0.00004330735,0.00075464346,0.00013511676,0.00025543614,3.0614897e-9],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0038350723,0.0005168127,0.0029784031,0.05823978,0.0013929008,0.0016542872,0.036593,0.00021113116,0.12760845,0.6304385,0.053789206,0.08274246],"study_design_scores_gemma":[0.0021417337,0.00091394177,0.004396388,0.0077589783,0.0001441207,0.00015224829,0.03125984,0.06298119,0.8549067,0.004821231,0.027243035,0.003280623],"about_ca_topic_score_codex":0.0023402234,"about_ca_topic_score_gemma":0.0370897,"teacher_disagreement_score":0.77504927,"about_ca_system_score_codex":0.000019624376,"about_ca_system_score_gemma":0.0045922776,"threshold_uncertainty_score":0.9998556},"labels":[],"label_agreement":null},{"id":"W2465498697","doi":"10.14288/1.0051611","title":"A tool for formal verification of DSP assembly language programs","year":2009,"lang":"en","type":"article","venue":"cIRcle (University of British Columbia)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Programming language; Computer science; Assembly language; Software engineering; Software","score_opus":0.0107443462755323,"score_gpt":0.20455543821263014,"score_spread":0.19381109193709783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2465498697","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.64610815,0.00004896567,0.35258168,0.000040672938,0.00003340285,0.0004926772,0.00001588225,0.00017128713,0.0005072894],"genre_scores_gemma":[0.9394372,0.000005977937,0.060307775,0.000019544235,0.00001297236,0.0000019948518,0.000009074175,0.000004596175,0.00020085968],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99912167,0.00004037878,0.00015231365,0.00026959207,0.00020839863,0.00020764176],"domain_scores_gemma":[0.99908197,0.000028129274,0.00020242837,0.00042050902,0.00022078038,0.000046154157],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035951627,0.000035248242,0.00020478104,0.0000464932,0.00009423975,0.000085212785,0.00071549485,0.00008991015,0.0000022493723],"category_scores_gemma":[0.000022152823,0.000119715565,0.00011654153,0.0002780897,0.00005621855,0.00063973933,0.00006686816,0.000054223732,0.0000022037734],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005440623,0.00012470936,0.00041867176,0.000073441646,0.00001092982,0.000014646204,0.0005910208,9.725895e-7,0.00869759,0.00022643991,0.0009640871,0.98887205],"study_design_scores_gemma":[0.0012368938,0.0010644749,0.98608637,0.00033125305,0.000027710761,0.00007594451,0.0008689229,0.00687407,0.0006222086,0.0021124375,0.00034028245,0.00035943178],"about_ca_topic_score_codex":0.0059014354,"about_ca_topic_score_gemma":0.0054108473,"teacher_disagreement_score":0.98851264,"about_ca_system_score_codex":0.00004421782,"about_ca_system_score_gemma":0.000059335143,"threshold_uncertainty_score":0.8921244},"labels":[],"label_agreement":null},{"id":"W2469609405","doi":"10.4271/2016-01-2044","title":"Practical Uses of Formal Methods in Development of Airborne Software","year":2016,"lang":"en","type":"article","venue":"SAE technical papers on CD-ROM/SAE technical paper series","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Critical Systems Labs","funders":"","keywords":"Computer science; Formal methods; Software engineering; Software development; Development (topology); Software; Programming language; Systems engineering; Engineering; Mathematics","score_opus":0.04064354248234357,"score_gpt":0.34338113927244324,"score_spread":0.30273759679009965,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2469609405","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5926228,0.0020061203,0.26005438,0.03395424,0.0023141443,0.014830671,0.00027511385,0.028673137,0.06526939],"genre_scores_gemma":[0.5370749,0.000060438306,0.46230415,0.00021877467,0.00002302121,0.00021485476,0.000001894813,0.00004628329,0.0000556441],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.9926499,0.0007596535,0.0026901087,0.0013686774,0.0013605659,0.0011710761],"domain_scores_gemma":[0.9933512,0.002745882,0.0008246301,0.0024094821,0.00032177335,0.0003469848],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0038319826,0.0007676454,0.0015278478,0.00059534545,0.00016263258,0.000056750992,0.0026160362,0.00096275157,0.00013181602],"category_scores_gemma":[0.0034879432,0.0005468553,0.00042862035,0.0014407224,0.0010820907,0.0018670831,0.0015807508,0.0008621362,0.000033398872],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017193673,0.0005169586,0.00038564304,0.00011512911,0.000038117265,0.00003573757,0.00011823442,7.861644e-7,0.8888638,0.061943594,0.0006903913,0.047119662],"study_design_scores_gemma":[0.00086698687,0.0013194858,0.93718994,0.0010787245,0.000028367791,0.00014167989,0.00005236697,1.3504297e-7,0.037142064,0.0078047137,0.013570356,0.0008051565],"about_ca_topic_score_codex":0.00002510797,"about_ca_topic_score_gemma":0.009090974,"teacher_disagreement_score":0.9368043,"about_ca_system_score_codex":0.00046128768,"about_ca_system_score_gemma":0.0005842255,"threshold_uncertainty_score":0.9996983},"labels":[],"label_agreement":null},{"id":"W2477505821","doi":"10.1017/cbo9781107478732.008","title":"Cross-layer design for device-to-device communication","year":2015,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Computer science; Layer (electronics); Flexibility (engineering); Modular design; Protocol (science); Computer network; Communications protocol; Distributed computing; Application layer; OSI model; Transmission (telecommunications); Wireless; Computer architecture; Telecommunications; Operating system; Nanotechnology","score_opus":0.12688734802607426,"score_gpt":0.29717483591689847,"score_spread":0.1702874878908242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2477505821","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000033413658,0.0002247644,0.48018518,0.000024538918,0.000120833945,0.0014851996,0.000061569845,0.00053523114,0.5173593],"genre_scores_gemma":[0.00082878105,0.000021994994,0.11690617,0.00018480059,0.000084197265,0.00002025612,0.000029856614,0.00007472053,0.8818492],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99753577,0.00020625487,0.0004073926,0.0009096649,0.00050006434,0.0004408488],"domain_scores_gemma":[0.9948256,0.0003898829,0.00048005217,0.002675964,0.0012601737,0.00036833226],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010217536,0.0005278868,0.0006069888,0.00036935857,0.0003393141,0.00031207388,0.004208043,0.00060798024,0.0000014129823],"category_scores_gemma":[0.000049788,0.00064234104,0.00023505236,0.000031563817,0.00015386479,0.00045214503,0.0015105619,0.00045104156,0.000052675838],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059856186,0.000009103038,6.2072655e-7,0.00009533759,0.000076980556,0.000031670857,0.00016510347,0.000030765772,0.00014272863,0.8566907,0.14104386,0.0016532394],"study_design_scores_gemma":[0.00052226003,0.00017175882,0.0000025164088,0.00035018686,0.00008092744,0.000019770876,0.000009584672,0.0019489753,0.002729701,0.00040484066,0.9930132,0.0007462547],"about_ca_topic_score_codex":0.00014549286,"about_ca_topic_score_gemma":0.000004069,"teacher_disagreement_score":0.85628587,"about_ca_system_score_codex":0.00064496027,"about_ca_system_score_gemma":0.00037426915,"threshold_uncertainty_score":0.9996028},"labels":[],"label_agreement":null},{"id":"W2479965232","doi":"10.1142/9789812772831_0001","title":"Temporal Specifications of Component Based Systems with Polymorphic Dynamic Reconfiguration","year":2006,"lang":"en","type":"book-chapter","venue":"Series on component-based software development","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Control reconfiguration; Component (thermodynamics); Computer science; Embedded system; Physics","score_opus":0.028154243862057837,"score_gpt":0.2128491059178414,"score_spread":0.18469486205578356,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2479965232","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0004057389,0.00042644105,0.9839892,0.00045600976,0.00081918173,0.0027373335,0.00023337801,0.0017526756,0.009180071],"genre_scores_gemma":[0.3674577,0.000026671161,0.571663,0.00035914924,0.00016161788,0.0010947789,0.0060963035,0.0004743456,0.052666407],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9939763,0.00022300606,0.0020206894,0.0014256411,0.0017463623,0.00060797774],"domain_scores_gemma":[0.9944487,0.000365055,0.001980271,0.0022066913,0.0007624331,0.00023680064],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00067218265,0.0011526741,0.0013342267,0.0011673889,0.00039552408,0.00027822913,0.0016514937,0.0005397006,0.000052820375],"category_scores_gemma":[0.00001861549,0.0011021877,0.0002477695,0.0002687816,0.00029297327,0.0003443401,0.00012893471,0.0005913348,0.000105149404],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0062167393,0.008059135,0.003958868,0.021036126,0.005059039,0.0033233224,0.0037032135,0.08049405,0.025819285,0.69747716,0.07289064,0.071962394],"study_design_scores_gemma":[0.010763159,0.007723831,0.009073897,0.04412154,0.00054049207,0.00056420406,0.00021475984,0.05188944,0.13108103,0.0048251604,0.72055376,0.018648712],"about_ca_topic_score_codex":0.00015635458,"about_ca_topic_score_gemma":0.0001487409,"teacher_disagreement_score":0.69265205,"about_ca_system_score_codex":0.0012454952,"about_ca_system_score_gemma":0.0017910955,"threshold_uncertainty_score":0.9991428},"labels":[],"label_agreement":null},{"id":"W2488129218","doi":"10.1016/b978-0-12-374364-0.50012-6","title":"Electronic system-level design and high-level synthesis","year":2009,"lang":"en","type":"book-chapter","venue":"Elsevier eBooks","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"High-level synthesis; Abstraction; Computer science; Design space exploration; High-level design; Design flow; Electronic system-level design and verification; Computer architecture; Electronic design automation; Context (archaeology); Key (lock); Abstraction layer; Register-transfer level; Programming language; Logic synthesis; Embedded system; Engineering; Software; Iterative design; Logic gate; Field-programmable gate array; Compatibility (geochemistry); Algorithm; Operating system","score_opus":0.03268958678788916,"score_gpt":0.23181373545235004,"score_spread":0.19912414866446088,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2488129218","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000010703328,0.0023965323,0.323119,0.000063670275,0.00021998001,0.0014967584,0.000022398523,0.0011204061,0.67156017],"genre_scores_gemma":[0.0058866283,0.00016790253,0.15326771,0.00021952897,0.00025534432,0.00025791454,0.0000033005158,0.00015522902,0.8397864],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9955272,0.0003104607,0.0009813036,0.0014425749,0.0008212797,0.0009171559],"domain_scores_gemma":[0.99625355,0.0005142245,0.0006701542,0.002076847,0.0002154482,0.00026979778],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0016535477,0.0009917943,0.0013352553,0.0005368025,0.00024122538,0.0003574099,0.0020418905,0.0008577563,0.000013899717],"category_scores_gemma":[0.00004308364,0.00094710477,0.00026877012,0.00004796046,0.00013648384,0.00022991322,0.0003946433,0.0008338995,0.00017986247],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005994945,0.000004885433,1.1319683e-7,0.00015149514,0.00009041428,0.00007178344,0.0000750017,7.175143e-7,0.00011482502,0.2961818,0.0003406953,0.7029623],"study_design_scores_gemma":[0.0006266909,0.0009098528,0.000021239839,0.007258175,0.000487244,0.0014550082,0.000011233884,0.001920055,0.009384134,0.2882797,0.6855366,0.0041100285],"about_ca_topic_score_codex":0.000003872073,"about_ca_topic_score_gemma":0.000008314959,"teacher_disagreement_score":0.69885224,"about_ca_system_score_codex":0.00066841336,"about_ca_system_score_gemma":0.00051571743,"threshold_uncertainty_score":0.999298},"labels":[],"label_agreement":null},{"id":"W2506885233","doi":"10.1109/aiccsa.2015.7507197","title":"Area and delay aware approaches for realizing multi-operand addition on FPGAs using two-operand adders","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Operand; Adder; Field-programmable gate array; Computer science; Parallel computing; Focus (optics); Arithmetic; Computer hardware; Mathematics; Telecommunications","score_opus":0.33456161597897177,"score_gpt":0.3370770347510256,"score_spread":0.0025154187720538013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2506885233","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01147656,0.000136796,0.9844233,0.0001314631,0.000104822626,0.00086345134,0.000015860622,0.0004287819,0.0024189854],"genre_scores_gemma":[0.6942839,0.0000043481255,0.30516833,0.00019988087,0.00006567627,0.000097709846,0.000014679514,0.000021065145,0.00014439887],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99845636,0.00014010549,0.00029041286,0.0005535667,0.0002508552,0.00030869414],"domain_scores_gemma":[0.9989753,0.00014941175,0.000098064294,0.00045456647,0.00014249074,0.00018019484],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00080226763,0.0002249803,0.00026354118,0.00015990579,0.00017801388,0.00028113462,0.00034685127,0.000109426706,0.0000040822765],"category_scores_gemma":[0.0000690741,0.00018528354,0.00005558204,0.00016012047,0.00005159618,0.00070747134,0.000100889614,0.000104458646,0.0000034556215],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001210193,0.0019041718,0.0037053,0.0013599993,0.000876625,0.00028165075,0.05346797,0.056853,0.038210973,0.29366985,0.18499373,0.36346653],"study_design_scores_gemma":[0.0018950511,0.00026212077,0.000013484032,0.00015178381,0.000014949734,0.000087149856,0.0006965753,0.98109245,0.013233998,0.0012102618,0.0009652756,0.00037687185],"about_ca_topic_score_codex":0.00022950492,"about_ca_topic_score_gemma":0.000096446296,"teacher_disagreement_score":0.92423946,"about_ca_system_score_codex":0.00010054505,"about_ca_system_score_gemma":0.00008117005,"threshold_uncertainty_score":0.75556433},"labels":[],"label_agreement":null},{"id":"W2517059235","doi":"10.1186/s40064-016-3162-9","title":"Chrestenson transform FPGA embedded factorizations","year":2016,"lang":"en","type":"article","venue":"SpringerPlus","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Hadamard transform; Computer science; Factorization; Integer (computer science); Discrete Fourier transform (general); Discrete Hartley transform; Arithmetic; Matrix multiplication; Parallel computing; Algorithm; Fractional Fourier transform; Discrete mathematics; Mathematics; Fourier transform; Mathematical analysis","score_opus":0.01624943416889525,"score_gpt":0.2463178281006752,"score_spread":0.23006839393177997,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2517059235","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037860773,0.000079474674,0.97940576,0.0011763659,0.0006540218,0.00033200224,0.0000042163374,0.001357764,0.013204326],"genre_scores_gemma":[0.97446984,0.00003036609,0.023205027,0.00009225718,0.00016523522,0.00006176281,5.1703626e-7,0.000023267767,0.0019517527],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984876,0.00006007306,0.00030617832,0.00043104248,0.00032748468,0.0003876095],"domain_scores_gemma":[0.9986644,0.000102687416,0.000088369416,0.000903762,0.000104506755,0.0001363184],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025772312,0.00018357989,0.00020106602,0.00016855131,0.00010999483,0.00010474242,0.0009819508,0.00011073047,0.00003191036],"category_scores_gemma":[0.0000625927,0.00012790722,0.00009772305,0.0003425704,0.000043258686,0.0007106531,0.00010980144,0.00008688874,0.0002502627],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001226319,0.00011517242,0.0012066318,0.00006176564,0.00006540666,0.00006686967,0.0026773317,0.0000068259633,0.21293002,0.30274957,0.005471078,0.47463706],"study_design_scores_gemma":[0.0013934152,0.00035666092,0.0052230135,0.00042059322,0.000020342764,0.00009242449,0.00004454784,0.0015325748,0.84992445,0.042645738,0.097046845,0.0012993863],"about_ca_topic_score_codex":0.00002126781,"about_ca_topic_score_gemma":0.00001377535,"teacher_disagreement_score":0.97068375,"about_ca_system_score_codex":0.000142873,"about_ca_system_score_gemma":0.0000852855,"threshold_uncertainty_score":0.52159053},"labels":[],"label_agreement":null},{"id":"W2524806454","doi":"10.1109/fpl.2016.7577371","title":"Quantifying observability for in-system debug of high-level synthesis circuits","year":2016,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Observability; Debugging; Computer science; Metric (unit); High-level synthesis; Variable (mathematics); Embedded system; Electronic circuit; Computer engineering; Field-programmable gate array; Programming language; Engineering","score_opus":0.1568055473325858,"score_gpt":0.3010054580857761,"score_spread":0.1441999107531903,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2524806454","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07824559,0.000024386245,0.9195171,0.00025730892,0.0001821995,0.00059757417,0.000012725377,0.00045983653,0.00070327136],"genre_scores_gemma":[0.8668331,0.0000016648683,0.13280219,0.000017287282,0.000018736944,0.00021932431,1.2608372e-7,0.000011730094,0.000095841984],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981084,0.00019799726,0.00063537597,0.0004920791,0.0002561572,0.0003100018],"domain_scores_gemma":[0.99673766,0.0017759843,0.00020101294,0.0010240976,0.00020127835,0.00005993955],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016826323,0.00015172604,0.00041136311,0.00015749721,0.000037229867,0.000031591346,0.0010804059,0.00011635466,0.000005183115],"category_scores_gemma":[0.00049390836,0.00010090683,0.000104330175,0.00030324698,0.000039323822,0.00048032613,0.0001443087,0.000037720056,0.000011378287],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010073823,0.00009789826,0.024433715,0.0007601498,0.000025760764,0.0000048067645,0.00028791567,0.0000017461085,0.1337716,0.72657394,0.00049774506,0.11353463],"study_design_scores_gemma":[0.0004471029,0.0000999094,0.031668033,0.0009604824,0.0000074451773,0.0000124679555,0.00006692724,0.0027481539,0.9561815,0.0073406524,0.000114169154,0.00035312588],"about_ca_topic_score_codex":0.00036952054,"about_ca_topic_score_gemma":0.00018303329,"teacher_disagreement_score":0.8224099,"about_ca_system_score_codex":0.00018783519,"about_ca_system_score_gemma":0.00008459277,"threshold_uncertainty_score":0.4114861},"labels":[],"label_agreement":null},{"id":"W2526252987","doi":"10.1080/10798587.2016.1152762","title":"Networks based computing and automation","year":2016,"lang":"en","type":"article","venue":"Intelligent Automation & Soft Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Automation","score_opus":0.020038388268450124,"score_gpt":0.27424137882998845,"score_spread":0.25420299056153833,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2526252987","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020018023,0.00014148185,0.97413105,0.00065290707,0.00051695167,0.00043673613,8.3849994e-7,0.0037787005,0.00032333218],"genre_scores_gemma":[0.82185906,0.0000045691104,0.1776411,0.00028036826,0.00015172947,0.0000064790884,0.000002793403,0.000022943357,0.000030972602],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972853,0.00032874732,0.0008451289,0.0006325365,0.00044031057,0.00046795467],"domain_scores_gemma":[0.99733305,0.0011710338,0.00052554987,0.00058477424,0.00024905484,0.00013651446],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001535035,0.00029091316,0.00030684666,0.00031054392,0.0003107819,0.0003894712,0.00069874397,0.00015787838,0.000011804575],"category_scores_gemma":[0.00024209534,0.00023551997,0.00009107883,0.0004986195,0.000070735594,0.0006647475,0.0003385072,0.0001499055,0.00006216135],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000034583636,0.000045824247,0.0028367485,0.00006373363,0.000025739526,0.000008812837,0.0008858696,0.011091482,0.0030462919,0.02587841,0.00087089307,0.95524275],"study_design_scores_gemma":[0.00020041507,0.000060319013,0.0025729912,0.00051322154,0.0000057021884,0.000030718522,0.000016394155,0.9840466,0.010169317,0.0015203797,0.0005479467,0.0003159875],"about_ca_topic_score_codex":0.000014363025,"about_ca_topic_score_gemma":0.0000026544783,"teacher_disagreement_score":0.9729551,"about_ca_system_score_codex":0.00019706893,"about_ca_system_score_gemma":0.00006819697,"threshold_uncertainty_score":0.9604226},"labels":[],"label_agreement":null},{"id":"W2532917096","doi":"10.1109/icm.2009.5418618","title":"A novel framework of Optimizing modular computing architecture for multi objective VLSI designs","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Very-large-scale integration; Computer science; Application-specific integrated circuit; Modular design; Computer architecture; Electronic design automation; Embedded system; Floorplan; Computer engineering; Distributed computing","score_opus":0.05469676730474518,"score_gpt":0.31705555046209377,"score_spread":0.2623587831573486,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2532917096","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00085373165,0.00009290488,0.9967048,0.00016414211,0.000099184734,0.00093809434,0.0000031985803,0.0006461479,0.0004977617],"genre_scores_gemma":[0.42311704,5.3543243e-7,0.57655853,0.00023602521,0.000038792772,0.000011124364,4.696288e-7,0.000009619317,0.00002789128],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983112,0.00008018137,0.00043505034,0.00052186224,0.0002577187,0.00039396167],"domain_scores_gemma":[0.99833184,0.00043216755,0.00023745037,0.0006827348,0.00023146038,0.00008433624],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000615148,0.00022829708,0.00038603385,0.00020743719,0.00011809562,0.00006335234,0.0010195695,0.00018723574,0.0000011947343],"category_scores_gemma":[0.00021240211,0.00020362818,0.00017104023,0.00041847443,0.00003744102,0.00021453554,0.00012750404,0.00024619,0.0000012631541],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037618513,0.00049539167,0.00009999854,0.00012899106,0.000103514154,0.000009080388,0.011369271,0.036725104,0.47260687,0.41348764,0.00027658202,0.06465995],"study_design_scores_gemma":[0.00041823892,0.00045050128,0.00026196608,0.0002601829,0.000008686354,0.000034446104,0.00009101365,0.7554224,0.21681644,0.02587871,0.000028523795,0.00032889147],"about_ca_topic_score_codex":0.000031102918,"about_ca_topic_score_gemma":0.0000020892314,"teacher_disagreement_score":0.7186973,"about_ca_system_score_codex":0.00006256473,"about_ca_system_score_gemma":0.00006220216,"threshold_uncertainty_score":0.8303716},"labels":[],"label_agreement":null},{"id":"W2533368764","doi":"10.1109/icm.2006.373294","title":"Soft-Core Processors for Embedded Systems","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":118,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Computer science; Embedded system; Application-specific integrated circuit; Multi-core processor; Flexibility (engineering); Computer architecture; Field-programmable gate array; Software; Obsolescence; Core (optical fiber); Dataflow; Soft error; Operating system; Engineering","score_opus":0.028245659823395886,"score_gpt":0.27234070801148147,"score_spread":0.24409504818808558,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2533368764","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000703247,0.00017282214,0.9717713,0.00018270296,0.0002683969,0.0009705891,0.0000024483177,0.0018096595,0.024118815],"genre_scores_gemma":[0.79582137,0.000001038668,0.19373038,0.00019944165,0.00014609078,0.00057950034,0.0000048911143,0.000024149134,0.009493156],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99855196,0.000057020978,0.00036723306,0.00042599053,0.00026975604,0.0003280318],"domain_scores_gemma":[0.99881124,0.00018636187,0.00013824661,0.000595128,0.0002165814,0.000052419287],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008198281,0.00016803501,0.00022360194,0.00012019172,0.00008352392,0.0002831159,0.00089322746,0.000099124125,0.0000026637265],"category_scores_gemma":[0.000048306618,0.00013876807,0.00007853117,0.00029038856,0.000021008125,0.000517573,0.0000850205,0.000066970206,0.000031648564],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002805324,0.00004453869,0.0001283429,0.00014280685,0.000007089792,0.000003899034,0.00016459178,0.00016745333,0.0038001668,0.9398064,0.05468403,0.0010478608],"study_design_scores_gemma":[0.0009734914,0.00038885133,0.00016387184,0.0002366358,0.000016165015,0.00015330955,0.0001795255,0.72234607,0.05910811,0.16726501,0.047979467,0.0011894774],"about_ca_topic_score_codex":0.00018203282,"about_ca_topic_score_gemma":0.00002341806,"teacher_disagreement_score":0.7951181,"about_ca_system_score_codex":0.000050166764,"about_ca_system_score_gemma":0.00008592545,"threshold_uncertainty_score":0.56587976},"labels":[],"label_agreement":null},{"id":"W2534118850","doi":"10.1109/iwsoc.2006.348269","title":"A Hardware/Software Co-Design Approach for VLSI Circuit Partitioning","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"MicroBlaze; Computer science; Very-large-scale integration; Field-programmable gate array; Speedup; Software; Embedded system; Computer hardware; Electronic design automation; System on a chip; Physical design; Parallel computing; Computer architecture; Circuit design","score_opus":0.054173084495608585,"score_gpt":0.26818111590181914,"score_spread":0.21400803140621055,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2534118850","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000025477797,0.00007254907,0.9735591,0.000055429005,0.00006956638,0.001004357,0.0000046587575,0.002216139,0.022992764],"genre_scores_gemma":[0.15655668,7.7015983e-7,0.83962655,0.00019076421,0.00013418036,0.00066907617,0.000019667397,0.000023379871,0.0027789276],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99822795,0.0001272655,0.0003711956,0.0005497718,0.00030341427,0.0004204127],"domain_scores_gemma":[0.9987314,0.00024543016,0.00012330397,0.0006766335,0.00015208595,0.00007116193],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000812508,0.00019022622,0.00023899545,0.00013446923,0.00020684616,0.00033425144,0.0008439222,0.0001166664,0.000015575995],"category_scores_gemma":[0.00006060999,0.00017851272,0.000114043105,0.00028399003,0.000036517737,0.00056389987,0.00006558003,0.00009269445,0.000035298333],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008337725,0.00024053572,0.0009262392,0.0001659891,0.000034396235,0.000013335488,0.00039000274,0.0015415013,0.005944566,0.682117,0.29992366,0.00869446],"study_design_scores_gemma":[0.0017326991,0.0007505491,0.0006232616,0.00015855837,0.000038278027,0.00022416042,0.000106049854,0.33428168,0.30220556,0.3230538,0.034743976,0.002081439],"about_ca_topic_score_codex":0.00007543459,"about_ca_topic_score_gemma":0.0000022184706,"teacher_disagreement_score":0.35906318,"about_ca_system_score_codex":0.00008821129,"about_ca_system_score_gemma":0.0000785107,"threshold_uncertainty_score":0.72795373},"labels":[],"label_agreement":null},{"id":"W2534453537","doi":"10.1109/icm.2000.884832","title":"Design issues in field programmable gate arrays (FPGAs)","year":2000,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Programmable Array Logic; Programmable logic array; Macrocell array; Logic synthesis; Erasable programmable logic device; Computer science; Simple programmable logic device; Programmable logic device; Logic gate; Interconnection; Computer architecture; Complex programmable logic device; Logic family; Emphasis (telecommunications); Logic block; Field (mathematics); Embedded system; Telecommunications; Mathematics","score_opus":0.024012107036057224,"score_gpt":0.2763078221107043,"score_spread":0.2522957150746471,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2534453537","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011380308,0.0001592014,0.9545778,0.0011607665,0.000056829045,0.0005574073,7.7824154e-8,0.0010945183,0.041255392],"genre_scores_gemma":[0.20709749,0.000081368766,0.77337664,0.0007322151,0.00005021606,0.00017002139,4.179688e-7,0.000015518084,0.018476108],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984986,0.00018700326,0.00029968462,0.00039299089,0.00022628212,0.00039541456],"domain_scores_gemma":[0.99905807,0.00011649296,0.000038439455,0.00068315014,0.000033761255,0.0000700766],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006915175,0.00015065212,0.00020051321,0.000120135235,0.000045617617,0.00019899558,0.0009349299,0.00010160095,0.00039264382],"category_scores_gemma":[0.000020461914,0.00013115385,0.000040510145,0.00047885336,0.000016402722,0.00057525845,0.00005964533,0.00014137231,0.00047298663],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004788371,0.0003721401,0.00068973855,0.000073586096,0.000028654142,0.00031316947,0.0046254336,0.0021589757,0.005003921,0.056448963,0.0755689,0.8546686],"study_design_scores_gemma":[0.0008232232,0.0012422721,0.00012084088,0.00026491494,0.0000055823534,0.0001101901,0.000080747115,0.27987242,0.52858984,0.09379474,0.09390278,0.0011924019],"about_ca_topic_score_codex":0.00042222886,"about_ca_topic_score_gemma":0.000045293848,"teacher_disagreement_score":0.8534762,"about_ca_system_score_codex":0.000036394216,"about_ca_system_score_gemma":0.00003895936,"threshold_uncertainty_score":0.6079444},"labels":[],"label_agreement":null},{"id":"W2537489678","doi":"","title":"Hardware-assisted fast routing for runtime reconfigurable computing","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science; Reconfigurable computing; Control reconfiguration; MicroBlaze; Overhead (engineering); Routing (electronic design automation); Embedded system; Field-programmable gate array; Schedule; Software; Distributed computing; Parallel computing; Computer architecture; Operating system","score_opus":0.03060234875118876,"score_gpt":0.2728106714850936,"score_spread":0.24220832273390483,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2537489678","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017233625,0.000028886412,0.9566663,0.0005373468,0.00029536188,0.0005925358,0.0000017164808,0.0017908448,0.038363636],"genre_scores_gemma":[0.5720954,5.5686303e-7,0.42648548,0.00025247192,0.00006623786,0.000024628183,0.0000022139236,0.000015848134,0.0010571643],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99821633,0.000053736057,0.00047269356,0.0005385163,0.00022348067,0.0004952451],"domain_scores_gemma":[0.9987064,0.00016419233,0.00019323279,0.00064641394,0.00019117097,0.00009860049],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008592624,0.00019602627,0.00028737,0.00012707121,0.00027859627,0.0003543685,0.0010072158,0.00010470534,0.000011275883],"category_scores_gemma":[0.00008775264,0.0001840939,0.00012912921,0.0003567649,0.00002426083,0.0005156096,0.000117542,0.0001245153,0.0000742095],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010509312,0.0001762211,0.00023746285,0.00014202726,0.000085417494,0.000028697092,0.0023693526,0.0008114045,0.06994588,0.7841151,0.008140026,0.13393791],"study_design_scores_gemma":[0.0029124147,0.0006334714,0.0009403894,0.00081147667,0.000025601319,0.0003553922,0.0003995084,0.18782479,0.7497256,0.045125134,0.009569141,0.0016771266],"about_ca_topic_score_codex":0.00019373687,"about_ca_topic_score_gemma":0.000018408537,"teacher_disagreement_score":0.73898995,"about_ca_system_score_codex":0.00016818468,"about_ca_system_score_gemma":0.00011431928,"threshold_uncertainty_score":0.7507131},"labels":[],"label_agreement":null},{"id":"W2539742022","doi":"10.1109/icm.2008.5393509","title":"On the simulation performance of contemporary AMS hardware description languages","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Verilog; Computer science; Hardware description language; Benchmark (surveying); VHDL-AMS; VHDL; Abstraction; Computer architecture; Electronic circuit design; Embedded system; Programming language; Circuit design; Field-programmable gate array","score_opus":0.06487238911967136,"score_gpt":0.2726215565037484,"score_spread":0.20774916738407706,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2539742022","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53843427,0.00006308879,0.4409458,0.00013807871,0.00005718983,0.00025178512,6.386908e-7,0.00030778677,0.019801361],"genre_scores_gemma":[0.99417067,0.0000054830157,0.004692471,0.00021349637,0.00001826819,0.000012986814,0.0000010201228,0.0000048344145,0.0008807589],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999276,0.0000895507,0.00018371017,0.00013882622,0.00022986109,0.00008207067],"domain_scores_gemma":[0.99918973,0.00016964959,0.00009784052,0.00044340786,0.000081358674,0.000017989452],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027176214,0.000072947325,0.00009531799,0.00005991298,0.00008232178,0.000019779156,0.00039748408,0.000038767874,0.000012062894],"category_scores_gemma":[0.000040712814,0.000045453664,0.000034592078,0.0001630776,0.000037815113,0.0004223148,0.000047062666,0.00006593132,0.000025673235],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001599142,0.00052121974,0.067222506,0.00032391935,0.00011084051,0.00008585159,0.020130683,0.018063286,0.074062996,0.6948828,0.1012466,0.023189388],"study_design_scores_gemma":[0.00027640897,0.0006259894,0.016311454,0.00017805425,0.000002299937,0.000027304375,0.00017430387,0.7542538,0.22533867,0.0015904517,0.0009381559,0.000283085],"about_ca_topic_score_codex":0.00003958284,"about_ca_topic_score_gemma":0.000001237577,"teacher_disagreement_score":0.73619056,"about_ca_system_score_codex":0.000016086398,"about_ca_system_score_gemma":0.00002970649,"threshold_uncertainty_score":0.18535466},"labels":[],"label_agreement":null},{"id":"W2540839127","doi":"10.1109/icm.2007.4497705","title":"Profiling CAD Tools: A Proposed Classification","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Profiling (computer programming); Computer science; Bottleneck; Software; Categorization; CAD; Software engineering; Data mining; Machine learning; Artificial intelligence; Embedded system; Operating system; Engineering; Engineering drawing","score_opus":0.07374993721058057,"score_gpt":0.31371390172204205,"score_spread":0.23996396451146149,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540839127","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004233667,0.000020614421,0.92419755,0.00023329278,0.00011502478,0.00043866425,1.9405556e-7,0.0012680447,0.06949294],"genre_scores_gemma":[0.61441255,8.115554e-7,0.38471192,0.000113490416,0.00003940294,0.000011119556,8.500753e-7,0.0000052531414,0.0007045955],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99888015,0.000047431124,0.00028337722,0.00029731033,0.0002536233,0.00023809957],"domain_scores_gemma":[0.9990753,0.000087736,0.000087654655,0.0005693668,0.00011667559,0.00006324825],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012937236,0.00008892805,0.00009449669,0.00011622169,0.000062087565,0.00015334046,0.0006219228,0.00007747523,0.0000047118624],"category_scores_gemma":[0.00006765367,0.000073520976,0.000033288674,0.0003585818,0.000021882059,0.00061229256,0.00007421289,0.00009469627,0.00008162292],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000025414035,0.000029722643,0.00064956717,0.000015883968,0.0000038853377,0.000009204953,0.00021332355,3.6829726e-7,0.18214835,0.7587604,0.0008235079,0.057343222],"study_design_scores_gemma":[0.000159008,0.000103841565,0.0026705014,0.00003089769,0.0000022991626,0.000036586804,0.00013973583,0.02535152,0.9607903,0.006954127,0.003480011,0.0002811871],"about_ca_topic_score_codex":0.0000146529555,"about_ca_topic_score_gemma":0.0000089353925,"teacher_disagreement_score":0.77864194,"about_ca_system_score_codex":0.00008070178,"about_ca_system_score_gemma":0.000058935202,"threshold_uncertainty_score":0.29980984},"labels":[],"label_agreement":null},{"id":"W2540963032","doi":"10.1109/icm-02.2002.1161504","title":"Minimizing the number of phases in clocked digital designs derived using modulo scheduling techniques","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Polytechnique Montréal","funders":"","keywords":"Computer science; Modulo; Software pipelining; Scheduling (production processes); Integer programming; Integer (computer science); Parallel computing; Digital electronics; Benchmark (surveying); Processor scheduling; Schedule; Algorithm; Software; Electronic circuit; Mathematical optimization; Mathematics; Discrete mathematics","score_opus":0.056078655826891886,"score_gpt":0.3192225650999051,"score_spread":0.26314390927301323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540963032","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30231377,0.00004021374,0.6950978,0.00008352742,0.000033740474,0.0003210151,7.9337275e-7,0.0003970218,0.0017121196],"genre_scores_gemma":[0.5663753,0.000003345366,0.43351203,0.000051746516,0.000018080242,0.000018134258,3.2927335e-7,0.000010714581,0.000010269222],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983499,0.000088515844,0.0005547257,0.0003660493,0.00030942462,0.00033139208],"domain_scores_gemma":[0.9988003,0.00017704052,0.0002003832,0.0006537039,0.000117945936,0.00005067092],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000505162,0.00020145424,0.0002903791,0.000165782,0.00008683824,0.0002087438,0.0010236584,0.00010614978,0.0000052801493],"category_scores_gemma":[0.000110397785,0.00014968192,0.00009597789,0.00064867653,0.000109345114,0.0010774153,0.0002593618,0.00016381306,0.0000038291964],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024363066,0.0004174036,0.0053295153,0.00007911067,0.000053829903,0.00007565961,0.004043391,0.0020905442,0.8911043,0.07623327,0.00004382031,0.020504786],"study_design_scores_gemma":[0.0002934712,0.00004784342,0.00007213211,0.0003148453,0.0000047050944,0.0001095456,0.0002792729,0.016689703,0.96135706,0.020550827,0.000018985618,0.0002616363],"about_ca_topic_score_codex":0.00029631655,"about_ca_topic_score_gemma":0.000012251351,"teacher_disagreement_score":0.26406154,"about_ca_system_score_codex":0.00014416738,"about_ca_system_score_gemma":0.00015044988,"threshold_uncertainty_score":0.6103851},"labels":[],"label_agreement":null},{"id":"W2541108043","doi":"10.1109/issoc.2003.1267715","title":"SoC platform architecture for a network processor","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Embedded system; Network processor; Computer architecture; System on a chip; Architecture; Throughput; Bandwidth (computing); Latency (audio); Software; Protocol (science); Communications protocol; Multi-core processor; Computer network; Operating system; Telecommunications; Network packet","score_opus":0.022548759127881738,"score_gpt":0.2640786063739203,"score_spread":0.24152984724603854,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2541108043","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00041941315,0.00008985317,0.9903054,0.0008715624,0.00012492729,0.00069960864,7.6657e-7,0.0011082471,0.0063801957],"genre_scores_gemma":[0.21100816,0.0000017755068,0.78718424,0.000836442,0.00021443689,0.00024151395,0.0000011499413,0.000013423314,0.0004988396],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99896824,0.000008662892,0.00019515723,0.0003043348,0.00016926756,0.00035432095],"domain_scores_gemma":[0.9993035,0.00006741296,0.000069249945,0.00041950258,0.00007148685,0.000068823334],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030237983,0.00012742783,0.00014944337,0.000051518684,0.00010647228,0.00011299967,0.00080958294,0.00008592702,0.0000032228982],"category_scores_gemma":[0.000025969637,0.00009834636,0.00007398654,0.0002729906,0.000017996685,0.00027383678,0.00010086367,0.00009499823,0.000017250208],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011583538,0.000044098786,0.000023401404,0.00010244298,0.000020618778,0.0000064568158,0.0012856037,0.002080899,0.0007843559,0.9465379,0.017907232,0.031195397],"study_design_scores_gemma":[0.0005103675,0.00028335437,0.000020295178,0.00008636518,0.0000036720344,0.000061648454,0.00001748179,0.003020426,0.027113177,0.9521663,0.016418887,0.00029802232],"about_ca_topic_score_codex":0.000014010211,"about_ca_topic_score_gemma":0.00005489407,"teacher_disagreement_score":0.21058875,"about_ca_system_score_codex":0.000052660584,"about_ca_system_score_gemma":0.00010669065,"threshold_uncertainty_score":0.40104485},"labels":[],"label_agreement":null},{"id":"W2541525300","doi":"10.1109/issoc.2004.1411185","title":"Design for verification of a PCT bus in systemC","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"SystemC; Computer science; Embedded system; PCI configuration space; Transaction-level modeling; Finite-state machine; Unified Modeling Language; State (computer science); Computer architecture; PCI Express; Programming language; Software; Field-programmable gate array","score_opus":0.04908712626932412,"score_gpt":0.28733243234822137,"score_spread":0.23824530607889724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2541525300","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009675615,0.00007933778,0.9961012,0.00016185472,0.00004014458,0.00073376915,3.5591356e-7,0.00018927162,0.0017264846],"genre_scores_gemma":[0.56731576,0.000001483091,0.43237793,0.000022458822,0.000013118297,0.00010912721,2.0527337e-7,0.0000032135429,0.00015672292],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99916834,0.000093581395,0.0003104219,0.00018893216,0.00011648935,0.00012226758],"domain_scores_gemma":[0.9992353,0.00014422418,0.00010005228,0.0004207276,0.00007862942,0.00002110588],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085577153,0.000062947285,0.0001384794,0.00013003848,0.000013244231,0.00002319902,0.0004746342,0.000051487437,0.0000023303735],"category_scores_gemma":[0.00003573896,0.000056323814,0.000028311877,0.00022456724,0.000009205205,0.00027520425,0.000025520261,0.000027327524,0.000010502867],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037077825,0.00024830282,0.0004032775,0.0004029067,0.000020565214,0.00000245293,0.0030710935,0.0018802256,0.22085473,0.70351183,0.008621682,0.060945846],"study_design_scores_gemma":[0.00035376276,0.000175573,0.00020244105,0.00011171194,0.0000023442863,0.000009839219,0.00003279001,0.39956555,0.5947118,0.0032559105,0.0014164828,0.00016183505],"about_ca_topic_score_codex":0.000035059318,"about_ca_topic_score_gemma":0.000010301734,"teacher_disagreement_score":0.70025593,"about_ca_system_score_codex":0.00006290486,"about_ca_system_score_gemma":0.00004344708,"threshold_uncertainty_score":0.22968185},"labels":[],"label_agreement":null},{"id":"W2542209717","doi":"10.1109/icm.2010.5696083","title":"Accelerated exploration of cost-performance tradeoffs for multi objective VLSI designs","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Very-large-scale integration; Modular design; Design space exploration; Computer science; Computer architecture; Parametric statistics; High-level synthesis; Architecture; Process (computing); Modularity (biology); Embedded system; Integrated circuit design; Distributed computing","score_opus":0.19355513505552127,"score_gpt":0.3468188727015199,"score_spread":0.15326373764599863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2542209717","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024114447,0.0000072546086,0.97261804,0.00006527649,0.0002762184,0.0014366565,0.0000030817785,0.00045569972,0.0010233242],"genre_scores_gemma":[0.6342748,0.000002508081,0.36509973,0.000042702664,0.000026658492,0.00030623897,0.000002660791,0.000009251035,0.00023549484],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99888414,0.000055292126,0.0003466091,0.00031284208,0.00017807918,0.0002230465],"domain_scores_gemma":[0.99877745,0.00012299116,0.00017066252,0.0004955003,0.00037433318,0.000059072936],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052172993,0.00014139968,0.00020123171,0.00014165454,0.0000835086,0.000052996587,0.00066788174,0.0001275365,0.000008282767],"category_scores_gemma":[0.00007212389,0.00012247179,0.000056561505,0.00035026408,0.00004255792,0.0018915277,0.000051152583,0.0001455544,0.000009955394],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037987636,0.0002284818,0.0010617911,0.000097486816,0.00003454982,0.0000012585692,0.003844004,0.00007117769,0.8796483,0.06966366,0.0016285483,0.043682728],"study_design_scores_gemma":[0.0003278955,0.00020058622,0.0005473848,0.000014376352,0.00000284226,0.000003841527,0.000045032564,0.22129469,0.7765617,0.0006561631,0.00020772114,0.00013778999],"about_ca_topic_score_codex":0.000028857234,"about_ca_topic_score_gemma":0.00004472945,"teacher_disagreement_score":0.6101603,"about_ca_system_score_codex":0.00002923017,"about_ca_system_score_gemma":0.000097823075,"threshold_uncertainty_score":0.4994254},"labels":[],"label_agreement":null},{"id":"W2542535552","doi":"10.1109/icm.2011.6177344","title":"A methodology for modeling embedded processors for architecture exploration","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Computer science; Design space exploration; Process (computing); Architecture; Embedded system; Computer architecture; System on a chip; Artificial neural network; Artificial intelligence","score_opus":0.37654241625819057,"score_gpt":0.36474258489448846,"score_spread":0.011799831363702107,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2542535552","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00037285482,0.000030212535,0.9956406,0.00020182674,0.00014772262,0.0015445511,0.0000017885036,0.0007942812,0.0012662042],"genre_scores_gemma":[0.12695675,0.0000012535368,0.87095517,0.00020004628,0.000059564638,0.0015717281,0.0000027016513,0.000017227383,0.0002355474],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998748,0.00012656204,0.0003080614,0.00042896628,0.00010535694,0.00028304622],"domain_scores_gemma":[0.9988812,0.00026586966,0.00010567352,0.0004305183,0.00026222234,0.000054491637],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011870986,0.00014336004,0.00022449638,0.00015926795,0.0000904932,0.000046391327,0.00068136066,0.00012378613,0.0000031508835],"category_scores_gemma":[0.00025518407,0.00011804985,0.00009717922,0.00016655143,0.000014882685,0.00053003675,0.00006705676,0.000066029635,0.0000026213409],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014788892,0.00010671186,0.0000058045553,0.00034375998,0.00005463208,0.000001359826,0.03514742,0.0019720565,0.016599957,0.884385,0.0015073308,0.059728097],"study_design_scores_gemma":[0.00017347965,0.00020967648,1.8605203e-7,0.000011841112,0.0000053309896,0.0000063087614,0.0001371873,0.47893503,0.081616156,0.43862,0.00015534452,0.00012943729],"about_ca_topic_score_codex":0.000019525372,"about_ca_topic_score_gemma":0.000021939517,"teacher_disagreement_score":0.47696298,"about_ca_system_score_codex":0.000021236929,"about_ca_system_score_gemma":0.000061122286,"threshold_uncertainty_score":0.4813933},"labels":[],"label_agreement":null},{"id":"W2543686433","doi":"10.1109/eurmic.1997.617271","title":"Formal specification applied to industrial LAN's design","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Shandong Academy of Sciences; University of Ottawa","keywords":"Profibus; Computer science; Field (mathematics); Formal specification; Field bus; Communications protocol; Protocol (science); Specification language; Embedded system; Layer (electronics); Formal description; Programming language; Computer network; Engineering; Control system","score_opus":0.15292805231633982,"score_gpt":0.2500601202885228,"score_spread":0.09713206797218299,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2543686433","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00017668885,0.000006233536,0.91124827,0.00048343046,0.00013440337,0.0005855974,2.670192e-7,0.0007684193,0.08659668],"genre_scores_gemma":[0.6263292,0.0000015911094,0.37135565,0.00034756615,0.00019246129,0.00009907917,4.6008924e-7,0.000008452672,0.0016655722],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988825,0.000061794985,0.00023591677,0.0002941324,0.00025665865,0.00026902635],"domain_scores_gemma":[0.9991281,0.00006823049,0.000057322086,0.00060110434,0.000039212275,0.00010600097],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0005013638,0.000107064574,0.0001220367,0.00013939233,0.00006787697,0.0001450308,0.0008111117,0.00009896346,0.000108894295],"category_scores_gemma":[0.000023254963,0.00009549625,0.000026016312,0.000417982,0.000009495802,0.00040705677,0.0001245911,0.00009992171,0.0009797633],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009854687,0.00006937178,0.000032519023,0.00000361955,0.000008589224,0.0000055466485,0.0010264714,0.00008237177,0.014960489,0.4859014,0.31668925,0.18121055],"study_design_scores_gemma":[0.0017264159,0.000874581,0.0003339425,0.000051625884,0.000011127589,0.00007322445,0.00014803694,0.105139956,0.69344723,0.014488301,0.1821458,0.0015597615],"about_ca_topic_score_codex":0.000009174075,"about_ca_topic_score_gemma":0.0000010470801,"teacher_disagreement_score":0.67848676,"about_ca_system_score_codex":0.00006077473,"about_ca_system_score_gemma":0.00001224726,"threshold_uncertainty_score":0.99979806},"labels":[],"label_agreement":null},{"id":"W2543820790","doi":"10.1109/icm.2011.6177408","title":"Power gradient based Design Space Exploration in high level synthesis for DSP kernels","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Design space exploration; Scheduling (production processes); High-level synthesis; Power optimization; Mathematical optimization; Heuristic; Very-large-scale integration; Reduction (mathematics); Digital signal processing; Power (physics); Real-time computing; Power consumption; Parallel computing; Embedded system; Field-programmable gate array; Computer hardware; Mathematics","score_opus":0.17013036367878556,"score_gpt":0.27130915834803,"score_spread":0.10117879466924443,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2543820790","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009798446,0.000012359797,0.9949039,0.00036858904,0.00017201432,0.0009941373,0.000002574509,0.00046695897,0.0020995978],"genre_scores_gemma":[0.5245323,9.2866793e-7,0.47471973,0.00009243078,0.000007995002,0.00045410922,3.769653e-7,0.00001126204,0.00018083466],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984346,0.0002355483,0.000336083,0.00045566465,0.00022100392,0.00031711612],"domain_scores_gemma":[0.9985999,0.0004242391,0.000119668424,0.00066428597,0.000115778275,0.00007612075],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011879577,0.00017758449,0.00022464005,0.0002701334,0.000050683295,0.00007455171,0.00070902426,0.00010359165,0.000043821557],"category_scores_gemma":[0.00016099481,0.00015660549,0.0000668263,0.00031801112,0.000023379034,0.0008365306,0.00006065751,0.000063309315,0.000037128866],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011947976,0.00062980497,0.00067851803,0.00008810963,0.000036255013,0.00004456798,0.0070772697,0.00028958337,0.016041445,0.9463662,0.018794077,0.009834702],"study_design_scores_gemma":[0.0003885007,0.00038494155,0.0010436373,0.000104721425,0.000005846386,0.0000039402253,0.00010809322,0.06330406,0.8813706,0.052579038,0.0002703858,0.00043622951],"about_ca_topic_score_codex":0.00024143615,"about_ca_topic_score_gemma":0.000036210782,"teacher_disagreement_score":0.89378715,"about_ca_system_score_codex":0.00011789608,"about_ca_system_score_gemma":0.000081071885,"threshold_uncertainty_score":0.63861865},"labels":[],"label_agreement":null},{"id":"W2544272896","doi":"10.1109/tic-sth.2009.5444405","title":"A hardware/software co-specification methodology based upon OpenMP","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Computer science; Software construction; Software development; Software; Verification and validation; Software requirements specification; Software system; Software engineering; Programming language; Computer architecture; Embedded system; Engineering","score_opus":0.12844207761955045,"score_gpt":0.360198462464762,"score_spread":0.23175638484521155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2544272896","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00019011763,0.0000619001,0.98145056,0.0018199059,0.00012645895,0.00040585155,0.0000013584817,0.0017645578,0.01417931],"genre_scores_gemma":[0.15082653,0.0000037898942,0.8464921,0.0018603131,0.000047680136,0.000036435707,0.000006104824,0.00000849224,0.0007185259],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979332,0.0006243067,0.00035173236,0.00052720687,0.00027906476,0.00028447068],"domain_scores_gemma":[0.9980807,0.00039428743,0.00013581784,0.0011457729,0.00014673792,0.00009669496],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001471452,0.00016383809,0.00025763374,0.00020449009,0.000087972185,0.00015361216,0.0013222784,0.00013816026,0.000093518756],"category_scores_gemma":[0.00021782423,0.00014594164,0.00007710999,0.0003867063,0.00002115913,0.00047318044,0.000051287756,0.00013694432,0.00021151698],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028986258,0.00019038265,0.00030687955,0.000025675665,0.000015686228,0.00004832351,0.00063110486,0.00006340405,0.066873096,0.60595286,0.08106829,0.24479532],"study_design_scores_gemma":[0.00083919393,0.0009535179,0.005646716,0.000079927035,0.0000115312005,0.00010528747,0.00004407828,0.040039286,0.7977785,0.060568366,0.09295652,0.0009771098],"about_ca_topic_score_codex":0.00002686303,"about_ca_topic_score_gemma":0.0000048297998,"teacher_disagreement_score":0.73090535,"about_ca_system_score_codex":0.0000872191,"about_ca_system_score_gemma":0.000084008985,"threshold_uncertainty_score":0.5951327},"labels":[],"label_agreement":null},{"id":"W2544319392","doi":"10.1109/icm.2009.5418662","title":"Hardware efficient design of speed optimized power stringent Application Specific Processor","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Embedded system; Power consumption; Power (physics); Speedup; Design methods; Computer hardware; Computer architecture; Parallel computing; Engineering","score_opus":0.02522733857257093,"score_gpt":0.25988077057109893,"score_spread":0.234653431998528,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2544319392","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001052182,0.00015493705,0.9924002,0.00023506879,0.00005851894,0.0012088558,8.6254516e-7,0.0006298057,0.0042595547],"genre_scores_gemma":[0.5837998,0.0000070684614,0.4159354,0.000054812102,0.000014606798,0.000020006297,8.376857e-7,0.000006502679,0.00016101985],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99827886,0.00009391607,0.0004631905,0.0004644256,0.00045061094,0.00024902314],"domain_scores_gemma":[0.998517,0.00006285323,0.00023056183,0.0008588587,0.00024803123,0.000082721366],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006507472,0.00017038974,0.00026850245,0.000169463,0.00004747046,0.00007913411,0.0010035583,0.000080178615,0.000021614294],"category_scores_gemma":[0.000021778294,0.00014503316,0.00006893703,0.00051997084,0.000024341804,0.00016131194,0.00007153978,0.00008450198,0.000040992498],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019251484,0.0014903765,0.000051408966,0.00010447434,0.00005533283,0.00002283651,0.0029204066,0.087193355,0.5701565,0.2697762,0.01581157,0.052225027],"study_design_scores_gemma":[0.00072518876,0.00046748953,0.0002827547,0.00007324468,0.0000062285853,0.000017066624,0.00004193575,0.3239622,0.67015713,0.0030108797,0.0008588835,0.00039694077],"about_ca_topic_score_codex":0.0000040112222,"about_ca_topic_score_gemma":6.520278e-8,"teacher_disagreement_score":0.5827476,"about_ca_system_score_codex":0.00008086845,"about_ca_system_score_gemma":0.00005875614,"threshold_uncertainty_score":0.59142804},"labels":[],"label_agreement":null},{"id":"W2546920654","doi":"10.1109/icm.2010.5696159","title":"Rapid exploration of power-delay tradeoffs using hybrid priority factor and fuzzy search","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Speedup; Design space exploration; Process (computing); Selection (genetic algorithm); Architecture; Modular design; Factor (programming language); Parametric statistics; Fuzzy logic; Computer architecture; Distributed computing; Embedded system; Parallel computing; Artificial intelligence; Operating system","score_opus":0.07129349408346587,"score_gpt":0.30742387178399755,"score_spread":0.2361303777005317,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2546920654","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39726916,0.00003391356,0.60065836,0.0001379311,0.00016787673,0.00025320885,0.0000032455864,0.00020132374,0.0012749531],"genre_scores_gemma":[0.84652066,0.000008041665,0.15337037,0.000024747987,0.00002748031,0.0000038627268,5.213944e-7,0.0000074560353,0.00003686396],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987909,0.000114774906,0.0002814255,0.00030594404,0.00031308233,0.00019385101],"domain_scores_gemma":[0.99908316,0.00008180657,0.00008834647,0.0005314635,0.00012654641,0.00008865407],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004663904,0.00011661919,0.00018264825,0.00014381557,0.00006512504,0.000110268775,0.00043064824,0.000074262265,0.000022641509],"category_scores_gemma":[0.00003209043,0.000102163176,0.000038703045,0.00018576637,0.00009415877,0.0013893623,0.0001440843,0.0002136997,0.0000043773434],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005751875,0.000067807196,0.0005899724,0.000052154795,0.000014016053,0.000010472516,0.0032560402,0.0000020558016,0.9080081,0.055226956,0.0002159273,0.032550737],"study_design_scores_gemma":[0.00029230578,0.00028766398,0.0012872247,0.000032869168,0.000004389608,0.00010095114,0.0001679275,0.041066647,0.94817436,0.0073329923,0.000906955,0.00034569183],"about_ca_topic_score_codex":0.00014888142,"about_ca_topic_score_gemma":0.000014901612,"teacher_disagreement_score":0.44925147,"about_ca_system_score_codex":0.000019428298,"about_ca_system_score_gemma":0.00008319577,"threshold_uncertainty_score":0.41660935},"labels":[],"label_agreement":null},{"id":"W2554199206","doi":"","title":"Modeling and evaluation of multi-core multithreading processor architectures in SystemC","year":2007,"lang":"en","type":"article","venue":"QSpace (Queen's University Library)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Queen's University","keywords":"SystemC; Computer science; Multithreading; Multi-core processor; Computer architecture; Core (optical fiber); Embedded system; Parallel computing; Simultaneous multithreading; Programming language; Thread (computing)","score_opus":0.031447380349193914,"score_gpt":0.2554944346984084,"score_spread":0.22404705434921446,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2554199206","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5195867,0.00006529931,0.477938,0.0007896459,0.00004053418,0.00060252077,0.000002095993,0.0003030629,0.00067216833],"genre_scores_gemma":[0.87965506,0.000009337164,0.11987042,0.000014810142,0.000012579461,0.000001403639,0.0000015731067,0.00001236158,0.0004224454],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984642,0.00020372569,0.0002317693,0.00041776223,0.0004144818,0.00026802713],"domain_scores_gemma":[0.9991575,0.00011477961,0.00014833835,0.00036718245,0.00011587016,0.00009632623],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007549182,0.0001643194,0.00024882343,0.00069346675,0.00007586441,0.000046353864,0.00053379126,0.00012646873,0.0000024780288],"category_scores_gemma":[0.000055274984,0.00017454503,0.000044646476,0.000663369,0.00004800466,0.0010783892,0.00028384835,0.00017991393,0.000001271832],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00074874796,0.0014177193,0.41461384,0.005402599,0.0003945788,0.0009184071,0.0888796,0.25924164,0.009267448,0.16794917,0.0029324256,0.048233856],"study_design_scores_gemma":[0.0015610567,0.000118203796,0.0069079995,0.0008986824,0.000035288394,0.0000041310645,0.0017103038,0.9575601,0.028006718,0.002596336,0.000091462025,0.0005097045],"about_ca_topic_score_codex":0.0022061444,"about_ca_topic_score_gemma":0.00020093902,"teacher_disagreement_score":0.6983185,"about_ca_system_score_codex":0.00011187945,"about_ca_system_score_gemma":0.00016606702,"threshold_uncertainty_score":0.71177393},"labels":[],"label_agreement":null},{"id":"W2557040711","doi":"10.1109/adcom.2008.4760455","title":"Compressed Instruction Set Coding (CISC) for Performance Optimization of Hand Held Devices","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institute of Steel Construction","keywords":"Opcode; Computer science; Instruction set; Operand; Control flow; Set (abstract data type); Instruction prefetch; Code (set theory); Coding (social sciences); Overhead (engineering); Parallel computing; Computer hardware; Programming language","score_opus":0.05101961087711333,"score_gpt":0.2648950457459855,"score_spread":0.21387543486887217,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2557040711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06424505,0.000021071884,0.9336737,0.00003521178,0.00012779947,0.0003321477,0.0000017044083,0.00020402488,0.0013593313],"genre_scores_gemma":[0.67768586,0.000018068074,0.32210955,0.000027453294,0.000020077678,0.000024833926,0.0000030950696,0.000004697444,0.000106373605],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99921757,0.000030831572,0.00027015657,0.00019306794,0.00016271796,0.00012564982],"domain_scores_gemma":[0.99928874,0.000065834196,0.00016614172,0.00026937254,0.00018171403,0.000028209592],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018407231,0.000086652486,0.0001548484,0.00011111791,0.00016811125,0.000043096694,0.00035811556,0.000057735837,0.0000052373866],"category_scores_gemma":[0.00001494107,0.000078397956,0.000034276592,0.0002106757,0.000048058915,0.00074168085,0.000057420315,0.00003851111,0.0000013607279],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033011902,0.0004786802,0.038127296,0.004113815,0.00027322336,0.000016384669,0.01939202,0.52528036,0.14438103,0.19432223,0.024885623,0.048399225],"study_design_scores_gemma":[0.0002639937,0.000110946195,0.00026004846,0.00005037528,0.0000021929677,0.00003547598,0.000016769265,0.7753687,0.22347543,0.000072362156,0.0002529601,0.00009077917],"about_ca_topic_score_codex":0.000025375839,"about_ca_topic_score_gemma":0.000004386717,"teacher_disagreement_score":0.6134408,"about_ca_system_score_codex":0.000022366989,"about_ca_system_score_gemma":0.000032695752,"threshold_uncertainty_score":0.3196976},"labels":[],"label_agreement":null},{"id":"W2558481764","doi":"10.1109/asap.2016.7760775","title":"A unified software approach to specify pipeline and spatial parallelism in FPGA hardware","year":2016,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Parallelism (grammar); Field-programmable gate array; Pipeline (software); Software; Parallel computing; Computer architecture; Embedded system; Programming language","score_opus":0.028059895645897535,"score_gpt":0.24867519671641813,"score_spread":0.2206153010705206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2558481764","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014729399,0.000043680713,0.9882895,0.0011135403,0.00008843793,0.0005046436,0.000003074057,0.0006073879,0.007876815],"genre_scores_gemma":[0.58828735,0.0000112286225,0.4075343,0.00042205592,0.00009324917,0.00007619126,0.0000010195314,0.0000145284785,0.0035600632],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99836093,0.00011596702,0.0003391161,0.00059284526,0.00026400076,0.00032711183],"domain_scores_gemma":[0.9988958,0.000111421745,0.00005596255,0.0007023441,0.00007569395,0.00015873666],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045259617,0.00018218312,0.00025974156,0.00022009328,0.00003584012,0.000099042496,0.00075338525,0.00011113723,0.000017149554],"category_scores_gemma":[0.000113837435,0.00012021464,0.000034208893,0.00029347738,0.000031131993,0.00032046315,0.00039303632,0.00009173247,0.00005766728],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006519309,0.00032110588,0.0050836517,0.000112625065,0.000020322528,0.00010088348,0.0032579594,0.000025518768,0.006997396,0.13029392,0.07196498,0.78175646],"study_design_scores_gemma":[0.01985114,0.0031110805,0.10911449,0.0032858963,0.000050988474,0.0011283653,0.0009161556,0.092002854,0.24230777,0.22117934,0.2956154,0.011436507],"about_ca_topic_score_codex":0.0004182205,"about_ca_topic_score_gemma":0.00018254269,"teacher_disagreement_score":0.77031994,"about_ca_system_score_codex":0.000067290064,"about_ca_system_score_gemma":0.000044419412,"threshold_uncertainty_score":0.49022105},"labels":[],"label_agreement":null},{"id":"W2585272274","doi":"10.1145/3020078.3021729","title":"Synchronization Constraints for Interconnect Synthesis","year":2017,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Synchronization (alternating current); Latency (audio); FIFO (computing and electronics); Interconnection; Integer programming; High-level synthesis; Embedded system; Scheduling (production processes); Computer architecture; Distributed computing; Parallel computing; Computer hardware; Computer network; Engineering; Channel (broadcasting); Algorithm","score_opus":0.03483924841073971,"score_gpt":0.30071369298878464,"score_spread":0.26587444457804493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2585272274","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00022753568,0.000010214959,0.9712078,0.0005980143,0.00021504585,0.00032417744,0.0000019793185,0.00041200372,0.027003216],"genre_scores_gemma":[0.80624926,0.0000021579542,0.19321777,0.000071495066,0.000038968064,0.00010082511,2.9478295e-7,0.00000623968,0.0003129988],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993174,0.000032906715,0.00015440001,0.00024928103,0.00009120825,0.00015477138],"domain_scores_gemma":[0.9985172,0.00022945313,0.00013437895,0.00097488216,0.00010322034,0.00004082704],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042736676,0.00008279607,0.00012406577,0.00005252003,0.00025647777,0.00045834758,0.0013135511,0.00005635967,0.00003243718],"category_scores_gemma":[0.0007147563,0.00007227724,0.000052016123,0.000024625628,0.00008186674,0.0006598398,0.00015243032,0.000030088324,0.00003256509],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018960001,0.000018462419,0.00025024245,0.000037044407,0.000019093894,0.0000035362248,0.00014244307,9.2601346e-7,0.0022509706,0.57215214,0.004991473,0.42013177],"study_design_scores_gemma":[0.00059643865,0.00026494855,0.0007883179,0.00041300192,0.000023303035,0.00009527205,0.00009022267,0.26450488,0.6484285,0.07726894,0.006662813,0.0008633502],"about_ca_topic_score_codex":0.000021238193,"about_ca_topic_score_gemma":0.000011572012,"teacher_disagreement_score":0.80602175,"about_ca_system_score_codex":0.000039608018,"about_ca_system_score_gemma":0.000040659175,"threshold_uncertainty_score":0.44198564},"labels":[],"label_agreement":null},{"id":"W2592662517","doi":"","title":"Reconfigurable platform for software/hardware co-design of SDR base band pre-processing module","year":2006,"lang":"en","type":"article","venue":"International Symposium on Antenna Technology and Applied Electromagnetics","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Field-programmable gate array; Digital signal processing; Transceiver; Computer science; Software-defined radio; Embedded system; Computer hardware; Software; Debugging; Emulation; Baseband; Bandwidth (computing); Computer architecture; Wireless; Telecommunications","score_opus":0.011657063764888245,"score_gpt":0.24101589313389882,"score_spread":0.2293588293690106,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2592662517","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025075082,0.00024599954,0.9671553,0.0011030484,0.00009634847,0.0007742995,0.000023022558,0.000697654,0.0048292503],"genre_scores_gemma":[0.89173126,0.000055791013,0.1071591,0.00013381186,0.000053284184,0.00023567081,0.000019247515,0.000026213815,0.00058561773],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99831605,0.000015104892,0.00048774036,0.00054112467,0.00026206375,0.00037793437],"domain_scores_gemma":[0.99889696,0.00017252358,0.0002927822,0.00037894477,0.00021818693,0.000040616746],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003195663,0.00025133943,0.00031569644,0.00046001078,0.00014769562,0.000091528455,0.0009034105,0.0003131114,0.0000062013983],"category_scores_gemma":[0.00003465312,0.00024734257,0.000054141758,0.00034843804,0.00017096096,0.00016885807,0.000050012164,0.00023921161,0.000003985199],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011726342,0.00014154665,0.00009731907,0.000049183345,0.000026122505,0.0000042221814,0.000038051097,0.00011681416,0.7780632,0.21231225,0.00089000165,0.008144022],"study_design_scores_gemma":[0.0007637698,0.0011499117,0.00007634858,0.00009227478,0.000014120048,0.000077347395,0.000013372922,0.02850275,0.8654343,0.102578744,0.0009867464,0.00031033822],"about_ca_topic_score_codex":0.000011114541,"about_ca_topic_score_gemma":0.000003049556,"teacher_disagreement_score":0.8666562,"about_ca_system_score_codex":0.00007363718,"about_ca_system_score_gemma":0.000056328605,"threshold_uncertainty_score":0.99999785},"labels":[],"label_agreement":null},{"id":"W2593098503","doi":"10.1007/s10009-017-0450-9","title":"Software engineering practices and Simulink: bridging the gap","year":2017,"lang":"en","type":"article","venue":"International Journal on Software Tools for Technology Transfer","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Software engineering; Debugging; Documentation; Maintainability; Software; Programming language","score_opus":0.05327260685018031,"score_gpt":0.3286051605637318,"score_spread":0.2753325537135515,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2593098503","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035552505,0.00021625527,0.9494971,0.012614726,0.0010269413,0.00031374113,0.000014527266,0.0007283847,0.000035791087],"genre_scores_gemma":[0.85560626,0.00013023287,0.14321634,0.00051691855,0.00034056706,0.00008474228,0.0000014973829,0.000030459907,0.00007298588],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984787,0.000033168464,0.00038500264,0.0003605521,0.0004354429,0.0003071319],"domain_scores_gemma":[0.9976447,0.00083363766,0.00033780877,0.0006874963,0.00042917213,0.00006713384],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00078137283,0.00021642666,0.00022126856,0.00033795327,0.0006380427,0.0018073166,0.0034944157,0.00022115397,0.0000046315845],"category_scores_gemma":[0.004841917,0.00016255418,0.00013014757,0.000074954376,0.00013824948,0.0018409608,0.00019309757,0.00069554406,0.000007618185],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013301993,0.00014491504,0.0091534,0.000057290166,0.0006908646,0.0004448273,0.0005597511,0.00045862814,0.0032784753,0.23986365,0.0016571896,0.743558],"study_design_scores_gemma":[0.01126038,0.0037860707,0.02176344,0.0040395483,0.00034422567,0.020774174,0.00034468234,0.06864368,0.19266672,0.19891608,0.473104,0.004356969],"about_ca_topic_score_codex":0.000004789696,"about_ca_topic_score_gemma":0.0000039214815,"teacher_disagreement_score":0.82005376,"about_ca_system_score_codex":0.00008971578,"about_ca_system_score_gemma":0.00006747819,"threshold_uncertainty_score":0.9992289},"labels":[],"label_agreement":null},{"id":"W2593979206","doi":"10.71781/11088","title":"ARM processor modeling at a cycle accurate level in systemC","year":2003,"lang":"en","type":"dissertation","venue":"Open MIND","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"SystemC; Computer science; Electronic system-level design and verification; Embedded system; High-level synthesis; Computer architecture; Parallel computing; Field-programmable gate array","score_opus":0.11386776759542738,"score_gpt":0.3613902033665591,"score_spread":0.2475224357711317,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2593979206","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45079303,0.0016089332,0.21031876,0.00009057538,0.0018550304,0.008762323,0.00006250048,0.000096578486,0.3264123],"genre_scores_gemma":[0.82036203,0.00002298816,0.10606825,0.000036196183,0.000049289996,0.0008081113,0.00015440171,0.000081556645,0.07241717],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971529,0.00020360232,0.0007865127,0.000981069,0.00047203156,0.00040385564],"domain_scores_gemma":[0.9982766,0.000046637793,0.00047247956,0.00088602176,0.00022752078,0.00009072829],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011241809,0.0003684915,0.0005986537,0.00028790263,0.00011633622,0.00074589887,0.0028268786,0.0004434419,0.0000827498],"category_scores_gemma":[0.00007641273,0.00036644546,0.00007320885,0.00051782257,0.0000076888555,0.0009318861,0.00027756704,0.0003517131,0.00036914414],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011155837,0.004333566,0.0014172781,0.016296461,0.0011072549,0.0034232554,0.24591853,0.046783,0.08370049,0.019123118,0.014022747,0.5627587],"study_design_scores_gemma":[0.0015958366,0.00024527826,0.00006291665,0.008877739,0.00006396117,0.00017361324,0.0023147166,0.8397141,0.13603145,0.0040312796,0.0038991189,0.002990016],"about_ca_topic_score_codex":0.00029945406,"about_ca_topic_score_gemma":0.0018034499,"teacher_disagreement_score":0.7929311,"about_ca_system_score_codex":0.0003554059,"about_ca_system_score_gemma":0.0005139667,"threshold_uncertainty_score":0.99987876},"labels":[],"label_agreement":null},{"id":"W2602152220","doi":"","title":"A Multiprocessor Platform Based on FPGA Technology Targeted for a Driver Vigilance Monitoring Device","year":2009,"lang":"en","type":"dissertation","venue":"UWSpace (University of Waterloo)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Waterloo","keywords":"Field-programmable gate array; Embedded system; Vigilance (psychology); Computer science; Multiprocessing; Operating system; Psychology","score_opus":0.015583515419655209,"score_gpt":0.23631411313068448,"score_spread":0.22073059771102926,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2602152220","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89508957,0.0004324889,0.095252275,0.0014465816,0.0010221228,0.0033070112,0.00005736142,0.002611187,0.0007814216],"genre_scores_gemma":[0.5935907,0.000040832572,0.34425625,0.000054355885,0.00008941946,0.00002209761,0.00014658234,0.00006801677,0.061731752],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980512,0.00003473917,0.00022700813,0.0007927363,0.0004257342,0.00046855584],"domain_scores_gemma":[0.9978921,0.00010227754,0.0005586356,0.000836487,0.00051504665,0.00009545152],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00022312197,0.00040124945,0.0006258847,0.0010152911,0.00026637415,0.000050694092,0.0018837037,0.000721801,0.0000038765297],"category_scores_gemma":[0.000043838532,0.00046978935,0.00020982082,0.0006956582,0.00005304422,0.0005167702,0.000070925,0.0003774389,0.00001819289],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0043112235,0.0023859206,0.0042337556,0.013460914,0.0010915253,0.00093821867,0.2747446,0.0025589233,0.34312156,0.01574953,0.011801668,0.32560214],"study_design_scores_gemma":[0.004747871,0.0029737728,0.0035796806,0.0065617766,0.00024402875,0.000012068792,0.03845641,0.082445525,0.8505737,0.0048404224,0.0027696178,0.0027951326],"about_ca_topic_score_codex":0.0014162308,"about_ca_topic_score_gemma":0.0022861238,"teacher_disagreement_score":0.50745213,"about_ca_system_score_codex":0.00022670616,"about_ca_system_score_gemma":0.00017475689,"threshold_uncertainty_score":0.9997754},"labels":[],"label_agreement":null},{"id":"W2607252581","doi":"10.1109/les.2017.2695118","title":"HypAp: A Hypervolume-Based Approach for Refining the Design of Embedded Systems","year":2017,"lang":"en","type":"article","venue":"IEEE Embedded Systems Letters","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Multi-objective optimization; Mathematical optimization; Process (computing); Pareto principle; MPSoC; Genetic algorithm; Cluster analysis; Optimization problem; Face (sociological concept); Algorithm; Artificial intelligence; System on a chip; Machine learning; Mathematics; Embedded system","score_opus":0.07360325167212002,"score_gpt":0.2822132825428419,"score_spread":0.20861003087072189,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2607252581","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002424605,0.0005352607,0.9870945,0.0005386244,0.0036027047,0.0038242037,0.000036861784,0.0007966822,0.0011465199],"genre_scores_gemma":[0.8835653,0.0000036985903,0.11167981,0.00046830857,0.0007060468,0.002890757,0.00000968087,0.0001341913,0.0005422076],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9920096,0.0022562705,0.0017943479,0.0014075768,0.0013433585,0.0011888884],"domain_scores_gemma":[0.9886378,0.00180925,0.0025797745,0.0061865044,0.00054515566,0.0002415238],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.008734008,0.0007853055,0.0014437314,0.00041201056,0.0013376186,0.0018888074,0.007142434,0.00040948263,0.0000011647527],"category_scores_gemma":[0.0006515872,0.0006062376,0.00049757416,0.00037907614,0.000437575,0.0010841956,0.0002632503,0.0004996733,0.00002114147],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002226008,0.00032955364,0.00040934325,0.0030804588,0.0006887958,0.000088283414,0.004163328,0.33671194,0.53053856,0.015631586,0.1064008,0.0017347198],"study_design_scores_gemma":[0.0014373673,0.0002506723,0.000027729135,0.00067952153,0.00008686212,0.00011532797,0.00044847408,0.97990674,0.0144283455,0.00005701428,0.0016659055,0.0008960463],"about_ca_topic_score_codex":0.0005924299,"about_ca_topic_score_gemma":0.0000032198134,"teacher_disagreement_score":0.8811407,"about_ca_system_score_codex":0.00027785654,"about_ca_system_score_gemma":0.00031193896,"threshold_uncertainty_score":0.9999625},"labels":[],"label_agreement":null},{"id":"W2607329129","doi":"10.11159/icte17.120","title":"Air Traffic Flow Forecast in the Period of Major Events Based on Cost-Effectiveness Optimization","year":2017,"lang":"en","type":"article","venue":"Proceedings of the World Congress on Civil, Structural, and Environmental Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Period (music); Air traffic control; Computer science; Flow (mathematics); Operations research; Engineering; Aerospace engineering; Mathematics","score_opus":0.010096505792675348,"score_gpt":0.22028881341880988,"score_spread":0.21019230762613453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2607329129","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99152976,0.000035069734,0.006040053,0.00026591422,0.0004312646,0.0012889166,0.000017367258,0.000059695594,0.00033198454],"genre_scores_gemma":[0.9962205,0.000005087568,0.0036307813,0.000020902422,0.000015526603,0.00007425702,0.0000012465532,0.000015147747,0.00001650906],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990016,0.000018317749,0.00022044491,0.0002631026,0.00031663108,0.00017990243],"domain_scores_gemma":[0.9993181,0.00007776305,0.00024087078,0.00031996993,0.0000112222015,0.0000320809],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030700056,0.00019666918,0.0002238961,0.00012645742,0.00017809076,0.000074841,0.0010542078,0.000046771558,0.0000035509104],"category_scores_gemma":[0.000036535388,0.00013150199,0.00006809358,0.00010195809,0.00009195567,0.0003549087,0.00015076101,0.00016595516,1.7624907e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009603894,0.000073631454,0.008154216,0.0004363002,0.00003573832,0.000002562564,0.0005752632,0.96890855,0.012837117,0.002500196,0.000034410135,0.0063459505],"study_design_scores_gemma":[0.0005661286,0.00010829565,0.047645103,0.0005292354,0.0000098539485,0.000009921763,0.000041980245,0.91451925,0.036289558,0.00009342828,0.000016573382,0.00017065744],"about_ca_topic_score_codex":0.000005442337,"about_ca_topic_score_gemma":0.0000044886237,"teacher_disagreement_score":0.054389313,"about_ca_system_score_codex":0.00007761791,"about_ca_system_score_gemma":0.000004881166,"threshold_uncertainty_score":0.5362496},"labels":[],"label_agreement":null},{"id":"W2612020125","doi":"","title":"Graph partitioning techniques for load balancing of coupled simulations","year":2016,"lang":"fr","type":"preprint","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science; Load balancing (electrical power); Parallel computing; Graph; Graph partition; Distributed computing; Theoretical computer science; Mathematics","score_opus":0.024617430748400605,"score_gpt":0.26311040084531445,"score_spread":0.23849297009691384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2612020125","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004134781,0.0011405825,0.9678329,0.007818236,0.00039671702,0.0019005055,0.00021626132,0.00085288635,0.01570712],"genre_scores_gemma":[0.5785293,0.00021885976,0.41496825,0.000055903238,0.00005385893,0.0003727115,0.00011269714,0.00006217827,0.0056262296],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9901183,0.005422993,0.0016004081,0.0013210347,0.0008431706,0.00069406145],"domain_scores_gemma":[0.97861135,0.0059736925,0.0018363037,0.0036276013,0.00970514,0.000245915],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.011814976,0.0005790502,0.0008695415,0.00038292015,0.0006144432,0.00052567385,0.0026582452,0.0006121826,0.000081505816],"category_scores_gemma":[0.0036910817,0.00060666027,0.00053214445,0.0007549579,0.0005438535,0.0006424594,0.0014688825,0.0005103538,0.000018083134],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014158049,0.00026235968,0.0011299528,0.0006026125,0.00013036712,0.000002665982,0.0069164736,0.00009707101,0.074425586,0.8932145,0.0013067463,0.021897456],"study_design_scores_gemma":[0.00069461734,0.0000035201213,0.0005906657,0.014823105,0.000102343096,0.00002159893,0.000051322753,0.19547002,0.61247504,0.15727085,0.017536676,0.0009602571],"about_ca_topic_score_codex":0.0014211759,"about_ca_topic_score_gemma":0.0009785838,"teacher_disagreement_score":0.7359437,"about_ca_system_score_codex":0.0004543851,"about_ca_system_score_gemma":0.0010020126,"threshold_uncertainty_score":0.9996385},"labels":[],"label_agreement":null},{"id":"W2612733321","doi":"10.1145/3078155.3078163","title":"Applying Models of Computation to OpenCL Pipes for FPGA Computing","year":2017,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Compiler; Programmer; Field-programmable gate array; Dataflow; Kernel (algebra); Scheduling (production processes); Porting; Computation; Symmetric multiprocessor system; Parallel computing; CUDA; Embedded system; Operating system; Software; Programming language","score_opus":0.09650575307347198,"score_gpt":0.3583899604396866,"score_spread":0.2618842073662146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2612733321","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017887792,0.000010596319,0.9861538,0.00021554952,0.00014506128,0.0014311026,0.0000013816236,0.00026024948,0.00999349],"genre_scores_gemma":[0.5380142,2.409457e-7,0.46173462,0.00008231964,0.000021550193,0.000067931695,4.0850367e-7,0.000005477421,0.00007330055],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989122,0.00003365984,0.00033252995,0.00031764916,0.00020474032,0.00019918139],"domain_scores_gemma":[0.9985895,0.00014601751,0.00027785628,0.00070061965,0.00022273023,0.00006326166],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00073479157,0.00010615279,0.00022934897,0.0001021039,0.0003089908,0.00032073303,0.0015336295,0.000047564703,6.8070256e-7],"category_scores_gemma":[0.0000662225,0.00009939305,0.000058590027,0.00007117745,0.000023242834,0.0007641028,0.00049860094,0.000041570383,0.000005151948],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011354329,0.00006438216,0.0001900117,0.00019666152,0.000029060147,0.0000024837907,0.0024456794,0.024234677,0.01740752,0.49415562,0.005944129,0.45531842],"study_design_scores_gemma":[0.00015856982,0.00008293932,0.000087742614,0.00008870267,0.0000022597744,0.0000030840833,0.000031801606,0.9065885,0.05179995,0.04084018,0.00017803306,0.00013824656],"about_ca_topic_score_codex":0.0001693105,"about_ca_topic_score_gemma":0.000010410113,"teacher_disagreement_score":0.88235384,"about_ca_system_score_codex":0.000028301289,"about_ca_system_score_gemma":0.000034674173,"threshold_uncertainty_score":0.4053131},"labels":[],"label_agreement":null},{"id":"W2615965484","doi":"10.1109/fpt.2016.7929514","title":"Enhanced source-level instrumentation for FPGA in-system debug of High-Level Synthesis designs","year":2016,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; High-level synthesis; Computer science; Field-programmable gate array; Embedded system; Context (archaeology); Computer architecture; Software; Software bug; Programming language","score_opus":0.07323575675952773,"score_gpt":0.27523663258283015,"score_spread":0.20200087582330242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2615965484","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035982005,0.0000077717505,0.9615846,0.00017759087,0.00015654716,0.00081114785,0.000016845686,0.00040816853,0.000855293],"genre_scores_gemma":[0.70305014,0.0000024102114,0.29597074,0.000025942674,0.000022451504,0.00038227247,5.063898e-7,0.000015927915,0.00052963546],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980069,0.0001903541,0.00067953777,0.00046901623,0.00031887693,0.00033535156],"domain_scores_gemma":[0.99785227,0.00093751505,0.0003073514,0.0006486645,0.00018461267,0.000069574],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085578486,0.00019675777,0.00038252218,0.00031629403,0.00005113394,0.000044013654,0.00087159296,0.00013400042,0.0000117249465],"category_scores_gemma":[0.00018133878,0.00013954483,0.000092010465,0.00032801248,0.000042244093,0.000605249,0.00011428715,0.00003975601,0.000021641348],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044712768,0.000084558866,0.00034639475,0.00023242929,0.000040088176,0.0000018054368,0.0007849273,0.000011142185,0.48317397,0.14109555,0.00067762815,0.3735068],"study_design_scores_gemma":[0.0005308427,0.0001230396,0.0012018846,0.00041114286,0.000006690763,0.000006245357,0.00011747117,0.0015707761,0.9932546,0.002523124,0.000035942357,0.00021825299],"about_ca_topic_score_codex":0.00024508318,"about_ca_topic_score_gemma":0.00009672204,"teacher_disagreement_score":0.6670681,"about_ca_system_score_codex":0.00025595017,"about_ca_system_score_gemma":0.0001020027,"threshold_uncertainty_score":0.56904733},"labels":[],"label_agreement":null},{"id":"W2618857207","doi":"","title":"Relaxing Synchronous Composition with Clock Abstraction","year":2009,"lang":"en","type":"preprint","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Prevention of Organ Failure","funders":"","keywords":"Abstraction; Computer science; Composition (language); Clock synchronization; Simple (philosophy); Binary number; Programming language; Bounded function; Theoretical computer science; Synchronization (alternating current); Arithmetic; Mathematics; Computer network","score_opus":0.0107270520016446,"score_gpt":0.2236429420759258,"score_spread":0.21291589007428122,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2618857207","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018565461,0.0006370068,0.93014866,0.004339577,0.00020086246,0.00074609666,0.000008872961,0.0015693351,0.04378415],"genre_scores_gemma":[0.635238,0.00014895036,0.36348987,0.00007665884,0.0000303744,0.000079510784,0.00011413768,0.00003631222,0.00078619394],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99242496,0.0045139496,0.00070281624,0.0012000231,0.0007111436,0.00044710684],"domain_scores_gemma":[0.9926062,0.00077137985,0.0009696535,0.0034821178,0.0019754528,0.00019516371],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0049991305,0.00047173112,0.00048730106,0.0003365465,0.0004265716,0.0010519836,0.0024353657,0.00045924063,0.000016148822],"category_scores_gemma":[0.00018403132,0.00048622492,0.00018369866,0.000476483,0.00013418408,0.0005581781,0.0010106107,0.0010942456,0.000052248495],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045699308,0.0018203811,0.0008282588,0.000627478,0.0002796482,0.00013196972,0.018987458,0.0016858304,0.025271956,0.65963686,0.0045194803,0.28616497],"study_design_scores_gemma":[0.0020794454,0.000013845531,0.012742558,0.024378002,0.00020304687,0.00080639165,0.00016404239,0.26876274,0.60486525,0.0684956,0.013230544,0.0042585502],"about_ca_topic_score_codex":0.000808042,"about_ca_topic_score_gemma":0.0003513481,"teacher_disagreement_score":0.6166725,"about_ca_system_score_codex":0.0004276174,"about_ca_system_score_gemma":0.0003265656,"threshold_uncertainty_score":0.99998504},"labels":[],"label_agreement":null},{"id":"W2620310122","doi":"","title":"From software threads to parallel hardware with LegUp high-level synthesis","year":2016,"lang":"en","type":"dissertation","venue":"TSpace (University of Toronto)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Software; High-level synthesis; Parallel computing; Computer architecture; Operating system; Field-programmable gate array","score_opus":0.018986228481403838,"score_gpt":0.23929430992860024,"score_spread":0.2203080814471964,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2620310122","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014570461,0.00042947484,0.95773923,0.0007418091,0.00047841415,0.00081232266,0.00028251685,0.0008908408,0.024054907],"genre_scores_gemma":[0.28284925,0.00012394444,0.6605511,0.000035614423,0.00013309358,0.000011175039,0.00011455558,0.00007080129,0.056110505],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99773085,0.00013629379,0.0001772478,0.00088854606,0.00068683346,0.00038019792],"domain_scores_gemma":[0.99726856,0.00023533555,0.00046558297,0.0014140136,0.00038714666,0.00022938524],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001722914,0.00042727898,0.0007505683,0.0001357531,0.00020753949,0.000061681065,0.0024486103,0.00042959204,0.002027731],"category_scores_gemma":[0.000049168164,0.00041930686,0.00017450262,0.00012856064,0.000051888066,0.0010979439,0.00023140114,0.00015776516,0.000115400064],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017664141,0.00039321024,0.0008594009,0.000972423,0.0018137767,0.0005775826,0.13047454,0.000028089726,0.009241824,0.016770056,0.06640162,0.77070105],"study_design_scores_gemma":[0.006677411,0.0043931752,0.7741384,0.026527021,0.002091723,0.000052310177,0.08955239,0.0005121156,0.05493413,0.0072746105,0.020474045,0.013372664],"about_ca_topic_score_codex":0.21364547,"about_ca_topic_score_gemma":0.12550443,"teacher_disagreement_score":0.773279,"about_ca_system_score_codex":0.0005542715,"about_ca_system_score_gemma":0.00028602837,"threshold_uncertainty_score":0.9998259},"labels":[],"label_agreement":null},{"id":"W2630264676","doi":"10.1007/978-3-319-03077-7","title":"Hardware and Software: Verification and Testing","year":2013,"lang":"en","type":"book","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of California, Irvine; University of California, Santa Barbara; Universidade Nova de Lisboa; University of Texas at Arlington; University of Waterloo; University of Illinois at Urbana-Champaign; Tel Aviv University; Aalborg Universitet; King's College London; Università degli Studi di Milano; Indian Institute of Technology Delhi; East Carolina University; TU Graz, Internationale Beziehungen und Mobilitätsprogramme","keywords":"Computer science; Programming language; Software verification; Software engineering; Software; Software testing; Software construction; Software system","score_opus":0.023086989870477595,"score_gpt":0.24425199765910033,"score_spread":0.22116500778862275,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2630264676","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00015690656,0.001077537,0.99643195,0.00020758055,0.00046224234,0.0005872627,0.000001938987,0.0005021069,0.00057247485],"genre_scores_gemma":[0.017531691,0.000032557342,0.98120403,0.0005235335,0.00023772704,0.000041847106,0.0000025355284,0.0000278241,0.0003982583],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99691814,0.000083396066,0.00042443137,0.0014838631,0.00060677575,0.00048340592],"domain_scores_gemma":[0.9971562,0.0009169401,0.00028746255,0.0011704747,0.00030514124,0.00016375816],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0009972907,0.0004029853,0.00042749508,0.00057109614,0.00024554835,0.0010860041,0.0018784743,0.00031373932,0.0000016748257],"category_scores_gemma":[0.00049208454,0.00037371382,0.00003018017,0.00078680017,0.00059003435,0.0009815252,0.0012593658,0.00056620967,0.000012441586],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.260311e-7,0.000009448899,0.0003868344,0.00013588344,0.0000039506285,0.000020460366,0.00071781094,0.00020074866,0.0005292246,0.0017221187,0.00038839172,0.9958845],"study_design_scores_gemma":[0.0003080326,0.0003963635,0.002293345,0.0018085202,0.000012235643,0.00054647983,3.6922833e-7,0.69713295,0.0047447295,0.28870833,0.002512796,0.0015358899],"about_ca_topic_score_codex":0.00005049723,"about_ca_topic_score_gemma":0.000010146362,"teacher_disagreement_score":0.9943486,"about_ca_system_score_codex":0.0002537181,"about_ca_system_score_gemma":0.00058811426,"threshold_uncertainty_score":0.99995095},"labels":[],"label_agreement":null},{"id":"W2663453367","doi":"","title":"SAT-based Automated Design Debugging: Improvements and Application to Low-power Design","year":2012,"lang":"en","type":"dissertation","venue":"TSpace","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"Debugging; Computer science; Embedded system; Computer architecture; Software engineering; Reliability engineering; Engineering; Programming language","score_opus":0.020715062858804367,"score_gpt":0.32791385029117076,"score_spread":0.3071987874323664,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2663453367","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001950633,0.00033588766,0.98980016,0.00011243275,0.00036387332,0.0029518714,0.0000017960132,0.0036627157,0.0008206099],"genre_scores_gemma":[0.6234639,0.000004310654,0.37242508,0.00030382286,0.000058824386,0.0013392044,0.00008276515,0.00010367738,0.002218416],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99725366,0.00032824508,0.0004492746,0.0008605435,0.0005417332,0.0005665258],"domain_scores_gemma":[0.99766046,0.0002165772,0.00043389545,0.0011490054,0.00024694265,0.00029309574],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001092037,0.00050102134,0.00044837233,0.00043030057,0.00016101473,0.00025848014,0.0009999172,0.0004389104,0.000012972667],"category_scores_gemma":[0.00007579153,0.00051400677,0.0000665652,0.000554549,0.000019708852,0.00031135214,0.00008478287,0.0002455556,0.0001914763],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026677494,0.00042148976,0.00010690238,0.00093582924,0.00019672766,0.000023111239,0.019504655,0.0010671084,0.878576,0.0028059357,0.051810447,0.044285033],"study_design_scores_gemma":[0.00080258155,0.00074414985,0.0026969472,0.00083598273,0.000110140696,0.000011469448,0.00033179804,0.34671596,0.6427897,0.0009899662,0.0019722865,0.0019990106],"about_ca_topic_score_codex":0.00014688319,"about_ca_topic_score_gemma":0.000015190113,"teacher_disagreement_score":0.62151325,"about_ca_system_score_codex":0.00023105183,"about_ca_system_score_gemma":0.00029009604,"threshold_uncertainty_score":0.9997311},"labels":[],"label_agreement":null},{"id":"W2670084885","doi":"10.23977/isspj.2016.11005","title":"An Improved Method of Signal Processing Platform Component Model","year":2016,"lang":"en","type":"article","venue":"Information Systems and Signal Processing Journal","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Dataflow; Computer science; Component (thermodynamics); Dataflow architecture; Data flow diagram; Event (particle physics); Complex event processing; Data-flow analysis; Distributed computing; Parallel computing; Real-time computing; Database; Operating system; Process (computing)","score_opus":0.030855793514617865,"score_gpt":0.293217143603734,"score_spread":0.26236135008911615,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2670084885","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027853688,0.0003916112,0.99569046,0.00007186295,0.00006832026,0.00028096273,0.000006062924,0.00018604692,0.0005193081],"genre_scores_gemma":[0.8422725,0.000011443772,0.15750913,0.0000587305,0.00009294877,0.000018196031,0.0000011854333,0.000011417213,0.000024417683],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971042,0.00014351537,0.0014490489,0.00021158025,0.0007300372,0.00036156346],"domain_scores_gemma":[0.9968846,0.00007487701,0.001595713,0.00022546075,0.0009613587,0.00025797923],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0029390496,0.000253309,0.00043842752,0.00044126433,0.00041748353,0.0012615771,0.00070269173,0.00016486832,0.0000030151875],"category_scores_gemma":[0.000014059009,0.00016202501,0.00007208998,0.00026081456,0.00006854976,0.011995506,0.00008497886,0.00024289015,0.000002650886],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004728291,0.000042885564,0.00007273422,0.00061259855,0.000021946244,0.0000031360828,0.0056582442,0.0023895847,0.08456316,0.003570679,0.00011138067,0.90290636],"study_design_scores_gemma":[0.0006172925,0.00022901983,0.000026242416,0.001187969,0.00001028893,0.0010207063,0.0004550797,0.9862765,0.007640251,0.0019965172,0.00027507244,0.00026508237],"about_ca_topic_score_codex":0.00001712587,"about_ca_topic_score_gemma":3.2630663e-7,"teacher_disagreement_score":0.9838869,"about_ca_system_score_codex":0.000120105535,"about_ca_system_score_gemma":0.00045607885,"threshold_uncertainty_score":0.99977523},"labels":[],"label_agreement":null},{"id":"W2735991644","doi":"10.1109/ets.2017.7968237","title":"Coverage-driven mixed-signal verification of smart power ICs in a UVM environment","year":2017,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Mixed-signal integrated circuit; Computer science; Signal integrity; SIGNAL (programming language); Electronic engineering; Integrated circuit; Engineering; Printed circuit board; Operating system","score_opus":0.01967300517294879,"score_gpt":0.24820193220472345,"score_spread":0.22852892703177466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2735991644","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041405194,0.000027862403,0.9463793,0.00019790177,0.0001053088,0.00027904022,0.0000016688547,0.00008261177,0.0115210945],"genre_scores_gemma":[0.96551293,0.000014888617,0.033944815,0.000029854411,0.000008853235,0.000025765174,6.5718825e-7,0.0000062325557,0.00045602125],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989355,0.000082084334,0.0002864692,0.00027959852,0.0002646986,0.0001516438],"domain_scores_gemma":[0.9985646,0.000037689726,0.00023313798,0.0010997334,0.000023348393,0.000041473526],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041141018,0.000097163516,0.00016099615,0.00008072549,0.00006602827,0.00009261544,0.0010385315,0.00007531088,0.000046266487],"category_scores_gemma":[0.00001735093,0.00009155644,0.000043784054,0.000040723287,0.00005697714,0.00044946742,0.0002412396,0.00008229558,0.000060162667],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005205403,0.00087452016,0.08491749,0.00011095043,0.00006942107,0.00007362158,0.0039207716,0.0003284802,0.313213,0.5277594,0.009957669,0.058722645],"study_design_scores_gemma":[0.001404113,0.0008674173,0.24474834,0.00023342631,0.000010907084,0.00003057095,0.000089680114,0.07381519,0.6454769,0.018453473,0.013936773,0.0009332578],"about_ca_topic_score_codex":0.00012337559,"about_ca_topic_score_gemma":0.000019787461,"teacher_disagreement_score":0.92410773,"about_ca_system_score_codex":0.00007581635,"about_ca_system_score_gemma":0.000033213764,"threshold_uncertainty_score":0.3733563},"labels":[],"label_agreement":null},{"id":"W2741661236","doi":"10.1109/asap.2017.7995277","title":"CGRA-ME: A unified framework for CGRA modelling and exploration","year":2017,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":156,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Computer architecture; Architecture; Field-programmable gate array; Design flow; Microarchitecture; Embedded system","score_opus":0.11382474931425697,"score_gpt":0.3302217807785392,"score_spread":0.21639703146428224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2741661236","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010289447,0.00004371519,0.99519265,0.000951529,0.00014477392,0.00043451582,7.2041365e-7,0.00040005962,0.001803109],"genre_scores_gemma":[0.46336982,0.000012778003,0.53615975,0.000064880034,0.000046052523,0.00006848082,4.504025e-7,0.0000062327854,0.00027153429],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99916804,0.000029524994,0.0001758389,0.0003182199,0.00013309995,0.00017525424],"domain_scores_gemma":[0.9986052,0.000128625,0.00014303863,0.00096733245,0.000095817275,0.000059997645],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000433541,0.000104751445,0.00013725173,0.000060234113,0.00038063288,0.0007295677,0.0007287649,0.00011231583,0.0000011669898],"category_scores_gemma":[0.00008521437,0.00009238414,0.00003544239,0.000046151992,0.00003443467,0.0013279984,0.00014722541,0.00008291649,0.000005239043],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000035711892,0.000009171579,0.00005337076,0.000020369867,0.0000054778498,0.0000010969919,0.00056093826,0.00014322545,0.00041529676,0.99386275,0.0006834795,0.004241261],"study_design_scores_gemma":[0.00008096608,0.00004901195,0.000012640473,0.000044695826,0.0000022104089,0.0000021248875,0.000029964227,0.46701467,0.008677689,0.5235679,0.00040853652,0.000109547276],"about_ca_topic_score_codex":0.000040568713,"about_ca_topic_score_gemma":0.000013935161,"teacher_disagreement_score":0.4702948,"about_ca_system_score_codex":0.000015834297,"about_ca_system_score_gemma":0.000022823519,"threshold_uncertainty_score":0.7035238},"labels":[],"label_agreement":null},{"id":"W2742200817","doi":"10.1109/tvlsi.2017.2720623","title":"From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; x86; Embedded system; Multi-core processor; Software; POSIX Threads; High-level synthesis; Computer architecture; Computer hardware; Operating system; Thread (computing)","score_opus":0.0489006843009377,"score_gpt":0.29644199272075317,"score_spread":0.24754130841981548,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2742200817","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017945692,0.0001035401,0.9685669,0.00045916086,0.007296558,0.003201722,0.001459517,0.0007007054,0.00026621477],"genre_scores_gemma":[0.9739001,0.000013295775,0.019426174,0.000072211784,0.00039300014,0.004308243,0.000022047936,0.00008425146,0.0017806811],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99527687,0.0005173997,0.001308038,0.0013167553,0.0008199107,0.0007610368],"domain_scores_gemma":[0.995019,0.0007737326,0.0005613636,0.002771813,0.0005631448,0.00031089867],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0014558929,0.00061304093,0.0010024896,0.0007287259,0.00090169767,0.0016651973,0.0022186018,0.0005277812,0.000015186006],"category_scores_gemma":[0.00015659902,0.00057531253,0.00033294386,0.0003650374,0.00006918937,0.0017971663,0.000017571112,0.00046883535,0.00019922819],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0025896735,0.009593099,0.0021537142,0.0048968364,0.002590465,0.0005642583,0.063573025,0.18482885,0.30828345,0.07508626,0.07757115,0.2682692],"study_design_scores_gemma":[0.0026268086,0.00061639166,0.0011142459,0.006828863,0.00014351693,0.00006825952,0.003670543,0.69780415,0.27875924,0.00060468586,0.0056210165,0.0021422743],"about_ca_topic_score_codex":0.00983756,"about_ca_topic_score_gemma":0.0043787244,"teacher_disagreement_score":0.95595443,"about_ca_system_score_codex":0.00071622734,"about_ca_system_score_gemma":0.00015990957,"threshold_uncertainty_score":0.99966985},"labels":[],"label_agreement":null},{"id":"W2742409845","doi":"10.1109/newcas.2017.8010157","title":"A data driven CGRA Overlay Architecture with embedded processors","year":2017,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Fonds de recherche du Québec – Nature et technologies","keywords":"MicroBlaze; Computer science; Field-programmable gate array; Embedded system; Computer architecture; Overlay; Speedup; Microarchitecture; Architecture; Software; Parallel computing; Computer hardware; Operating system","score_opus":0.047724482480000135,"score_gpt":0.30901119829993584,"score_spread":0.2612867158199357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2742409845","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028559815,0.000026055437,0.9542274,0.0013486877,0.00009294735,0.00048114845,0.00001314167,0.0010353363,0.03991931],"genre_scores_gemma":[0.66290766,0.000002393603,0.33477166,0.00019114069,0.00007107579,0.00003485977,0.000006240503,0.000018588407,0.0019963726],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981245,0.00006258845,0.00020686594,0.00080042885,0.00045787162,0.00034777645],"domain_scores_gemma":[0.99301094,0.00005336911,0.00026798842,0.006439833,0.00010348041,0.00012441592],"candidate_categories":["open_science"],"consensus_categories":[],"category_scores_codex":[0.00038126225,0.00021708985,0.00024738538,0.000092060436,0.000363522,0.00092080166,0.008329692,0.00008866395,0.000016341377],"category_scores_gemma":[0.000113590875,0.00014551106,0.000030149586,0.00012433955,0.000119407916,0.0015241479,0.0016199809,0.00021465358,0.00004167546],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002074801,0.0008669098,0.021139178,0.0007734631,0.00073846726,0.0014183794,0.014809285,0.00046375702,0.024084756,0.36372507,0.39680392,0.17496936],"study_design_scores_gemma":[0.0064889607,0.0032959066,0.0257014,0.0024762284,0.00017801477,0.002492612,0.0005404389,0.5003323,0.1408164,0.09421886,0.21597283,0.0074860365],"about_ca_topic_score_codex":0.00008593087,"about_ca_topic_score_gemma":0.00042965345,"teacher_disagreement_score":0.6600517,"about_ca_system_score_codex":0.000023174636,"about_ca_system_score_gemma":0.00014790334,"threshold_uncertainty_score":0.99703574},"labels":[],"label_agreement":null},{"id":"W2744966218","doi":"10.1109/newcas.2017.8010168","title":"FPGA implementation of Token-based Self-timed processors: A case study","year":2017,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Field-programmable gate array; Computer science; Security token; Embedded system; Asynchronous communication; FPGA prototype; Digital signal processing; Computer architecture; Computer hardware; Operating system; Computer network","score_opus":0.036704283489490286,"score_gpt":0.37029224907097436,"score_spread":0.33358796558148407,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2744966218","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5716713,0.000007774327,0.4240612,0.00016398223,0.000080371996,0.0015078873,0.0000016771611,0.00065944006,0.0018463556],"genre_scores_gemma":[0.9274827,2.1967409e-7,0.07225222,0.000038739014,0.000017206257,0.00014426846,3.45639e-7,0.000007633908,0.00005664949],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99875426,0.00010933001,0.00035101757,0.00030621482,0.00030266197,0.00017652607],"domain_scores_gemma":[0.9980397,0.000055843793,0.0003813375,0.0012582215,0.00020917422,0.00005571253],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007365434,0.00011839462,0.00018560806,0.00010968119,0.00021657987,0.00022656981,0.0010523032,0.000036345773,0.000019361749],"category_scores_gemma":[0.000028793722,0.000101158774,0.00004166535,0.00010551932,0.00002098926,0.00066123233,0.00017639392,0.000052169315,0.000007047763],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007492424,0.008257555,0.3586344,0.00173173,0.00083968876,0.01125604,0.122712664,0.000054651933,0.02315486,0.020951658,0.018239614,0.4340922],"study_design_scores_gemma":[0.004227738,0.0027189394,0.008449756,0.00007743148,0.00006830716,0.0005993714,0.009603089,0.034408182,0.93741953,0.0014270545,0.00022814471,0.0007724666],"about_ca_topic_score_codex":0.0031890045,"about_ca_topic_score_gemma":0.0007876647,"teacher_disagreement_score":0.9142647,"about_ca_system_score_codex":0.00004165429,"about_ca_system_score_gemma":0.00015135472,"threshold_uncertainty_score":0.4820842},"labels":[],"label_agreement":null},{"id":"W2748492418","doi":"10.32920/ryerson.14657358","title":"Rapid And Efficient Multi Objective Design Space Exploration Methods In High Level Synthesis Of Computation Intensive Applications","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"High-level synthesis; Design space exploration; Computer science; Field-programmable gate array; Digital signal processing; Scheduling (production processes); Very-large-scale integration; Parametric statistics; Computer engineering; Embedded system; Mathematical optimization; Computer hardware; Mathematics","score_opus":0.1443077852460618,"score_gpt":0.37025355285924477,"score_spread":0.22594576761318297,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2748492418","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00060945924,0.00040528577,0.995822,0.0002535098,0.00015236558,0.002384164,0.00000839779,0.0002515186,0.000113311195],"genre_scores_gemma":[0.30755305,0.000068429996,0.69116217,0.00002842555,0.000011751728,0.0011379867,0.000008103024,0.000016048494,0.000014030742],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9958021,0.0019474741,0.0007503532,0.0009967139,0.00029843068,0.00020492039],"domain_scores_gemma":[0.9952047,0.0019645947,0.0006231465,0.00079646136,0.0013446097,0.000066505134],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002064103,0.0003199142,0.00070287095,0.0005999267,0.000057663907,0.00017095766,0.00055991905,0.0003209493,0.0000021428457],"category_scores_gemma":[0.00061817653,0.00032370072,0.00009082621,0.00063854747,0.00009156448,0.00025569779,0.0009618114,0.00036739447,0.0000016383427],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051439656,0.00088383787,0.000110349676,0.0014431269,0.00036670518,0.000029062894,0.039940074,0.27060798,0.06929429,0.04806823,0.00030305272,0.5689019],"study_design_scores_gemma":[0.00015990165,0.0000440321,0.0006839345,0.00040718296,0.000024460676,0.000008159219,0.001866901,0.654955,0.33588135,0.0056453003,0.0000028531756,0.00032089822],"about_ca_topic_score_codex":0.00064267253,"about_ca_topic_score_gemma":0.000036842546,"teacher_disagreement_score":0.568581,"about_ca_system_score_codex":0.00024964177,"about_ca_system_score_gemma":0.000281806,"threshold_uncertainty_score":0.9999215},"labels":[],"label_agreement":null},{"id":"W2761813787","doi":"","title":"Mapping Applications to Coarse-Grained Reconfigurable Architectures","year":2006,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Computer science; Control reconfiguration; Coprocessor; Flexibility (engineering); Field-programmable gate array; Computer architecture; Reconfigurable computing; Embedded system; Overhead (engineering); Computation; Application-specific integrated circuit; Parallel computing; Operating system","score_opus":0.018480806138511587,"score_gpt":0.2544581921402388,"score_spread":0.2359773860017272,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2761813787","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00051336735,0.00002831367,0.8218778,0.0011413093,0.000037667767,0.0005927548,0.0000011074194,0.0011891588,0.17461856],"genre_scores_gemma":[0.46092293,4.2866725e-7,0.5302671,0.00079515926,0.000107257,0.000493332,0.0000021252972,0.000011728871,0.0073999325],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9988547,0.000052985553,0.00026663142,0.00037896962,0.00017686487,0.00026985272],"domain_scores_gemma":[0.998953,0.000086552325,0.00005746247,0.0007537791,0.0000710634,0.00007817289],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028399655,0.000121640005,0.00014061299,0.00023917743,0.00011069212,0.00015334408,0.00087456976,0.000050218187,0.00002613394],"category_scores_gemma":[0.000012662198,0.00010934586,0.000049022667,0.0006254116,0.00001704536,0.000085516185,0.00007097203,0.000080340826,0.00021504429],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019912493,0.00007423543,0.00017461184,0.000035510013,0.0000127742105,0.0000072181415,0.0005699102,0.00049352477,0.12191256,0.69174606,0.10499299,0.079978615],"study_design_scores_gemma":[0.00025193786,0.000117768126,0.000868247,0.00006709325,0.0000029882292,0.00008965968,0.000080037134,0.01574884,0.23693106,0.2570181,0.48801997,0.0008043224],"about_ca_topic_score_codex":0.0003918188,"about_ca_topic_score_gemma":0.000077022654,"teacher_disagreement_score":0.46040958,"about_ca_system_score_codex":0.000042612708,"about_ca_system_score_gemma":0.000033535653,"threshold_uncertainty_score":0.4458995},"labels":[],"label_agreement":null},{"id":"W2762612081","doi":"10.23919/fpl.2017.8056841","title":"Automated generation of banked memory architectures in the high-level synthesis of multi-threaded software","year":2017,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Software; Bottleneck; Thread (computing); Parallel computing; Profiling (computer programming); Memory bandwidth; Field-programmable gate array; Embedded system; Computer architecture; Computer hardware; Operating system","score_opus":0.09305453814660701,"score_gpt":0.30886623241176003,"score_spread":0.215811694265153,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2762612081","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22960843,0.00004313808,0.76838714,0.00033176198,0.000117467214,0.0005529331,0.000009989367,0.00053825066,0.00041091468],"genre_scores_gemma":[0.7206785,0.0000014217495,0.27916953,0.00003600227,0.000016350874,0.00004871723,7.7633194e-7,0.000006199251,0.000042496187],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985229,0.00031596655,0.00041889108,0.00025688834,0.00032656835,0.00015878437],"domain_scores_gemma":[0.99761766,0.00034474066,0.0003860933,0.0015192371,0.00010972918,0.00002251392],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00092686113,0.00013175777,0.00027827456,0.00016277592,0.00010858767,0.00008334267,0.0020069608,0.000097282405,0.000005990776],"category_scores_gemma":[0.0006155411,0.000086006476,0.0000634183,0.00011724856,0.00011121376,0.00018187727,0.00017153416,0.00009012488,0.0000024632309],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032951826,0.00074570475,0.005480095,0.00048276896,0.0001435114,0.000046764642,0.013667022,0.001958881,0.7566693,0.028655488,0.0055168364,0.18660071],"study_design_scores_gemma":[0.00021067332,0.000044213313,0.039179765,0.00008481963,0.0000063545735,0.000008428913,0.000035490364,0.12253446,0.8369144,0.00085034274,0.0000032712144,0.00012777343],"about_ca_topic_score_codex":0.0015505364,"about_ca_topic_score_gemma":0.00051582686,"teacher_disagreement_score":0.4910701,"about_ca_system_score_codex":0.000021106494,"about_ca_system_score_gemma":0.0000553745,"threshold_uncertainty_score":0.37294656},"labels":[],"label_agreement":null},{"id":"W2770513052","doi":"","title":"An architecture exploration framework for the implementation of embedded dsp applications","year":2010,"lang":"en","type":"article","venue":"The Atrium (University of Guelph)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Particle swarm optimization; Evolutionary algorithm; Computer science; Pareto principle; Multi-objective optimization; Mathematical optimization; Metaheuristic; Evolutionary computation; Algorithm; Artificial intelligence; Machine learning; Mathematics","score_opus":0.021634854065676987,"score_gpt":0.2869612395109692,"score_spread":0.2653263854452922,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2770513052","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01608607,0.000023745311,0.9802832,0.0024410742,0.00007487915,0.0009275632,0.000012259376,0.00009499932,0.000056207853],"genre_scores_gemma":[0.7994495,0.0000066032558,0.20042287,0.00002922516,0.000054181546,0.000008802505,0.0000060766174,0.0000046213377,0.000018125735],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9993233,0.00008595081,0.0001268883,0.00017022427,0.00018066305,0.000112938775],"domain_scores_gemma":[0.99823654,0.00033330204,0.0002697539,0.00094590086,0.00018408099,0.000030428604],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005513927,0.00007444145,0.00011017862,0.00007502893,0.0002803311,0.000024737361,0.0014936536,0.00007277332,0.00001502447],"category_scores_gemma":[0.000013951806,0.000057627116,0.00008268921,0.0003259495,0.0001182781,0.00038680137,0.00010625202,0.00016128435,0.0000028766813],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021946926,0.000042408377,0.00009730618,0.000032482843,0.000038120892,2.2586731e-7,0.018532407,0.00011804871,0.4449173,0.48877302,0.00060551293,0.046821233],"study_design_scores_gemma":[0.0012054015,0.00085237593,0.025188513,0.0000474594,0.00024932623,0.00001686666,0.041262824,0.02917188,0.122744076,0.76249826,0.016161148,0.00060190103],"about_ca_topic_score_codex":0.00021228107,"about_ca_topic_score_gemma":0.0003318545,"teacher_disagreement_score":0.7833634,"about_ca_system_score_codex":0.000012223923,"about_ca_system_score_gemma":0.000054433494,"threshold_uncertainty_score":0.2775605},"labels":[],"label_agreement":null},{"id":"W2774926993","doi":"","title":"Hardware design and CAD for processor-based logic emulation systems.","year":2006,"lang":"en","type":"article","venue":"Scholarship at UWindsor (University of Windsor)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Emulation; Computer science; CAD; Hardware emulation; Logic synthesis; Computer hardware; Embedded system; Register-transfer level; Computer architecture; Logic gate; Engineering; Field-programmable gate array; Engineering drawing","score_opus":0.03527109920929515,"score_gpt":0.236613890503705,"score_spread":0.20134279129440985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2774926993","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13355674,0.00037229477,0.8634404,0.0003618352,0.00010914087,0.0012980287,0.00002502429,0.00042000305,0.00041651938],"genre_scores_gemma":[0.8644926,0.0000030468425,0.13449383,0.00004189576,0.000041428353,0.0000072693624,0.000019160476,0.000020233976,0.0008805085],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978276,0.00034712025,0.0002913566,0.0006700917,0.0004660111,0.0003978082],"domain_scores_gemma":[0.998065,0.0003161537,0.00042306987,0.0006113385,0.0004577802,0.00012666608],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013002343,0.00026004118,0.00040737298,0.00038768078,0.00050737296,0.000147759,0.0010001977,0.00030469653,0.000007123282],"category_scores_gemma":[0.00008180204,0.00030695403,0.0001288246,0.0004923386,0.00012646827,0.001250208,0.00018764086,0.00019604222,0.000014086307],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0023041365,0.001634378,0.28461945,0.007858261,0.00051151466,0.00043521944,0.0069735236,0.04526554,0.24402222,0.3819993,0.015703581,0.008672859],"study_design_scores_gemma":[0.014049173,0.0031778181,0.21197441,0.0020961047,0.00047489285,0.00023446308,0.0012228225,0.5486817,0.109904654,0.09300259,0.010615105,0.004566308],"about_ca_topic_score_codex":0.0001467208,"about_ca_topic_score_gemma":0.000037575348,"teacher_disagreement_score":0.7309359,"about_ca_system_score_codex":0.00018811699,"about_ca_system_score_gemma":0.00014974311,"threshold_uncertainty_score":0.99993825},"labels":[],"label_agreement":null},{"id":"W2780145163","doi":"","title":"Load Balancing of Multi-physics Simulation by Multi-criteria Graph Partitioning","year":2017,"lang":"fr","type":"preprint","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Heuristics; Computation; Graph partition; Partition (number theory); Vertex (graph theory); Computer science; Workload; Maximum cut; Graph; Mathematical optimization; Algorithm; Theoretical computer science; Mathematics; Combinatorics","score_opus":0.045762871923082905,"score_gpt":0.2962077389639868,"score_spread":0.25044486704090385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2780145163","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0072322343,0.0024345245,0.98145795,0.0017038007,0.000735342,0.0010015307,0.00015367064,0.00049979094,0.0047811377],"genre_scores_gemma":[0.6398536,0.00031238006,0.3532219,0.00003697908,0.00003893243,0.000095551564,0.00020717742,0.000061529514,0.006171978],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.98625296,0.008971491,0.0014898408,0.0015305096,0.0009868895,0.0007683226],"domain_scores_gemma":[0.98319453,0.0019941633,0.0027014874,0.0052550132,0.0065355636,0.00031926023],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.011581934,0.0006916308,0.00094429584,0.00018235004,0.0009502083,0.0013514373,0.0037212425,0.000636895,0.000052162286],"category_scores_gemma":[0.0032693997,0.0008393622,0.00046997372,0.00047366394,0.000662941,0.0011018805,0.002350936,0.00090726104,0.000055233577],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052517393,0.006515113,0.017779905,0.0032800008,0.0007402294,0.000044009936,0.10413567,0.016223127,0.22419101,0.38510746,0.0058423127,0.23608863],"study_design_scores_gemma":[0.00081525644,0.000001305308,0.0017948683,0.0066455044,0.00006008358,0.000008624692,0.000056629036,0.8129141,0.167585,0.005203027,0.004171106,0.0007445356],"about_ca_topic_score_codex":0.005769123,"about_ca_topic_score_gemma":0.001248928,"teacher_disagreement_score":0.79669094,"about_ca_system_score_codex":0.00043438378,"about_ca_system_score_gemma":0.0006772271,"threshold_uncertainty_score":0.9996852},"labels":[],"label_agreement":null},{"id":"W2787241561","doi":"10.1109/reconfig.2017.8279807","title":"Rapid circuit-specific inlining tuning for FPGA high-level synthesis","year":2017,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Compiler; Benchmark (surveying); Field-programmable gate array; Parallel computing; Optimizing compiler; Speedup; Cache; Metric (unit); Embedded system; Computer architecture; Operating system","score_opus":0.16165518200630694,"score_gpt":0.30094466478424703,"score_spread":0.1392894827779401,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2787241561","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0008945112,0.00010787483,0.9781341,0.0005052527,0.0005964482,0.00042937926,0.000006427809,0.0008352646,0.018490745],"genre_scores_gemma":[0.6590415,0.000021200474,0.33961725,0.0000983124,0.00018066684,0.00017086566,6.9626145e-7,0.000022541135,0.0008469166],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981606,0.00008509713,0.00039966204,0.0006155103,0.00029557868,0.00044355862],"domain_scores_gemma":[0.9964662,0.00066938036,0.00034069523,0.0022433123,0.00016655761,0.00011381292],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013270582,0.00021517897,0.00034406353,0.00016708572,0.00076206937,0.0009473126,0.003021175,0.00014040309,0.000035938447],"category_scores_gemma":[0.00042244323,0.00019780791,0.0001282356,0.00008684024,0.00007392688,0.0010927753,0.0004099329,0.0001316935,0.000063983345],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005467809,0.000038189915,0.00016918263,0.000049102222,0.000038627757,0.000016283817,0.00065981067,0.00000196436,0.02025654,0.38417435,0.013598065,0.5809924],"study_design_scores_gemma":[0.0013361912,0.00044574158,0.005689433,0.0008927844,0.000036641613,0.0001043015,0.00032855544,0.047567196,0.7538797,0.10342676,0.08398198,0.0023106723],"about_ca_topic_score_codex":0.000074773794,"about_ca_topic_score_gemma":0.000007538029,"teacher_disagreement_score":0.7336232,"about_ca_system_score_codex":0.0000737318,"about_ca_system_score_gemma":0.00006490676,"threshold_uncertainty_score":0.9134957},"labels":[],"label_agreement":null},{"id":"W2788424169","doi":"10.1145/3174243.3174254","title":"Architecture Exploration for HLS-Oriented FPGA Debug Overlays","year":2018,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Computer science; Embedded system; Field-programmable gate array; Overlay; Context (archaeology); Instrumentation (computer programming); Computer architecture; High-level synthesis; Architecture; Software bug; Software engineering; Software; Operating system","score_opus":0.03011474328624994,"score_gpt":0.28448958424064896,"score_spread":0.254374840954399,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2788424169","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006899154,0.000015501195,0.98648787,0.0006691864,0.0003889698,0.00058711617,0.0000018904237,0.0011557968,0.010003772],"genre_scores_gemma":[0.39789507,0.000001371347,0.5993185,0.00063936354,0.000348653,0.00019101563,0.0000045538345,0.000015599308,0.0015858809],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988866,0.000060515726,0.00022227624,0.0003716307,0.00020938527,0.0002495867],"domain_scores_gemma":[0.9988897,0.000093382616,0.000082324186,0.00063572,0.00023105086,0.00006785637],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000325062,0.00012954278,0.00013238046,0.00012013258,0.00012620386,0.00010588755,0.00055847823,0.000081461374,0.000016203343],"category_scores_gemma":[0.00007523603,0.00010616477,0.00006193666,0.0002972122,0.0000417926,0.00059165456,0.000109400156,0.00006316198,0.00006221061],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003779286,0.00009358455,0.000084648906,0.00005397741,0.000032763288,0.000004189084,0.0051377895,0.000016658085,0.044851296,0.7350533,0.118900046,0.095733956],"study_design_scores_gemma":[0.0005615432,0.0011221367,0.00007139077,0.00006230791,0.0000073117053,0.00003049119,0.00008823495,0.056190655,0.6605476,0.14457695,0.1362336,0.00050776964],"about_ca_topic_score_codex":0.000023534161,"about_ca_topic_score_gemma":0.00004934139,"teacher_disagreement_score":0.6156963,"about_ca_system_score_codex":0.00004129893,"about_ca_system_score_gemma":0.000042581243,"threshold_uncertainty_score":0.43292737},"labels":[],"label_agreement":null},{"id":"W2801736597","doi":"10.1139/tcsme-2016-0005","title":"MAPPING DISCRETE-TIME MODELS FOR DESCRIPTOR-SYSTEMS WITH CONSISTENT INITIAL CONDITIONS","year":2016,"lang":"en","type":"article","venue":"Transactions of the Canadian Society for Mechanical Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Discretization; Discrete time and continuous time; Consistency (knowledge bases); Simple (philosophy); Range (aeronautics); Computer science; Control theory (sociology); Mathematics; State (computer science); Sampling (signal processing); Algorithm; Applied mathematics; Mathematical analysis; Control (management); Artificial intelligence; Statistics; Engineering","score_opus":0.02401078069618544,"score_gpt":0.22042192305213712,"score_spread":0.19641114235595167,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2801736597","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00022032685,0.000028289978,0.99681634,0.00087061164,0.00031710116,0.0011353759,0.00039143543,0.00018475356,0.00003574018],"genre_scores_gemma":[0.87510526,0.0000015719405,0.12397854,0.000058396075,0.000037993068,0.00058559095,0.0000026138514,0.000029941759,0.00020006344],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988618,0.000019046633,0.00030566228,0.0002555291,0.00017772817,0.00038021497],"domain_scores_gemma":[0.99881035,0.0002544996,0.000082436454,0.00047144794,0.00016812197,0.00021314327],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003185615,0.00016208416,0.00024324299,0.00007323079,0.00029139948,0.000058290792,0.0006060344,0.00013938085,0.0000036421704],"category_scores_gemma":[0.000022068454,0.000109899454,0.0004632315,0.00023192048,0.00005260518,0.00034915766,0.000010105677,0.00009786363,7.139229e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002604212,0.00006803231,0.000001534826,0.0007265215,0.0012912734,0.0000019826161,0.0018491556,0.121051885,0.19951913,0.66939235,0.0041190805,0.0019529888],"study_design_scores_gemma":[0.00073480344,0.00015569618,0.0000013734516,0.00046316342,0.000060458293,0.0000332284,0.000114313014,0.9656783,0.026435016,0.0040618805,0.0019350083,0.00032677953],"about_ca_topic_score_codex":0.0015913611,"about_ca_topic_score_gemma":0.0010637285,"teacher_disagreement_score":0.87488496,"about_ca_system_score_codex":0.00043611732,"about_ca_system_score_gemma":0.00033345056,"threshold_uncertainty_score":0.44815695},"labels":[],"label_agreement":null},{"id":"W2809276277","doi":"10.1145/3195970.3195986","title":"An architecture-agnostic integer linear programming approach to CGRA mapping","year":2018,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Computer architecture; Architecture; Integer programming; Parallel computing; Integer (computer science); Linear programming; Set (abstract data type); Programming language; Algorithm","score_opus":0.03139286431662249,"score_gpt":0.28671294549566667,"score_spread":0.2553200811790442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2809276277","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0025355767,0.000012016083,0.9756734,0.0002120606,0.00016761682,0.0007533965,3.447747e-7,0.0019109907,0.018734595],"genre_scores_gemma":[0.451821,1.3464263e-7,0.54723483,0.0004350537,0.00021630885,0.00008113625,0.0000010063649,0.000013804478,0.00019676243],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979926,0.0001568381,0.000323726,0.00069805136,0.00033879187,0.00049002905],"domain_scores_gemma":[0.9982244,0.00008262642,0.000069010384,0.0011888514,0.00018411607,0.00025102272],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00073369767,0.00021668531,0.00022052044,0.00032611765,0.00013966032,0.00029164818,0.001657619,0.000097834316,0.0000074915065],"category_scores_gemma":[0.000118388554,0.0001753425,0.00005956039,0.00084125326,0.00007282422,0.00035486705,0.0003084609,0.00019429298,0.00016370282],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022000277,0.00085830427,0.0010944183,0.00021154877,0.000084883475,0.000041925017,0.034582295,0.00037875902,0.048262104,0.24418758,0.009528828,0.66074735],"study_design_scores_gemma":[0.00071588793,0.004515009,0.0009781717,0.00061078696,0.00002437768,0.0006835075,0.0010784259,0.62439644,0.17862004,0.02049034,0.16465825,0.0032287445],"about_ca_topic_score_codex":0.0000937591,"about_ca_topic_score_gemma":0.00002101078,"teacher_disagreement_score":0.6575186,"about_ca_system_score_codex":0.000050058596,"about_ca_system_score_gemma":0.00004878211,"threshold_uncertainty_score":0.71502596},"labels":[],"label_agreement":null},{"id":"W2818116514","doi":"10.1117/12.2309986","title":"Monitor and control for the SKA1 CSP Mid.CBF utilizing the Stratix-10 FPGA equipped with HPS","year":2018,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"National Research Council Canada","funders":"","keywords":"Stratix; Field-programmable gate array; Computer science; Embedded system; Ethernet; FPGA prototype; System on a chip; Latency (audio); Gate array; Computer hardware; Telecommunications","score_opus":0.029780886701614117,"score_gpt":0.2807408562343575,"score_spread":0.2509599695327434,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2818116514","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0033701642,0.00025593227,0.9841201,0.0025269492,0.00018116875,0.0013666768,0.0000031047332,0.000369372,0.007806548],"genre_scores_gemma":[0.96824545,0.000005601296,0.029209003,0.0005989464,0.00027856804,0.00020997452,2.1237183e-7,0.000014398042,0.0014378498],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99871224,0.0001244549,0.00022931643,0.00034508904,0.00025995693,0.00032891918],"domain_scores_gemma":[0.9979372,0.0008311473,0.00011353913,0.00084888004,0.00020891528,0.000060329407],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008916852,0.00017304538,0.00017859858,0.000035781042,0.00042583558,0.00043383372,0.0010544104,0.00006964282,0.00001782452],"category_scores_gemma":[0.000050054707,0.000076957505,0.00004550632,0.00016836428,0.00022921486,0.00032632664,0.00011912883,0.0001088042,0.000012033138],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056408654,0.00022366087,0.0020399492,0.00021131239,0.0007400715,0.000025946329,0.010726303,0.0000151734475,0.090754926,0.5302599,0.10499053,0.25944814],"study_design_scores_gemma":[0.0050322465,0.005718215,0.0024573018,0.0003050003,0.00018827173,0.00027824342,0.00458919,0.31550667,0.58902425,0.027269244,0.048161276,0.0014700899],"about_ca_topic_score_codex":0.00009059255,"about_ca_topic_score_gemma":0.000118031385,"teacher_disagreement_score":0.9648753,"about_ca_system_score_codex":0.000019091163,"about_ca_system_score_gemma":0.000059564194,"threshold_uncertainty_score":0.41834685},"labels":[],"label_agreement":null},{"id":"W2883950795","doi":"10.1049/el.2018.5160","title":"Design and implementation of a new architecture of a real‐time reconfigurable digital modulator on FPGA","year":2018,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Field-programmable gate array; Phase-shift keying; Computer science; Modulation (music); Multiplexing; Wireless; Embedded system; Computer hardware; Digital signal processing; Software-defined radio; Electronic engineering; Keying; Engineering; Telecommunications; Bit error rate; Channel (broadcasting)","score_opus":0.010353910556906905,"score_gpt":0.2504977450766418,"score_spread":0.2401438345197349,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2883950795","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23886633,0.00005028036,0.7593165,0.00084837363,0.000029251996,0.0004321212,0.0000023545276,0.00011278526,0.00034201043],"genre_scores_gemma":[0.95055026,0.000011752958,0.048997022,0.00028464204,0.000050793147,0.000011769536,0.0000024101726,0.000016754075,0.00007457173],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99885964,0.00007755142,0.0002828153,0.00028390216,0.00021560088,0.00028047914],"domain_scores_gemma":[0.99918973,0.00009183126,0.00021534157,0.00039992158,0.000048656635,0.000054504613],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002865979,0.00013043755,0.000201147,0.00014913258,0.000033669778,0.00005438305,0.00036553777,0.00004681414,0.0000085507945],"category_scores_gemma":[0.0000118735215,0.00012397548,0.000039431932,0.00022119374,0.000050577124,0.00023724331,0.000032243694,0.000097130964,0.0000054035286],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035165885,0.000018590654,0.000034754954,0.000022362246,0.00004714466,0.000001599352,0.0017779452,0.000082281,0.92730594,0.0043673287,0.007885017,0.05842189],"study_design_scores_gemma":[0.00033589095,0.0013642879,0.0000977225,0.000044997112,0.000006602662,0.00001755486,0.000007802138,0.002346831,0.98820424,0.006783488,0.0006312124,0.00015938921],"about_ca_topic_score_codex":0.000070623275,"about_ca_topic_score_gemma":0.000005334224,"teacher_disagreement_score":0.711684,"about_ca_system_score_codex":0.00007390375,"about_ca_system_score_gemma":0.00014070093,"threshold_uncertainty_score":0.5055573},"labels":[],"label_agreement":null},{"id":"W2885601112","doi":"10.71781/9780","title":"Feedforward deep architectures for classification and synthesis","year":2017,"lang":"en","type":"dissertation","venue":"Open MIND","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Samsung; Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs; Canadian Institute for Advanced Research","keywords":"Feed forward; Computer science; Artificial intelligence; Neuroscience; Psychology; Engineering; Control engineering","score_opus":0.067033785367864,"score_gpt":0.3605821187667033,"score_spread":0.29354833339883935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2885601112","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05109846,0.0013181203,0.47569093,0.0009364787,0.0018047484,0.011072266,0.00012277094,0.000100927144,0.4578553],"genre_scores_gemma":[0.54253817,0.00002625492,0.4339564,0.000023222201,0.00015350778,0.0015255354,0.00012244671,0.0000563255,0.02159814],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985722,0.00007478638,0.00029112317,0.0006728476,0.00018888146,0.00020021037],"domain_scores_gemma":[0.99796975,0.00026363687,0.0005250677,0.001046308,0.00012377756,0.00007148801],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0006048284,0.00023145675,0.00036461058,0.0001568552,0.00029345602,0.0013904202,0.0025474112,0.00028463363,0.00002793934],"category_scores_gemma":[0.00030377772,0.00021372891,0.00007435436,0.000049592185,0.000029692097,0.00019848214,0.00011446687,0.00013807823,0.000030455249],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024580466,0.000019601863,0.000016189297,0.000075981035,0.000032656906,0.0000019779598,0.0015608955,3.6892152e-7,0.002239672,0.00073778984,0.00050965237,0.99478066],"study_design_scores_gemma":[0.0015464341,0.00078823324,0.013948147,0.003117124,0.0005258769,0.000112826645,0.002388199,0.056977093,0.6459553,0.043864697,0.22665846,0.0041175797],"about_ca_topic_score_codex":0.000033364013,"about_ca_topic_score_gemma":0.00033439684,"teacher_disagreement_score":0.99066305,"about_ca_system_score_codex":0.00003927899,"about_ca_system_score_gemma":0.00013760783,"threshold_uncertainty_score":0.99964625},"labels":[],"label_agreement":null},{"id":"W2888866881","doi":"10.1109/tpds.2018.2867853","title":"Energy-Efficient Multiple Producer-Consumer","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Parallel and Distributed Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Energy (signal processing); Efficient energy use; Energy consumption; Electrical engineering","score_opus":0.020443101021900188,"score_gpt":0.23979685897064826,"score_spread":0.21935375794874806,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2888866881","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0038126016,0.00031100956,0.99263376,0.00013173686,0.0012595009,0.00046759294,0.0001187117,0.0007935754,0.00047153168],"genre_scores_gemma":[0.9960289,0.000025560345,0.0029494613,0.000062570296,0.00010944163,0.0002910716,0.000008253698,0.00001945266,0.00050530984],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977542,0.00022509905,0.00048708267,0.0007198912,0.0003797215,0.00043398025],"domain_scores_gemma":[0.99836797,0.00013657096,0.00014531137,0.0008979455,0.00023393567,0.00021827276],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00036656472,0.0002941035,0.00033711543,0.0001882984,0.00042612274,0.00025562465,0.00051077077,0.00016967396,0.000007313726],"category_scores_gemma":[0.000008503591,0.00025572535,0.00009627229,0.00050472765,0.00015437786,0.00022097313,0.00000649695,0.0001670059,0.00008755344],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011525796,0.007641988,0.0013228529,0.0013354317,0.0019434036,0.0003879374,0.008851389,0.5239472,0.08099024,0.123098105,0.11847921,0.1308497],"study_design_scores_gemma":[0.0010793622,0.0004953707,0.000099390876,0.0001799223,0.000033334007,0.00023081708,0.00014250845,0.961034,0.016375698,0.00024854264,0.019351866,0.000729211],"about_ca_topic_score_codex":0.0004130395,"about_ca_topic_score_gemma":0.00004131159,"teacher_disagreement_score":0.9922163,"about_ca_system_score_codex":0.00009172908,"about_ca_system_score_gemma":0.00006651117,"threshold_uncertainty_score":0.9999895},"labels":[],"label_agreement":null},{"id":"W2889995311","doi":"10.1109/fccm.2018.00026","title":"High-Level Synthesis of FPGA Circuits with Multiple Clock Domains","year":2018,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Clock domain crossing; Electronic circuit; Digital clock manager; Clock skew; Static timing analysis; Synchronous circuit; Clock signal; Field-programmable gate array; Benchmark (surveying); Clock gating; Parallel computing; Computer hardware; Embedded system; Engineering; Electrical engineering","score_opus":0.027909654285992125,"score_gpt":0.24117505700231312,"score_spread":0.213265402716321,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2889995311","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025658092,0.000012245009,0.9615866,0.00011524872,0.000115594026,0.00027784533,0.000005926164,0.00056957314,0.011658899],"genre_scores_gemma":[0.7277917,0.0000012894632,0.27160308,0.00007514606,0.00005973462,0.000034819055,2.2378967e-7,0.00001242777,0.0004215284],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985099,0.00010539994,0.0003149621,0.00040050488,0.00038725592,0.00028199537],"domain_scores_gemma":[0.9980813,0.00034126302,0.0001659675,0.0010578923,0.00026646594,0.00008709317],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004042895,0.000164576,0.00028635527,0.0001473581,0.00007782713,0.00005306731,0.001103842,0.0000883566,0.00003077267],"category_scores_gemma":[0.00010859053,0.00012099974,0.000048616075,0.00043159194,0.00014585936,0.00034016967,0.0001664089,0.00006789066,0.00007476704],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044257267,0.0005288571,0.01070692,0.00022968794,0.00027184072,0.00006718922,0.0029539193,0.000017423794,0.14874902,0.6804209,0.025199033,0.13081096],"study_design_scores_gemma":[0.0002457741,0.00034840865,0.0034289125,0.00011112634,0.000008561226,0.00003659886,0.000033815326,0.0020704272,0.9906346,0.0021443053,0.0006775492,0.00025988385],"about_ca_topic_score_codex":0.00042041347,"about_ca_topic_score_gemma":0.0001953095,"teacher_disagreement_score":0.8418856,"about_ca_system_score_codex":0.000043703214,"about_ca_system_score_gemma":0.00007718384,"threshold_uncertainty_score":0.49342263},"labels":[],"label_agreement":null},{"id":"W2897469144","doi":"10.3390/computers7040052","title":"Run-Time Mitigation of Power Budget Variations and Hardware Faults by Structural Adaptation of FPGA-Based Multi-Modal SoPC","year":2018,"lang":"en","type":"article","venue":"Computers","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Control reconfiguration; Field-programmable gate array; Embedded system; Computer science; Task (project management); Power budget; Adaptation (eye); Process (computing); Reconfigurable computing; Power (physics); Computer hardware; Transient (computer programming); Real-time computing; Electric power system; Engineering","score_opus":0.012025812987195026,"score_gpt":0.2497208750328546,"score_spread":0.23769506204565957,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2897469144","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09118005,0.000034581753,0.9078956,0.00015229479,0.00022605693,0.00027726055,0.000029230505,0.00015240804,0.000052493495],"genre_scores_gemma":[0.7017542,3.4455562e-7,0.29810965,0.000066460525,0.000019938818,0.0000054908987,0.00001916568,0.000007224595,0.000017533466],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99876046,0.00013021003,0.00038460476,0.00031020434,0.00025995605,0.00015457772],"domain_scores_gemma":[0.99873364,0.00013158411,0.0003226476,0.0003947909,0.00035252445,0.00006481964],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021658254,0.00014278245,0.00022427952,0.00015527949,0.000080221034,0.00004052845,0.00043040258,0.00008759057,0.000006629613],"category_scores_gemma":[0.0000363352,0.00014349823,0.000051751802,0.00025453971,0.00014155348,0.00039594588,0.00009607427,0.00006319401,0.0000038015662],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019602444,0.0007226289,0.008118164,0.0007659991,0.00052083784,0.000016196802,0.04799188,0.008463172,0.687744,0.06985234,0.041600823,0.13400795],"study_design_scores_gemma":[0.0005474664,0.00028010004,0.004393452,0.000086675995,0.0000075252597,0.000003840113,0.000021062098,0.9308394,0.06302194,0.00054704136,0.00009425074,0.00015721835],"about_ca_topic_score_codex":0.00009352659,"about_ca_topic_score_gemma":0.0000059575113,"teacher_disagreement_score":0.9223763,"about_ca_system_score_codex":0.000039588813,"about_ca_system_score_gemma":0.0000858215,"threshold_uncertainty_score":0.5851688},"labels":[],"label_agreement":null},{"id":"W2901251593","doi":"10.1145/3243930","title":"Automated Synthesis of Streaming Transfer Level Hardware Designs","year":2018,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; High-level synthesis; Compiler; Field-programmable gate array; Register-transfer level; Computer architecture; Parallel computing; Logic synthesis; Embedded system; Computer engineering; Algorithm; Programming language; Logic gate","score_opus":0.05127269178761057,"score_gpt":0.27312280344575146,"score_spread":0.2218501116581409,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2901251593","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019473244,0.00028621202,0.9734547,0.00042798216,0.00039410908,0.0005963045,0.000046659414,0.003287489,0.002033305],"genre_scores_gemma":[0.9845439,0.000055342294,0.014653999,0.000021550106,0.000017175706,0.00026941238,7.2034476e-7,0.000024742898,0.00041314226],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979697,0.00020424847,0.00063388486,0.00058717874,0.00021281202,0.00039220857],"domain_scores_gemma":[0.9977057,0.0004048806,0.00012815792,0.0014234371,0.00025865991,0.000079157064],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00061332504,0.00027669207,0.0005531044,0.0011401959,0.00033154528,0.000073944226,0.0011948586,0.0005337283,0.000028852768],"category_scores_gemma":[0.00008893984,0.00025779172,0.000087111504,0.0011158871,0.0003277086,0.00034952819,0.000008933556,0.00028953145,0.00003626446],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001232659,0.00067482697,0.00069757516,0.0011156114,0.0010563139,0.00007909971,0.0022798271,0.00025683313,0.31226915,0.12678885,0.001444489,0.55321413],"study_design_scores_gemma":[0.00038114516,0.0007567604,0.00015720027,0.000820919,0.000058340975,0.00038832126,0.0006556125,0.02344003,0.96907103,0.0029715784,0.0008150648,0.00048397033],"about_ca_topic_score_codex":0.00014325301,"about_ca_topic_score_gemma":0.000033939916,"teacher_disagreement_score":0.96507066,"about_ca_system_score_codex":0.000058056958,"about_ca_system_score_gemma":0.00008023287,"threshold_uncertainty_score":0.9999874},"labels":[],"label_agreement":null},{"id":"W2904654454","doi":"10.1007/978-3-030-02215-0","title":"Languages, Design Methods, and Tools for Electronic System Design","year":2018,"lang":"en","type":"book","venue":"Lecture notes in electrical engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Electronic system-level design and verification; Design language; Computer architecture; Software engineering; Software design; Software; Systems engineering; Programming language; Software development; Engineering","score_opus":0.02122447581992624,"score_gpt":0.28679884451509235,"score_spread":0.2655743686951661,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2904654454","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[5.441444e-7,0.011202108,0.98436904,0.000035153244,0.00019510467,0.0022480742,0.000002698987,0.0013281036,0.0006191978],"genre_scores_gemma":[0.0046678637,0.00008183796,0.99290913,0.0000900608,0.00054235157,0.0005865917,0.000011108254,0.0001711502,0.000939874],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9962029,0.00044397736,0.0006855061,0.0011129967,0.00034639187,0.0012082683],"domain_scores_gemma":[0.99031794,0.008314972,0.00022733331,0.0008582327,0.00013065363,0.0001508393],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0027318748,0.0007353193,0.0010487825,0.00075465377,0.000078141944,0.00043728013,0.0012504888,0.0010607418,0.0000018061371],"category_scores_gemma":[0.0021196462,0.0007094175,0.00016487758,0.0006463604,0.00003210076,0.00037409255,0.00015519034,0.0011774113,0.0000056806584],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014603039,0.0000714952,9.4549927e-7,0.002619548,0.0005298436,0.00020753218,0.00080469047,0.05387029,0.035470083,0.259547,0.006968605,0.63976395],"study_design_scores_gemma":[0.00037854412,0.00087199983,8.0277397e-7,0.0006643378,0.00005866607,0.0002426151,7.1891503e-7,0.9149249,0.05239317,0.020636728,0.008763357,0.0010641381],"about_ca_topic_score_codex":0.0000073798583,"about_ca_topic_score_gemma":0.0000016510478,"teacher_disagreement_score":0.86105466,"about_ca_system_score_codex":0.0016206417,"about_ca_system_score_gemma":0.000570016,"threshold_uncertainty_score":0.9995357},"labels":[],"label_agreement":null},{"id":"W2910849110","doi":"10.24908/pceea.v0i0.13035","title":"Reduced Complexity Processor for Teaching Computer Architecture","year":2018,"lang":"en","type":"article","venue":"Proceedings of the Canadian Engineering Education Association (CEEA)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Realization (probability); Computer architecture; Architecture; Process (computing); Microarchitecture; Processor design; Embedded system; Operating system","score_opus":0.012421789427174156,"score_gpt":0.24211132589256346,"score_spread":0.2296895364653893,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2910849110","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26433927,0.0001323058,0.6347006,0.05899148,0.012351806,0.0069090477,0.000098426535,0.0025000384,0.019977072],"genre_scores_gemma":[0.8111581,3.1271327e-7,0.18683642,0.00044342873,0.0006435483,0.00012347856,0.0000031188304,0.000024568924,0.0007670214],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99873245,0.000013891244,0.00030662832,0.00029284102,0.00030375045,0.00035046952],"domain_scores_gemma":[0.9981213,0.000075001415,0.0004262546,0.00019412917,0.0010186055,0.00016471717],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009288349,0.000159144,0.0001863286,0.00029533415,0.0003332839,0.00022000901,0.0010120675,0.00014354802,0.0000026423165],"category_scores_gemma":[0.00087181735,0.00015000933,0.00009201538,0.00040881673,0.00003591398,0.00033638385,0.000063694584,0.00023975498,0.0000036831348],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006977176,0.00015979537,0.0063533937,0.0010319685,0.00019856542,7.382379e-8,0.01648698,0.00018273953,0.03740978,0.623504,0.29894918,0.015716597],"study_design_scores_gemma":[0.0013870953,0.0006449083,0.07574412,0.0022379553,0.0001585191,0.00007494053,0.0005363045,0.27003655,0.20924221,0.07255485,0.36455396,0.002828578],"about_ca_topic_score_codex":0.0019299642,"about_ca_topic_score_gemma":0.0016711237,"teacher_disagreement_score":0.5509491,"about_ca_system_score_codex":0.0013985919,"about_ca_system_score_gemma":0.00065664656,"threshold_uncertainty_score":0.6117203},"labels":[],"label_agreement":null},{"id":"W2913069031","doi":"","title":"Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis","year":2013,"lang":"en","type":"article","venue":"International Conference on Hardware/Software Codesign and System Synthesis","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Pleasure; Ninth; Software; Computer science; Event (particle physics); Software engineering; Library science; Computer architecture; Operating system; Psychology","score_opus":0.05450464589804149,"score_gpt":0.26386192160344774,"score_spread":0.20935727570540624,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2913069031","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07273732,0.00052525674,0.83127147,0.008789506,0.008705529,0.010408348,0.0018173109,0.0067255953,0.059019677],"genre_scores_gemma":[0.9732995,0.00011090471,0.023262687,0.00020064657,0.000203787,0.0017322307,0.00000785941,0.00010755356,0.0010748343],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9922669,0.00066530565,0.0018058154,0.0019959272,0.0024392686,0.0008267961],"domain_scores_gemma":[0.9907492,0.0026569979,0.0015585223,0.0015500645,0.0030769813,0.000408278],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.0019402732,0.0011184249,0.001441112,0.00083812454,0.0005158483,0.0017427373,0.0056036017,0.0005627297,0.00021027739],"category_scores_gemma":[0.0027167578,0.00088089885,0.00037881342,0.00050502125,0.00046566257,0.0014474201,0.00086318277,0.0006606154,0.00017893102],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005559105,0.00064615766,0.012449972,0.0033436609,0.001629827,0.00011615936,0.0031761671,0.000058709695,0.042335693,0.85983694,0.01925212,0.056598686],"study_design_scores_gemma":[0.004633934,0.0024629089,0.018498564,0.08390154,0.000944193,0.002926291,0.014868009,0.21943128,0.6189532,0.019276386,0.004221577,0.00988211],"about_ca_topic_score_codex":0.00035789012,"about_ca_topic_score_gemma":0.000010597281,"teacher_disagreement_score":0.90056217,"about_ca_system_score_codex":0.00077379507,"about_ca_system_score_gemma":0.00037891913,"threshold_uncertainty_score":0.99977654},"labels":[],"label_agreement":null},{"id":"W2913300152","doi":"10.1109/fccm.2019.00019","title":"Generic Connectivity-Based CGRA Mapping via Integer Linear Programming","year":2019,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer science; Dataflow; Integer programming; Parallel computing; Routing (electronic design automation); Benchmark (surveying); Schedule; Flexibility (engineering); Set (abstract data type); Integer (computer science); Linear programming; Compiler; Pipeline (software); Computer architecture; Theoretical computer science; Computer engineering; Algorithm; Embedded system; Programming language; Mathematics","score_opus":0.0467052871074841,"score_gpt":0.28022706014719656,"score_spread":0.23352177303971244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2913300152","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011819123,0.00021625283,0.9877789,0.00036615672,0.001438929,0.0019516645,0.0000025633447,0.003663057,0.0034005472],"genre_scores_gemma":[0.4220322,0.0000029273106,0.57647985,0.000422115,0.00018572048,0.00033365053,0.000013466849,0.000048499427,0.0004815585],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99603814,0.00043137942,0.00072931824,0.0015375968,0.0006180489,0.0006455262],"domain_scores_gemma":[0.99587166,0.00028321898,0.00053875125,0.0028024307,0.00034999565,0.00015393498],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00148439,0.00060672744,0.0008157418,0.00058023445,0.00009650295,0.00052388944,0.0027850845,0.00064628205,0.000021869939],"category_scores_gemma":[0.000085708576,0.000559476,0.00048570105,0.00055852946,0.00006222527,0.00029500306,0.0023323926,0.001130866,0.00023064011],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059260874,0.0019075425,0.010400649,0.01211507,0.0016251645,0.00069055264,0.0073168664,0.03785325,0.041631617,0.084329195,0.028942356,0.7731285],"study_design_scores_gemma":[0.00024656963,0.0001405449,0.00006249595,0.0007198272,0.000019156649,0.000030854084,0.000027852679,0.95349634,0.022938829,0.004104593,0.017000446,0.0012125178],"about_ca_topic_score_codex":0.00034328617,"about_ca_topic_score_gemma":0.000023963661,"teacher_disagreement_score":0.91564304,"about_ca_system_score_codex":0.00030756835,"about_ca_system_score_gemma":0.0004892228,"threshold_uncertainty_score":0.99968565},"labels":[],"label_agreement":null},{"id":"W2914300376","doi":"10.1145/3297280.3297555","title":"Graphical program transformations for embedded systems","year":2019,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Engineering and Physical Sciences Research Council","keywords":"Dataflow; Computer science; Field-programmable gate array; Programming language; Computer architecture; Program transformation; Transformation (genetics); Embedded system","score_opus":0.01557872829048877,"score_gpt":0.2836696032199532,"score_spread":0.26809087492946443,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2914300376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0008283055,0.000041433686,0.9670827,0.00041127348,0.00032975792,0.003158751,0.000002636267,0.002077261,0.026067898],"genre_scores_gemma":[0.76476073,0.0000033822412,0.23292492,0.00015549171,0.000021801785,0.0011344028,0.000004728287,0.0000112421,0.0009833045],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99884886,0.00010110348,0.0003121325,0.0002650363,0.00022085411,0.00025201443],"domain_scores_gemma":[0.99902236,0.0001615451,0.00005899034,0.00055689446,0.00012840047,0.00007183324],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007602668,0.000117156014,0.00018512266,0.00013824404,0.000050532813,0.0002730957,0.00064964185,0.000092444294,0.0000061238493],"category_scores_gemma":[0.000013980769,0.00009445302,0.00011341327,0.00031842882,0.0000142466515,0.0007230166,0.000032162752,0.0000844078,0.00007519761],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018606486,0.000057895697,0.00004610631,0.00009089114,0.0000118837825,3.5910588e-7,0.00035710455,0.000019148505,0.001198666,0.98985726,0.0034876394,0.0048712078],"study_design_scores_gemma":[0.000919413,0.0009966149,0.00012103756,0.0001215145,0.000010707098,0.00007366011,0.00021029312,0.89319956,0.0067319195,0.023746474,0.073267,0.00060181256],"about_ca_topic_score_codex":0.000014473285,"about_ca_topic_score_gemma":0.0000035807093,"teacher_disagreement_score":0.96611077,"about_ca_system_score_codex":0.000021935602,"about_ca_system_score_gemma":0.000050825314,"threshold_uncertainty_score":0.38516822},"labels":[],"label_agreement":null},{"id":"W2914931648","doi":"10.1007/s10766-019-00630-5","title":"Tracing and Profiling Machine Learning Dataflow Applications on GPU","year":2019,"lang":"en","type":"article","venue":"International Journal of Parallel Programming","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Dataflow; Computer science; Tracing; Profiling (computer programming); Graph; Parallel computing; Debugging; Dataflow architecture; CUDA; Theoretical computer science; Programming language","score_opus":0.018592923142388286,"score_gpt":0.2959411872809266,"score_spread":0.2773482641385383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2914931648","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013061485,0.00046472062,0.9845599,0.0004514765,0.0002992944,0.00035191773,0.0000011414762,0.00010679921,0.000703265],"genre_scores_gemma":[0.6923319,0.000027706441,0.3073058,0.00005866798,0.00014596657,0.000017019254,0.0000032266685,0.0000097890625,0.000099897916],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985154,0.000083170664,0.0004673431,0.00022202237,0.00054736086,0.00016468384],"domain_scores_gemma":[0.9988061,0.0001539156,0.000483604,0.00019353059,0.0002865193,0.000076316006],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00082930474,0.00012221161,0.00018202569,0.0002758128,0.000060693066,0.00032074563,0.0009625532,0.000050081937,0.0000053686476],"category_scores_gemma":[0.00006244584,0.00010717921,0.00009086589,0.00012699851,0.000021083672,0.00069512374,0.00014993788,0.00039051005,0.000019406132],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009785444,0.00028068037,0.024674265,0.0000915419,0.00037531275,0.00015733931,0.0012927393,0.0068395403,0.008438171,0.10178197,0.00009129099,0.8558793],"study_design_scores_gemma":[0.007728612,0.004418391,0.0025567294,0.0031608173,0.00012191798,0.0074950205,0.0011996003,0.605319,0.04025117,0.027566452,0.29770863,0.002473623],"about_ca_topic_score_codex":0.000009185606,"about_ca_topic_score_gemma":0.0000012859193,"teacher_disagreement_score":0.85340565,"about_ca_system_score_codex":0.0000728506,"about_ca_system_score_gemma":0.00004537455,"threshold_uncertainty_score":0.4370641},"labels":[],"label_agreement":null},{"id":"W2918277986","doi":"10.1007/978-3-319-63962-8_142-1","title":"Languages for Big Data analysis","year":2018,"lang":"en","type":"book-chapter","venue":"Encyclopedia of Big Data Technologies","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal","funders":"","keywords":"Computer science; Big data; Data mining","score_opus":0.13826056329018335,"score_gpt":0.31855642831874065,"score_spread":0.1802958650285573,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2918277986","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000046102214,0.006575838,0.77298105,0.0004890065,0.00138185,0.0012049681,0.009169009,0.004763469,0.2034302],"genre_scores_gemma":[0.0018288231,0.020997057,0.76451904,0.00009259527,0.0026105405,0.00021885007,0.012833532,0.00023868443,0.19666086],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99552387,0.000035495228,0.0010194103,0.0022671511,0.00066180545,0.0004922439],"domain_scores_gemma":[0.97711205,0.0005026945,0.0011007831,0.020959677,0.00027310097,0.00005167815],"candidate_categories":["metaepi_narrow","open_science"],"consensus_categories":["open_science"],"category_scores_codex":[0.0012866565,0.00063215464,0.0012872837,0.0017341485,0.00010760676,0.0001434453,0.024908537,0.0011034829,0.0000152404955],"category_scores_gemma":[0.0011714436,0.00056489644,0.00020338553,0.0006150974,0.00057831715,0.00074386434,0.015525263,0.00045770427,0.00005422568],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007017896,0.000032377568,0.000042214757,0.00024219883,0.001131406,0.000032416407,0.00009836281,2.3412973e-7,0.000041256462,0.043251522,0.3449107,0.6102103],"study_design_scores_gemma":[0.0001282698,0.00018008323,0.0000068784975,0.0002218038,0.0006746374,0.000009396225,0.00010410274,0.00053659745,0.00081128115,0.05776095,0.9388347,0.00073129043],"about_ca_topic_score_codex":0.00007995887,"about_ca_topic_score_gemma":0.00031943922,"teacher_disagreement_score":0.609479,"about_ca_system_score_codex":0.000059105423,"about_ca_system_score_gemma":0.0002488197,"threshold_uncertainty_score":0.9996802},"labels":[],"label_agreement":null},{"id":"W2925360983","doi":"10.1109/fccm.2019.00037","title":"Module-per-Object: A Human-Driven Methodology for C++-Based High-Level Synthesis Design","year":2019,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Computer architecture","score_opus":0.18257455470290318,"score_gpt":0.3400269170934283,"score_spread":0.15745236239052512,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2925360983","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0019614818,0.000021115366,0.99270725,0.00046123005,0.0003166159,0.0017706768,0.000009065776,0.0011740311,0.0015785288],"genre_scores_gemma":[0.3754065,5.124669e-7,0.6225885,0.0003680526,0.00004247295,0.0005338188,0.000001605939,0.00002868195,0.0010298147],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.996664,0.001075244,0.00049698685,0.00087613624,0.00032345427,0.0005641703],"domain_scores_gemma":[0.99400204,0.003951793,0.00021243391,0.0014913422,0.00022850196,0.00011387942],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0024639547,0.00030966083,0.0006167891,0.0003467337,0.00013802203,0.00013144307,0.0018373671,0.00025867973,0.00013274758],"category_scores_gemma":[0.0003085504,0.00027050963,0.00019699245,0.00028427478,0.00005179479,0.0003630655,0.00016820624,0.00014208794,0.00021782277],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000055341465,0.00018574361,0.00024770616,0.00020416218,0.0001164095,0.000010512605,0.00037106618,0.0016052154,0.44262797,0.5305685,0.011509426,0.012497948],"study_design_scores_gemma":[0.0006014456,0.00067415053,0.00025813645,0.000072903735,0.000024986246,0.00001581056,0.000022450035,0.13207911,0.83140296,0.03360218,0.0006535473,0.00059229473],"about_ca_topic_score_codex":0.00021749563,"about_ca_topic_score_gemma":0.000018848452,"teacher_disagreement_score":0.49696633,"about_ca_system_score_codex":0.00012851338,"about_ca_system_score_gemma":0.00016243462,"threshold_uncertainty_score":0.9999747},"labels":[],"label_agreement":null},{"id":"W2944703441","doi":"10.1145/3310273.3323433","title":"Toward a graph-based dependence analysis framework for high level design verification","year":2019,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Glycemic Index Laboratories","funders":"","keywords":"Software deployment; Computer science; Scalability; Field-programmable gate array; Computer architecture; Functional verification; High-level synthesis; Acceleration; Electronic system-level design and verification; Formal verification; Embedded system; Software engineering; Systems engineering; Operating system; Programming language; Engineering","score_opus":0.09427108778554497,"score_gpt":0.30165071172037417,"score_spread":0.2073796239348292,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2944703441","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0008769857,0.000027544467,0.9966335,0.0004274885,0.00016319926,0.0010033058,0.0000049520713,0.000674649,0.00018834013],"genre_scores_gemma":[0.4972342,0.000001134975,0.50228435,0.00019689139,0.0000113811175,0.00014177081,0.0000031770007,0.0000069414355,0.00012013837],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99818414,0.0001668212,0.00033617736,0.000641826,0.00038031206,0.00029073248],"domain_scores_gemma":[0.99752885,0.0006808936,0.00018383673,0.0013031597,0.00022513028,0.000078112],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00094717357,0.00017427704,0.00030684297,0.00043347874,0.00006438685,0.00018989049,0.0013090179,0.0001812356,0.000045448418],"category_scores_gemma":[0.00010846634,0.00015658044,0.00019356984,0.0015762724,0.000021386702,0.00039939798,0.00005537359,0.00011337014,0.0000804289],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000252102,0.00006872372,0.0013609428,0.000055015473,0.00018463958,0.0000022299507,0.00025437927,0.0024439378,0.006054889,0.9845404,0.0009236332,0.0040859925],"study_design_scores_gemma":[0.00038731104,0.000401147,0.0034941856,0.000062176776,0.00013765975,0.0000027497706,0.000035215224,0.4436862,0.2503044,0.30073878,0.00013192832,0.0006182697],"about_ca_topic_score_codex":0.00012683097,"about_ca_topic_score_gemma":0.0000070842075,"teacher_disagreement_score":0.68380165,"about_ca_system_score_codex":0.000070292175,"about_ca_system_score_gemma":0.000112165006,"threshold_uncertainty_score":0.6385165},"labels":[],"label_agreement":null},{"id":"W2946053360","doi":"10.23919/date.2019.8714961","title":"Accurate Cost Estimation of Memory Systems Inspired by Machine Learning for Computer Vision","year":2019,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Computer science; Artificial intelligence; Estimation; Machine learning; Machine vision; Computer vision; Human–computer interaction; Engineering","score_opus":0.01641961390600296,"score_gpt":0.2786338084035907,"score_spread":0.26221419449758776,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2946053360","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0074002557,0.000119471886,0.9890434,0.000065259694,0.00039186422,0.0014580543,0.0000042630754,0.0004938263,0.0010236119],"genre_scores_gemma":[0.8716897,0.0000031775746,0.1269237,0.00005105119,0.000022921473,0.000063630214,0.000022562985,0.000015000301,0.0012082951],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99860096,0.00015482382,0.000451394,0.0003381947,0.00026332718,0.00019127368],"domain_scores_gemma":[0.9987591,0.00025793383,0.00031597918,0.00046227328,0.00015440446,0.00005032171],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000760685,0.00014476823,0.00029816251,0.00012323116,0.00005454707,0.00013631409,0.00057054684,0.00009339511,0.0000066477282],"category_scores_gemma":[0.000026897234,0.00012236711,0.00006169969,0.00019627626,0.000015668753,0.0006523354,0.00014575737,0.00009574561,0.00004010049],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012912783,0.0003881941,0.0012541076,0.0026848272,0.00015738158,0.0000067042997,0.002013215,0.40839905,0.19393405,0.07327208,0.06960329,0.248158],"study_design_scores_gemma":[0.0003713469,0.00041131882,0.000032784348,0.00012341261,0.0000028715788,0.000008162738,0.000009117234,0.97924,0.018191366,0.00008505337,0.0013814732,0.00014309541],"about_ca_topic_score_codex":0.00013764015,"about_ca_topic_score_gemma":0.0000016110394,"teacher_disagreement_score":0.8642894,"about_ca_system_score_codex":0.000053664942,"about_ca_system_score_gemma":0.000027809856,"threshold_uncertainty_score":0.4989986},"labels":[],"label_agreement":null},{"id":"W2947533077","doi":"10.4230/lipics.opodis.2019.28","title":"Optimal Register Construction in M&M Systems","year":2020,"lang":"en","type":"article","venue":"DROPS (Schloss Dagstuhl – Leibniz Center for Informatics)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Register (sociolinguistics); Computer science; Philosophy; Linguistics","score_opus":0.02723560032673622,"score_gpt":0.2527163328723498,"score_spread":0.22548073254561357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2947533077","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028620057,0.00008245622,0.96015394,0.0008466995,0.0010649266,0.0019725454,0.00009224342,0.00083229266,0.0063348254],"genre_scores_gemma":[0.78523517,0.000020942955,0.21249546,0.0013978599,0.0002613756,0.00032848184,0.00007743028,0.00005170558,0.00013157251],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966812,0.00010024881,0.0015617027,0.00040956776,0.0005503181,0.0006969392],"domain_scores_gemma":[0.99792457,0.0001117691,0.00059335446,0.0008633871,0.0002395458,0.00026737456],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007183998,0.00039430716,0.00059987616,0.00030509537,0.00014324303,0.0006786953,0.0015398121,0.00029572635,0.0000067104656],"category_scores_gemma":[0.000114296905,0.0003768835,0.00018787211,0.00059552694,0.00011270355,0.0025131365,0.0004231047,0.00047204655,0.0001387677],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00070513843,0.0008595607,0.03551458,0.010325909,0.0006427234,0.00023172163,0.13101359,0.008666128,0.0023481078,0.66306597,0.11104182,0.035584748],"study_design_scores_gemma":[0.004066767,0.0007877722,0.00025037513,0.0006449379,0.000025399542,0.00049269624,0.0033243573,0.8734273,0.003627267,0.0007156207,0.111311555,0.0013259792],"about_ca_topic_score_codex":0.0000308927,"about_ca_topic_score_gemma":0.0000044083836,"teacher_disagreement_score":0.8647612,"about_ca_system_score_codex":0.00019844747,"about_ca_system_score_gemma":0.0001003821,"threshold_uncertainty_score":0.99986833},"labels":[],"label_agreement":null},{"id":"W2950765666","doi":"10.1109/fccm.2019.00022","title":"Impact of FPGA Architecture on Area and Performance of CGRA Overlays","year":2019,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Computer science; Field-programmable gate array; Computer architecture; Embedded system; Parallel computing; Reconfigurable computing; Overlay; Key (lock); Compiler; Operating system","score_opus":0.01116472402914059,"score_gpt":0.2471360313579231,"score_spread":0.23597130732878252,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2950765666","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95279783,0.000027103584,0.034639705,0.000014656496,0.000032174932,0.00019726063,0.000001936854,0.00008128605,0.012208039],"genre_scores_gemma":[0.988496,0.0000070018664,0.0112018855,0.000020948068,0.0000061745172,0.000002651513,2.72038e-7,0.000004973546,0.00026007803],"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992775,0.00003206431,0.00018408312,0.00018771886,0.00019212703,0.00012656147],"domain_scores_gemma":[0.9991662,0.00008023533,0.000115061644,0.0005513733,0.000049502138,0.000037628724],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018286318,0.000100036224,0.00020692407,0.00012388869,0.0000101514115,0.000013961939,0.00037481784,0.000050877647,0.000024928577],"category_scores_gemma":[0.000007776742,0.00006723958,0.0000626048,0.00016382511,0.000027464184,0.00014272024,0.00009327534,0.000081984865,0.0000063033913],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020987079,0.0003146264,0.5607319,0.00082699937,0.00015931723,0.000005547832,0.0036539724,0.0015053619,0.2898478,0.044874392,0.004045422,0.0938248],"study_design_scores_gemma":[0.00075693574,0.009093002,0.39543712,0.0005827663,0.000007489067,0.000077562465,0.000021271935,0.067753345,0.5217187,0.0039649582,0.00009002458,0.0004968286],"about_ca_topic_score_codex":0.000055683766,"about_ca_topic_score_gemma":0.0000019683275,"teacher_disagreement_score":0.23187089,"about_ca_system_score_codex":0.000019186777,"about_ca_system_score_gemma":0.000034471606,"threshold_uncertainty_score":0.27419505},"labels":[],"label_agreement":null},{"id":"W2951398768","doi":"10.1109/fccm.2019.00052","title":"Sonar: Writing Testbenches through Python","year":2019,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Python (programming language); ModelSim; Programming language; Verilog; Embedded system; Compiler; VHDL; Field-programmable gate array","score_opus":0.01767494030083756,"score_gpt":0.25500832572636467,"score_spread":0.23733338542552712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2951398768","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009955478,0.00011358595,0.7779186,0.00045332836,0.00015124131,0.000261602,2.6041573e-7,0.0015820831,0.20956387],"genre_scores_gemma":[0.6127704,0.0000038568546,0.38419035,0.00043582503,0.00004497359,0.000012481573,3.346359e-7,0.000009260337,0.0025325434],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988016,0.00006345277,0.00023648162,0.00037342234,0.00025522508,0.00026983029],"domain_scores_gemma":[0.9989628,0.00015675435,0.000071670904,0.00070878334,0.000061671315,0.00003832162],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039764828,0.000120161465,0.00015812907,0.00004739126,0.000048437883,0.00015853938,0.0008396194,0.00007289375,0.00007487978],"category_scores_gemma":[0.000016150074,0.00010249437,0.00005515749,0.00025699902,0.000016132757,0.00092601794,0.00023920284,0.000107990614,0.00062238064],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.1914666e-7,0.000036703965,0.0069227824,0.00005528448,0.00001002466,0.000014470653,0.0011293627,0.0000062376785,0.029931203,0.9323017,0.01216003,0.017431274],"study_design_scores_gemma":[0.00083932874,0.0007466016,0.0032739444,0.0005052024,0.0000095413725,0.00035447176,0.00093220605,0.08208667,0.5700908,0.26211187,0.07712823,0.0019211712],"about_ca_topic_score_codex":0.00006298722,"about_ca_topic_score_gemma":0.000002427757,"teacher_disagreement_score":0.67018986,"about_ca_system_score_codex":0.000038333175,"about_ca_system_score_gemma":0.00003764303,"threshold_uncertainty_score":0.79996514},"labels":[],"label_agreement":null},{"id":"W2952445776","doi":"10.48550/arxiv.1903.06693","title":"Module-per-Object: a Human-Driven Methodology for C++-based High-Level Synthesis Design","year":2019,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; High-level synthesis; VHDL; Field-programmable gate array; Computer architecture; Embedded system; Hardware description language; Programming language","score_opus":0.33982523138508985,"score_gpt":0.26456563069352046,"score_spread":0.0752596006915694,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2952445776","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007427777,0.000038044567,0.9874636,0.000112625,0.00077683496,0.0024454326,0.00009264946,0.0011537654,0.0004892851],"genre_scores_gemma":[0.59616756,0.000009628571,0.40269616,0.000101075,0.00007513754,0.000048955008,0.000013575991,0.00005523292,0.00083269185],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9939611,0.0020976507,0.0005364739,0.0024185798,0.00019637597,0.0007898299],"domain_scores_gemma":[0.99185115,0.003354263,0.0007705932,0.0033128893,0.000496089,0.00021503723],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0021012232,0.0007325677,0.001236292,0.0009121106,0.00027693572,0.0001806321,0.004834269,0.0010380978,0.000032612854],"category_scores_gemma":[0.0003413097,0.0008488035,0.0005984025,0.0005216098,0.00017512063,0.00038166845,0.0015299297,0.0007139345,0.000109203975],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016920606,0.0002839497,0.00039211198,0.00081630144,0.00048513428,0.000219246,0.00033508448,0.5476597,0.007691004,0.4375534,0.0033355642,0.0010593076],"study_design_scores_gemma":[0.0009094075,0.00041183396,0.00023387687,0.0004169777,0.00027445777,0.000009729818,0.000035606998,0.7985223,0.048887547,0.14860684,0.00023852864,0.0014528891],"about_ca_topic_score_codex":0.00047798076,"about_ca_topic_score_gemma":0.00004000968,"teacher_disagreement_score":0.58873975,"about_ca_system_score_codex":0.0006341081,"about_ca_system_score_gemma":0.00065165025,"threshold_uncertainty_score":0.99939626},"labels":[],"label_agreement":null},{"id":"W2952805592","doi":"10.1109/fpt.2018.00028","title":"Compact Area and Performance Modelling for CGRA Architecture Evaluation","year":2018,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Computer architecture; Component (thermodynamics); Architecture; Parallel computing; Implementation; Interconnection; Isolation (microbiology); Microarchitecture; Graph; Performance improvement; Embedded system; Theoretical computer science; Programming language; Engineering","score_opus":0.08037089776398643,"score_gpt":0.30551904059575197,"score_spread":0.22514814283176554,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2952805592","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.064756714,0.000045342527,0.9301226,0.00016188569,0.000072761184,0.0005238522,6.1023303e-7,0.0002518533,0.0040643807],"genre_scores_gemma":[0.7595075,0.0000020672305,0.24020474,0.00008515283,0.000060977793,0.000024792706,9.172571e-7,0.0000048906463,0.00010901133],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991904,0.000043524546,0.00014106883,0.0002504736,0.00021152062,0.00016304645],"domain_scores_gemma":[0.99929607,0.00007023487,0.000053725416,0.00032789476,0.00020709886,0.000044955097],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007975351,0.00009148249,0.000103320366,0.000083569255,0.000120150355,0.00009931568,0.00028422166,0.0000447471,0.0000058856062],"category_scores_gemma":[0.000014819938,0.00007182738,0.000023232953,0.00011406633,0.000037955586,0.00027736445,0.00003833957,0.000049905135,0.0000046221735],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014401478,0.00014570444,0.005666463,0.000436133,0.00011101282,0.0000015248957,0.012148073,0.030221011,0.017671296,0.12141468,0.02478293,0.78725713],"study_design_scores_gemma":[0.00013359118,0.00023699789,0.00013928153,0.000030541316,0.0000039258357,0.000011376825,0.0000054221928,0.9711205,0.015619293,0.012042531,0.00055691233,0.000099624835],"about_ca_topic_score_codex":0.000015855543,"about_ca_topic_score_gemma":0.000009950526,"teacher_disagreement_score":0.9408995,"about_ca_system_score_codex":0.000028091341,"about_ca_system_score_gemma":0.0000348087,"threshold_uncertainty_score":0.29290357},"labels":[],"label_agreement":null},{"id":"W2955645019","doi":"10.48550/arxiv.1906.11175","title":"FPGA-based Multi-Chip Module for High-Performance Computing","year":2019,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut interdisciplinaire d'innovation technologique; Université de Sherbrooke","funders":"","keywords":"Field-programmable gate array; Computer science; Embedded system; Chip; Computer architecture; Operating system; Computer hardware; Reconfigurable computing; Telecommunications","score_opus":0.09114224604998085,"score_gpt":0.20857421477626467,"score_spread":0.11743196872628382,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2955645019","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22716768,0.000028133498,0.7695766,0.000032237574,0.0008507656,0.0011292531,0.000018917257,0.0009218693,0.00027451917],"genre_scores_gemma":[0.88373065,0.000011757324,0.11505253,0.00012587936,0.00009393362,0.000004844436,0.00002494175,0.000043344106,0.00091211766],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971255,0.00019223573,0.00037541206,0.0015782629,0.00014236715,0.00058619044],"domain_scores_gemma":[0.9964884,0.00028600675,0.0005479919,0.0022059334,0.0003280328,0.00014366525],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006748229,0.00048687606,0.00060163316,0.00041515802,0.00021428445,0.00017095129,0.0031324904,0.0004792737,0.0000041372564],"category_scores_gemma":[0.000039239298,0.0005741259,0.0002519146,0.0004562882,0.00008111719,0.00040664457,0.0015048344,0.00060341245,0.00008950085],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042872703,0.00018141847,0.0035969631,0.0010117084,0.00009657964,0.00005400331,0.00015314126,0.94237524,0.0002685225,0.04959589,0.0007086962,0.0019149404],"study_design_scores_gemma":[0.0009166925,0.00012978657,0.00084449165,0.00037554585,0.00003253529,0.0000020561063,0.000007918263,0.9839116,0.009600747,0.0034227213,0.00010498044,0.00065093115],"about_ca_topic_score_codex":0.0001410655,"about_ca_topic_score_gemma":0.000010589718,"teacher_disagreement_score":0.656563,"about_ca_system_score_codex":0.00037841016,"about_ca_system_score_gemma":0.00033500613,"threshold_uncertainty_score":0.99967104},"labels":[],"label_agreement":null},{"id":"W2961152281","doi":"10.1145/3337801.3337816","title":"Software-based Dynamic Overlays Require Fast, Fine-grained Partial Reconfiguration","year":2019,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Speedup; Computer science; Control reconfiguration; Chaining; Overlay; Field-programmable gate array; Parallel computing; Software; Dram; Embedded system; Computer hardware; Operating system","score_opus":0.010573139463349297,"score_gpt":0.2437408432906653,"score_spread":0.23316770382731603,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2961152281","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00867124,0.000021324497,0.9802753,0.0006203244,0.00048225964,0.0005929659,0.0000035781566,0.0017911773,0.0075418414],"genre_scores_gemma":[0.8367175,8.249328e-7,0.15756056,0.00044684045,0.00004647185,0.000062275016,0.0000140738275,0.000020490002,0.0051309727],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99815613,0.00016074657,0.00041166323,0.0005691355,0.00035983257,0.00034251987],"domain_scores_gemma":[0.99833477,0.0001814204,0.00017397612,0.0010955712,0.00012392705,0.00009033894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00053026585,0.00020589051,0.0002478518,0.00015578998,0.000068687434,0.0001988524,0.0008069341,0.00014361847,0.0002573983],"category_scores_gemma":[0.000080035155,0.00018605364,0.00010894993,0.00033679177,0.000024635607,0.0010048174,0.00008141744,0.00013380591,0.0006039329],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001381712,0.00043711628,0.0045148,0.0004896507,0.000115602415,0.00009185837,0.0016107672,0.0018308503,0.3523272,0.30770212,0.039756496,0.29098535],"study_design_scores_gemma":[0.0010261905,0.0006349961,0.0005639376,0.00013125116,0.0000074212003,0.000026020933,0.000019857069,0.8822382,0.09731788,0.008972482,0.008285019,0.0007767189],"about_ca_topic_score_codex":0.000059060174,"about_ca_topic_score_gemma":0.000041405798,"teacher_disagreement_score":0.8804074,"about_ca_system_score_codex":0.000121200785,"about_ca_system_score_gemma":0.0001576822,"threshold_uncertainty_score":0.7762537},"labels":[],"label_agreement":null},{"id":"W2963548654","doi":"10.48550/arxiv.1508.03897","title":"A Holistic Approach in Embedded System Development","year":2015,"lang":"en","type":"article","venue":"arXiv (Cornell University)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Executable; Computer science; Documentation; Code (set theory); Process (computing); Domain (mathematical analysis); Programming language; Software engineering; Domain model; Mathematics","score_opus":0.17689086455009348,"score_gpt":0.20364759098806703,"score_spread":0.026756726437973555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2963548654","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09809221,0.00002668864,0.8804185,0.0000056478407,0.00013505474,0.00028346365,4.716722e-7,0.0006250296,0.020412944],"genre_scores_gemma":[0.964085,0.0000010253162,0.035176903,0.000023510562,0.000019714545,0.000003663889,0.0000017014677,0.000011379828,0.0006770972],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99841565,0.00022499816,0.00023995675,0.0006366154,0.00013209393,0.00035068754],"domain_scores_gemma":[0.9987558,0.000046121524,0.00011659267,0.00074071845,0.00012348674,0.00021727967],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000745056,0.00018429337,0.00025224002,0.00035123673,0.00006036476,0.0000707955,0.0012556574,0.00011370801,0.000001009164],"category_scores_gemma":[0.000028283093,0.00020124472,0.00004510302,0.0011354422,0.00004034914,0.0005233554,0.0003322176,0.0001567344,0.00012192503],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024806377,0.00017081157,0.0045474,0.00012855217,0.000028114759,0.0007973932,0.003418559,0.010766721,0.00008457344,0.9786159,0.0008616211,0.0005555611],"study_design_scores_gemma":[0.0015146406,0.00010088495,0.0012364305,0.00018288325,0.00001370273,0.000101095844,0.0027314108,0.9848705,0.0011476483,0.0063778153,0.00094163633,0.0007813377],"about_ca_topic_score_codex":0.00007004749,"about_ca_topic_score_gemma":0.000014724522,"teacher_disagreement_score":0.9741038,"about_ca_system_score_codex":0.0007316269,"about_ca_system_score_gemma":0.000277273,"threshold_uncertainty_score":0.8206522},"labels":[],"label_agreement":null},{"id":"W2980612421","doi":"10.1145/3357375","title":"A Survey of Coarse-Grained Reconfigurable Architecture and Design","year":2019,"lang":"en","type":"review","venue":"ACM Computing Surveys","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":225,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"National Key Research and Development Program of China; National Science and Technology Major Project; National Natural Science Foundation of China","keywords":"Computer science; Computer architecture; Adaptability; Flexibility (engineering); Architecture; Software; Embedded system; Software engineering; Operating system","score_opus":0.16330398852854044,"score_gpt":0.35081259392904857,"score_spread":0.18750860540050812,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2980612421","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000018466017,0.51944757,0.47865385,0.0000062404392,0.00030629564,0.0010635956,0.000024774046,0.00028709255,0.00020876288],"genre_scores_gemma":[0.00052394165,0.8181217,0.18064234,0.000031143376,0.00008062284,0.00003446473,0.000091233276,0.00013872131,0.00033585823],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9797884,0.016226336,0.0015381116,0.0013035042,0.0004897243,0.0006539038],"domain_scores_gemma":[0.9818219,0.012839176,0.0015446953,0.0032630605,0.0003815069,0.0001496415],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.021990102,0.0007798734,0.003429983,0.00057825143,0.00011480703,0.00024576395,0.004226807,0.00058466423,0.000004851139],"category_scores_gemma":[0.0028302164,0.00066771475,0.00032637911,0.0013863165,0.000119145094,0.00015377896,0.0010618644,0.00078568223,0.000037887225],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011474448,0.000023684315,0.000048822465,0.00699392,0.00013126363,0.00000995072,0.0001367324,0.000019371708,0.0000023688672,0.00016412669,0.0011577638,0.99131083],"study_design_scores_gemma":[0.0031343705,0.003947277,0.003981149,0.1985487,0.001450201,0.002535351,0.000028896933,0.06544066,0.00039146055,0.010058855,0.6959948,0.014488272],"about_ca_topic_score_codex":0.0009869684,"about_ca_topic_score_gemma":0.00004796813,"teacher_disagreement_score":0.97682256,"about_ca_system_score_codex":0.00008967002,"about_ca_system_score_gemma":0.00069037406,"threshold_uncertainty_score":0.9995774},"labels":[],"label_agreement":null},{"id":"W2982870129","doi":"10.1109/fpl.2019.00014","title":"Timing-Aware Routing in the RapidWright Framework","year":2019,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Computer science; Correctness; Static timing analysis; Routing (electronic design automation); Calibration; Router; Embedded system; Algorithm; Parallel computing; Mathematics","score_opus":0.022420745378453552,"score_gpt":0.27435847534369023,"score_spread":0.25193772996523667,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982870129","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006839242,0.000026092515,0.9475495,0.0009885537,0.0002084253,0.0003942008,1.2609682e-7,0.00040074156,0.043593105],"genre_scores_gemma":[0.925764,0.0000014034669,0.072370574,0.0011951519,0.00004260389,0.000020341377,2.2518881e-7,0.0000062852137,0.000599366],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987907,0.00019018081,0.00021854823,0.00028319148,0.0002712591,0.00024616416],"domain_scores_gemma":[0.99852747,0.00041705044,0.00006247505,0.0009420274,0.00002814666,0.00002283994],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010419984,0.000103016246,0.00013198289,0.00008147686,0.000044199012,0.00017429219,0.0015607487,0.00009539671,0.00006509258],"category_scores_gemma":[0.000037266185,0.000062629355,0.000045070807,0.00044781144,0.000012064795,0.00031349543,0.0001549315,0.00025423645,0.00035522913],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.294971e-7,0.000025048119,0.006544954,0.000014286034,0.0000038299886,0.000015421727,0.0040104203,0.000008715839,0.00027194605,0.9810351,0.003765762,0.0043035587],"study_design_scores_gemma":[0.0010519727,0.00066796946,0.016206816,0.0015996908,0.000011406889,0.00028686272,0.0035841714,0.5248752,0.037570197,0.38595134,0.02589958,0.0022947872],"about_ca_topic_score_codex":0.000055991586,"about_ca_topic_score_gemma":0.000007299294,"teacher_disagreement_score":0.9189248,"about_ca_system_score_codex":0.000032137737,"about_ca_system_score_gemma":0.000027247142,"threshold_uncertainty_score":0.45658702},"labels":[],"label_agreement":null},{"id":"W2986875185","doi":"","title":"Proceedings of the Eleventh ACM International Conference on Embedded Software","year":2013,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Eleventh; Software; Compiler; Government (linguistics); Computer science; Library science; Embedded software; Software engineering; Software development; Engineering; Operating system","score_opus":0.03390884786777231,"score_gpt":0.26828624099738885,"score_spread":0.23437739312961653,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2986875185","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16662861,0.000014770908,0.55008334,0.008394161,0.0012880232,0.0022722427,0.000005063541,0.0018059856,0.2695078],"genre_scores_gemma":[0.8704769,0.0000020585248,0.12663083,0.00029609015,0.000025783618,0.00006286178,2.0778822e-7,0.0000056553467,0.0024996025],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989857,0.000014961583,0.00022577193,0.00023754773,0.00039810938,0.0001379186],"domain_scores_gemma":[0.99885905,0.00004757195,0.00015501936,0.00048381643,0.00041747635,0.000037078633],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001749505,0.000099135286,0.00011005806,0.000063229214,0.000036330057,0.00013751535,0.0030238621,0.000053427942,0.00017739879],"category_scores_gemma":[0.00018760934,0.000061469036,0.0000575933,0.00017587829,0.000041883315,0.00047036394,0.0005560999,0.00010569763,0.00007658694],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000020329942,0.000072539646,0.003045915,0.000021516122,0.000020476673,3.2025304e-7,0.00096040685,8.0428725e-7,0.038565587,0.8971177,0.05337875,0.006813984],"study_design_scores_gemma":[0.000444707,0.0002984789,0.01180552,0.00041253708,0.0000057465177,0.000034986235,0.00061505433,0.018998245,0.6641517,0.3014392,0.0012927505,0.0005010667],"about_ca_topic_score_codex":0.000035643287,"about_ca_topic_score_gemma":0.000001236438,"teacher_disagreement_score":0.7038483,"about_ca_system_score_codex":0.000035156747,"about_ca_system_score_gemma":0.0000378646,"threshold_uncertainty_score":0.56191385},"labels":[],"label_agreement":null},{"id":"W2990962163","doi":"10.5539/cis.v12n4p111","title":"GO Game Inspired Algorithm for Hardware Software Partitioning in Multiprocessor Embedded Systems","year":2019,"lang":"en","type":"article","venue":"Computer and Information Science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Multiprocessing; Knapsack problem; Simulated annealing; Software; Algorithm; Graph; Block (permutation group theory); Parallel computing; Embedded system; Theoretical computer science; Operating system","score_opus":0.014294249474150474,"score_gpt":0.25481199379043484,"score_spread":0.24051774431628437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2990962163","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005696484,0.00004997455,0.99161386,0.00004010955,0.00076866325,0.0009523202,0.000008076395,0.00034550528,0.00052497553],"genre_scores_gemma":[0.5439532,0.000009682281,0.45530635,0.0004411943,0.00005341335,0.00017824805,0.000009824349,0.000005978199,0.000042147716],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982314,0.000040437535,0.00055216986,0.00034827227,0.00045672516,0.0003709589],"domain_scores_gemma":[0.9986196,0.00013346213,0.00023305537,0.0004315582,0.00047013038,0.00011217971],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0014397127,0.0001550065,0.00023254297,0.0005228664,0.00015918672,0.0010978284,0.0009219021,0.00007038313,0.0000011603981],"category_scores_gemma":[0.00008063924,0.00014358696,0.00003427521,0.0009585969,0.00009549384,0.013678809,0.00028332343,0.000100027646,0.00005554859],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001096982,0.00006107676,0.0032824527,0.0007569498,0.000011262595,0.0000028430088,0.017761964,0.006379351,0.0005834427,0.061037704,0.0013189818,0.908793],"study_design_scores_gemma":[0.0005069123,0.00010622089,0.0017370243,0.00018027394,9.0532495e-7,0.000022910337,0.00010538959,0.99193496,0.0009305038,0.00029598197,0.0039664637,0.00021246939],"about_ca_topic_score_codex":0.000014198729,"about_ca_topic_score_gemma":6.3319817e-7,"teacher_disagreement_score":0.9855556,"about_ca_system_score_codex":0.00009800614,"about_ca_system_score_gemma":0.00016801324,"threshold_uncertainty_score":0.99993914},"labels":[],"label_agreement":null},{"id":"W2996793430","doi":"10.1002/sat.1336","title":"Concurrent development and verification of an all‐software baseband for satellite ground operations","year":2019,"lang":"en","type":"article","venue":"International Journal of Satellite Communications and Networking","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Baseband; Computer science; Software-defined radio; Scalability; Flexibility (engineering); Software; Embedded system; Ground segment; Satellite; Computer architecture; Telecommunications; Bandwidth (computing); Operating system","score_opus":0.05574776348588239,"score_gpt":0.32594055306450476,"score_spread":0.27019278957862236,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2996793430","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22962652,0.08086393,0.68604785,0.0009449147,0.0012603115,0.0008538405,0.000012657695,0.00007486794,0.00031510435],"genre_scores_gemma":[0.74424654,0.018873231,0.23667818,0.000071917864,0.00006411097,0.000012219573,0.000028435798,0.000007706784,0.000017644874],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9987458,0.000118329415,0.0006495515,0.00014986102,0.00023382093,0.00010262439],"domain_scores_gemma":[0.9981102,0.00033541894,0.0003966195,0.00044765993,0.00064293673,0.0000671734],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00090381666,0.00010244932,0.00018734823,0.00017672265,0.00009246376,0.0002039296,0.0010531715,0.000051482984,0.0000013652441],"category_scores_gemma":[0.000015714753,0.00009638426,0.000042145384,0.000094179755,0.00006155092,0.0006826204,0.00020735337,0.00011953547,6.217548e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001558098,0.00007720611,0.002160981,0.000025473511,0.00010035955,8.6565706e-7,0.0018966484,0.000018036837,0.0023875919,0.017424513,0.0000032244666,0.9758895],"study_design_scores_gemma":[0.0020747613,0.0007368115,0.0149641745,0.0017221435,0.00006911674,0.00040910786,0.0005548115,0.059847962,0.008394354,0.0050822115,0.9055015,0.00064306194],"about_ca_topic_score_codex":0.000008371693,"about_ca_topic_score_gemma":0.000019201369,"teacher_disagreement_score":0.9752464,"about_ca_system_score_codex":0.000061105835,"about_ca_system_score_gemma":0.00007926435,"threshold_uncertainty_score":0.3930436},"labels":[],"label_agreement":null},{"id":"W2999408974","doi":"10.1145/3372490","title":"Fast Turnaround HLS Debugging Using Dependency Analysis and Debug Overlays","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Debugging; Background debug mode interface; Computer science; Embedded system; Overlay; Overhead (engineering); Software bug; Algorithmic program debugging; Computer architecture; Software; Operating system","score_opus":0.033395703841895906,"score_gpt":0.2580288927057229,"score_spread":0.22463318886382697,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2999408974","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.064603835,0.0014019698,0.9303914,0.0012401136,0.0001744501,0.00042037686,0.000010584305,0.0013355786,0.00042172841],"genre_scores_gemma":[0.98305213,0.00012463529,0.01644194,0.00014775826,0.000021990229,0.0000674031,0.00000102532,0.00002000631,0.00012311146],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978414,0.00016647278,0.00055050437,0.0008174085,0.00021662352,0.00040754743],"domain_scores_gemma":[0.99834657,0.00022523646,0.0002198849,0.00093490083,0.00009827756,0.00017511711],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040306651,0.0003012895,0.0006288677,0.0012319309,0.0004680969,0.0002783508,0.0008583724,0.00043260027,0.000016560569],"category_scores_gemma":[0.000066263834,0.00029257836,0.00010917677,0.0023981999,0.00012079241,0.0005809813,0.00002500591,0.00051421375,0.000011271918],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016448076,0.0004952846,0.038589425,0.001823911,0.008841791,0.00071386603,0.007430363,0.019387439,0.2364384,0.08863556,0.00030072237,0.59717876],"study_design_scores_gemma":[0.0013462269,0.0009909715,0.00065043947,0.0005151614,0.0011741805,0.0022349986,0.0022435389,0.8838415,0.088274434,0.015780807,0.0010828823,0.0018648437],"about_ca_topic_score_codex":0.00025405677,"about_ca_topic_score_gemma":0.000034920547,"teacher_disagreement_score":0.91844827,"about_ca_system_score_codex":0.000068474605,"about_ca_system_score_gemma":0.000058769605,"threshold_uncertainty_score":0.9999526},"labels":[],"label_agreement":null},{"id":"W3003576804","doi":"10.1109/icfpt47387.2019.00071","title":"High-Level Synthesis Techniques to Generate Deeply Pipelined Circuits for FPGAs with Registered Routing","year":2019,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Parallel computing; Retiming; Profiling (computer programming); Field-programmable gate array; Computer architecture; Pipeline (software); High-level synthesis; Network routing; Interconnection; Embedded system; Routing (electronic design automation); Operating system","score_opus":0.04866320610664821,"score_gpt":0.2659482677865831,"score_spread":0.2172850616799349,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3003576804","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00771931,0.000011873712,0.9821226,0.001048163,0.0001557687,0.0022109041,0.000009472487,0.0021112661,0.0046106554],"genre_scores_gemma":[0.47677794,0.0000011092212,0.51893073,0.0007431088,0.00008264773,0.0004603553,0.0000013681663,0.000035973477,0.0029667923],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9973954,0.00012917396,0.0005580417,0.00094667875,0.00039871893,0.0005719849],"domain_scores_gemma":[0.99715745,0.00037053128,0.0002615136,0.0016149896,0.00042798885,0.00016749938],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011945124,0.00033320184,0.0004960872,0.00026803056,0.0001164177,0.0003385965,0.001495656,0.00014705397,0.0000151202685],"category_scores_gemma":[0.00019931288,0.0002644759,0.000094762,0.00050839264,0.000021172173,0.0005381092,0.0002377852,0.00010990884,0.00008168013],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009321266,0.00017089467,0.00076289976,0.00042421534,0.00016494033,0.000037769783,0.0013889594,0.00015115515,0.38662592,0.33160436,0.0321036,0.24647208],"study_design_scores_gemma":[0.0002542105,0.00045098885,0.00010203873,0.00036555942,0.000014781287,0.00004257362,0.000035128694,0.009922824,0.9844691,0.0016488974,0.0020603512,0.00063355383],"about_ca_topic_score_codex":0.00022433075,"about_ca_topic_score_gemma":0.00005696862,"teacher_disagreement_score":0.59784317,"about_ca_system_score_codex":0.00014458946,"about_ca_system_score_gemma":0.0001202449,"threshold_uncertainty_score":0.99998075},"labels":[],"label_agreement":null},{"id":"W3022287264","doi":"10.14288/1.0378546","title":"Leaky Condo 2.0","year":2019,"lang":"en","type":"article","venue":"Open Collections","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science","score_opus":0.02192421596293967,"score_gpt":0.27601515685702765,"score_spread":0.254090940894088,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3022287264","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00009850425,0.000014124221,0.19666767,0.0002041595,0.00042968828,0.00077738875,0.0000017839309,0.00029778678,0.8015089],"genre_scores_gemma":[0.07309314,0.000003864678,0.05686162,0.0003277887,0.000031462787,0.00021318346,9.352124e-7,0.000011967205,0.86945605],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991714,0.00008399599,0.00015637362,0.00029230284,0.0001315568,0.00016437678],"domain_scores_gemma":[0.9990226,0.00007914209,0.000057449608,0.0007059044,0.000081942184,0.00005298064],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00026908406,0.000079598416,0.00014151644,0.00006355689,0.00061481394,0.0020812135,0.0014529958,0.000049593145,0.00047488627],"category_scores_gemma":[0.000020436037,0.000078008125,0.000039698338,0.0010960839,0.00001302541,0.0007057399,0.0004605913,0.00009993261,0.00044156556],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000023710122,0.000039954295,0.00007168171,0.000004485153,0.00001446091,0.000003136139,0.00012551804,0.000013430916,0.0013469156,0.03734514,0.9603702,0.0006627377],"study_design_scores_gemma":[0.00081565214,0.00036752678,0.00010877395,0.000059021047,0.0000064658448,0.0001476514,0.00010359826,0.012538387,0.020998538,0.035477802,0.9289049,0.00047167117],"about_ca_topic_score_codex":0.0020822748,"about_ca_topic_score_gemma":0.00019195332,"teacher_disagreement_score":0.13980605,"about_ca_system_score_codex":0.00007470667,"about_ca_system_score_gemma":0.00014000395,"threshold_uncertainty_score":0.9989547},"labels":[],"label_agreement":null},{"id":"W3033735869","doi":"10.1016/j.procs.2020.04.304","title":"CoDeCoVe: A Novel System Level Co-Design & Co-Verification Framework","year":2020,"lang":"en","type":"article","venue":"Procedia Computer Science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Correctness; Electronic system-level design and verification; Abstraction; High-level synthesis; Embedded system; Abstraction layer; Computation; System on a chip; Software; Programming language","score_opus":0.13334607221292663,"score_gpt":0.3229659653026943,"score_spread":0.18961989308976765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3033735869","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0004691458,0.00006558879,0.99366844,0.0010865252,0.0006262403,0.001051249,0.000013151786,0.0023400763,0.0006795788],"genre_scores_gemma":[0.3870935,0.0000033352255,0.6113796,0.0011013373,0.00029259527,0.00009221027,0.0000023100988,0.000019456464,0.000015646596],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9950603,0.00014071135,0.000718083,0.0017389576,0.0015313196,0.00081058184],"domain_scores_gemma":[0.9965858,0.00037948828,0.0004377643,0.0014328023,0.0005820719,0.0005820869],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.002235985,0.00040474805,0.0004612998,0.0003130211,0.00051026314,0.0012582131,0.005529323,0.00018748589,0.0000045563747],"category_scores_gemma":[0.0003473913,0.0003922152,0.00009852879,0.0027425995,0.00038925672,0.0020406677,0.00056760234,0.00042920667,0.0005282776],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006515435,0.0004393573,0.0012130811,0.0012335301,0.000068283254,0.000057342215,0.027510595,0.0033795,0.19216597,0.688549,0.040669344,0.044648882],"study_design_scores_gemma":[0.00032860745,0.0002907301,0.0006155685,0.0002875885,0.000008004422,0.00017863073,0.000034421144,0.93455255,0.05750285,0.001545426,0.0038403245,0.0008153045],"about_ca_topic_score_codex":0.000011048897,"about_ca_topic_score_gemma":4.5690055e-7,"teacher_disagreement_score":0.931173,"about_ca_system_score_codex":0.00030278592,"about_ca_system_score_gemma":0.0008930297,"threshold_uncertainty_score":0.99985296},"labels":[],"label_agreement":null},{"id":"W3035653422","doi":"10.1109/fccm48280.2020.00033","title":"Hierarchical Modelling of Generators in Design-Space Exploration","year":2020,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Design space exploration; Computer science; Reuse; Component (thermodynamics); Task (project management); Field-programmable gate array; Probabilistic logic; Design flow; Space (punctuation); Space exploration; Computer architecture; Distributed computing; Systems engineering; Embedded system; Artificial intelligence; Engineering","score_opus":0.15422553216096058,"score_gpt":0.26898564511050393,"score_spread":0.11476011294954336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3035653422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0027159106,0.000039290666,0.994782,0.0013919472,0.000026510494,0.00020800329,1.442316e-7,0.00023613595,0.00060011167],"genre_scores_gemma":[0.52561235,0.000006224196,0.474226,0.000116735406,0.000016145792,0.000011263058,1.6983108e-7,0.0000038152843,0.000007295097],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998956,0.00019409735,0.00027600778,0.0002467745,0.0002001393,0.00012697578],"domain_scores_gemma":[0.999524,0.00007413448,0.000059689843,0.00023010217,0.000044327313,0.00006772588],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034392043,0.00008025573,0.00015119172,0.00009129774,0.000015366524,0.000034676665,0.0004184312,0.00005548504,0.0000030876827],"category_scores_gemma":[0.000025594974,0.000073709,0.000027579095,0.00047286387,0.0000152541625,0.0005309024,0.00008543347,0.000098800716,0.0000085464735],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019181341,0.00006163509,0.00019600597,0.000053720418,0.000008852616,0.0000237566,0.010244253,0.35208434,0.07203834,0.557534,0.0020998423,0.0056361337],"study_design_scores_gemma":[0.00006224359,0.00006559825,0.000001290844,0.000010179829,4.254764e-7,6.604443e-7,0.00002207986,0.7713572,0.21954232,0.008839057,0.000034502336,0.000064456166],"about_ca_topic_score_codex":0.000025639125,"about_ca_topic_score_gemma":0.0000019591823,"teacher_disagreement_score":0.5486949,"about_ca_system_score_codex":0.00002066098,"about_ca_system_score_gemma":0.00005255268,"threshold_uncertainty_score":0.30057657},"labels":[],"label_agreement":null},{"id":"W3081143976","doi":"10.14232/actacyb.285246","title":"Interval-Based Simulation of Zélus IVPs using DynIbex","year":2020,"lang":"en","type":"article","venue":"Acta Cybernetica","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Executable; Computer science; Compiler; Programming language; Interval (graph theory); Extension (predicate logic); Workflow; Task (project management); Scripting language; Theoretical computer science; Algorithm; Database; Mathematics","score_opus":0.056540594333578414,"score_gpt":0.2959740899431766,"score_spread":0.23943349560959817,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3081143976","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032386236,0.000043007716,0.9640559,0.00076993497,0.00007904704,0.00025308094,0.0000020539374,0.0003304383,0.0020802922],"genre_scores_gemma":[0.9087113,7.07162e-7,0.09076364,0.00044303914,0.00004570599,0.0000041964777,0.0000011735284,0.0000146423035,0.000015554091],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998677,0.00013829583,0.00036808042,0.00032308005,0.0003029693,0.00019055445],"domain_scores_gemma":[0.9988683,0.0002129561,0.00018818074,0.0005059196,0.000118515985,0.00010615636],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019862026,0.00013377759,0.00022843397,0.00007479377,0.000029433377,0.00005872111,0.00077345176,0.0000829169,0.000029261228],"category_scores_gemma":[0.0001647859,0.00013236089,0.00008203338,0.00036113444,0.000048773185,0.00023722465,0.00017822247,0.000108112225,0.000018264214],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014181183,0.00039981672,0.0027006532,0.00075981434,0.00016420933,0.000091698064,0.009989001,0.083528504,0.8142807,0.041240122,0.00427761,0.042426083],"study_design_scores_gemma":[0.00017147562,0.00015484684,0.00017396905,0.0000831566,0.000009059111,0.0000018789233,0.000008084669,0.93008745,0.06758137,0.0006625065,0.00092733285,0.00013888504],"about_ca_topic_score_codex":0.000044128632,"about_ca_topic_score_gemma":0.0000014535096,"teacher_disagreement_score":0.8763251,"about_ca_system_score_codex":0.000043844906,"about_ca_system_score_gemma":0.00007389095,"threshold_uncertainty_score":0.539752},"labels":[],"label_agreement":null},{"id":"W3083464588","doi":"10.1145/1943176.1945954","title":"Returning Control to the Programmer","year":2011,"lang":"en","type":"article","venue":"Queue","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; SIMD; x86; Compiler; Multi-core processor; Parallel computing; Programmer; Workstation; Operating system; Control unit; Computer architecture; Software","score_opus":0.038917193310088624,"score_gpt":0.2404838340918524,"score_spread":0.20156664078176378,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3083464588","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013806125,0.00007108807,0.9746622,0.0014359563,0.00020541596,0.00052326283,3.197127e-7,0.00059240917,0.021128764],"genre_scores_gemma":[0.94543445,8.0469334e-7,0.051914744,0.0018925492,0.00007527386,0.00015979611,9.053238e-8,0.000008403274,0.0005139083],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99903464,0.00014185061,0.00015379972,0.0002123836,0.00023643515,0.00022090845],"domain_scores_gemma":[0.9990612,0.00004859497,0.000050844854,0.0006831056,0.00006769803,0.000088521185],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00082132703,0.00008215589,0.000096791206,0.00004330896,0.000072259354,0.000079753656,0.0012769204,0.00005388413,0.000035613022],"category_scores_gemma":[0.00008616518,0.000052279807,0.00003992602,0.00022700406,0.000016183601,0.00015677913,0.00011986868,0.00012313084,0.00035910474],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022855551,0.00013124569,0.006722035,0.000030281852,0.00007300891,0.00015366083,0.025591614,0.000004893125,0.0032687078,0.63085955,0.06444554,0.26869664],"study_design_scores_gemma":[0.0016088907,0.0020032339,0.012359124,0.0005527523,0.00003851286,0.0006150604,0.0004747591,0.05350518,0.205861,0.037982132,0.6828566,0.0021427495],"about_ca_topic_score_codex":0.00021461121,"about_ca_topic_score_gemma":0.00004049303,"teacher_disagreement_score":0.9440538,"about_ca_system_score_codex":0.000019885963,"about_ca_system_score_gemma":0.000040927178,"threshold_uncertainty_score":0.46156847},"labels":[],"label_agreement":null},{"id":"W3087681185","doi":"10.1109/cjece.2020.2992010","title":"Implementation of Ultrahigh-Speed Decimators","year":2020,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Decimation; Directed acyclic graph; Computer science; Scheduling (production processes); Latency (audio); Parallel computing; Signal processing; Real-time computing; Speedup; Algorithm; System time; Clock rate; Graph; Digital signal processing; Computer hardware; Chip; Theoretical computer science; Mathematics; Mathematical optimization; Bandwidth (computing); Telecommunications","score_opus":0.009406743007418346,"score_gpt":0.20639578666909153,"score_spread":0.1969890436616732,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3087681185","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.066311866,0.0003768868,0.93282896,0.00029946608,0.000099325815,0.000049511105,6.067696e-7,0.000021930326,0.000011432627],"genre_scores_gemma":[0.959335,0.0000059721465,0.04040243,0.00013436064,0.00011568264,3.3133747e-7,1.3764762e-7,0.0000055071278,5.344934e-7],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99928385,0.000019551719,0.00031745285,0.000092614115,0.00011212363,0.00017442457],"domain_scores_gemma":[0.9992665,0.000060118047,0.0001071422,0.0000672215,0.000086862856,0.00041215876],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001136227,0.00007939218,0.00018447712,0.00019316634,0.000020479336,0.000055540026,0.00032042564,0.000032408563,0.000002816493],"category_scores_gemma":[0.000018676837,0.00007417597,0.00004735032,0.00035115902,0.000008133206,0.00020012227,0.000014418977,0.00012792976,4.421225e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025999214,0.000054622964,0.0551049,0.00051509304,0.0006322657,0.0013946996,0.013521527,0.015349711,0.08783161,0.31433377,0.02043865,0.49079716],"study_design_scores_gemma":[0.0010583329,0.0020135287,0.024057344,0.00015394663,0.000032244076,0.0008744049,0.000034030203,0.87340784,0.09089257,0.00084078056,0.006060154,0.0005748173],"about_ca_topic_score_codex":0.00021138067,"about_ca_topic_score_gemma":0.0000244492,"teacher_disagreement_score":0.8930232,"about_ca_system_score_codex":0.000038112514,"about_ca_system_score_gemma":0.0001905398,"threshold_uncertainty_score":0.30248085},"labels":[],"label_agreement":null},{"id":"W3094392068","doi":"10.1109/fpl50879.2020.00045","title":"Syncopation: Adaptive Clock Management for High-Level Synthesis Generated Circuits on FPGAs","year":2020,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Toolchain; Static timing analysis; Computer science; High-level synthesis; Field-programmable gate array; Critical path method; Electronic circuit; Clock rate; Digital clock manager; Look-ahead; Scheduling (production processes); Embedded system; Path (computing); Computer architecture; Clock signal; Synchronous circuit; Software; Engineering; Chip; Algorithm; Electrical engineering","score_opus":0.08958847532986333,"score_gpt":0.25978179618841213,"score_spread":0.1701933208585488,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3094392068","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0004538486,0.000021278605,0.9839918,0.0021064745,0.00017333085,0.0010441572,0.000013123936,0.0010014559,0.011194514],"genre_scores_gemma":[0.74497056,0.000006446672,0.25201845,0.001694833,0.000121628174,0.00049306534,0.0000028709744,0.000019367277,0.0006728019],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99832225,0.000114788374,0.00032528682,0.0006237018,0.00034446944,0.0002694821],"domain_scores_gemma":[0.99887484,0.00021199329,0.00011818843,0.00051344716,0.00015440279,0.000127121],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027149063,0.00020277056,0.00024149634,0.00010542214,0.00011264626,0.00013136634,0.00087564625,0.000079793106,0.000026748032],"category_scores_gemma":[0.0000590984,0.00018341537,0.00007070776,0.00043855037,0.000015412781,0.00025445136,0.00014859841,0.00007268268,0.00015017856],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017341368,0.000057033252,0.0000077053555,0.00006869018,0.00008434158,0.000026786667,0.0002671582,0.00029495227,0.0018921839,0.8859418,0.044143993,0.067198016],"study_design_scores_gemma":[0.0008880573,0.0015120498,0.00052507786,0.00023296612,0.00006161851,0.000010998801,0.00015304759,0.27537012,0.7004276,0.013336207,0.0063692844,0.0011129488],"about_ca_topic_score_codex":0.000022506767,"about_ca_topic_score_gemma":0.0000039661686,"teacher_disagreement_score":0.87260556,"about_ca_system_score_codex":0.00010206337,"about_ca_system_score_gemma":0.000034553,"threshold_uncertainty_score":0.74794614},"labels":[],"label_agreement":null},{"id":"W3094974974","doi":"10.1109/rsp51120.2020.9244862","title":"Desired Footprint by Technology Mapping Modification using a Genetic Algorithm in Odin II","year":2020,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Computer science; Verilog; Field-programmable gate array; Lookup table; Logic optimization; Routing (electronic design automation); Computer architecture; Footprint; Adder; Algorithm; Logic synthesis; Logic gate; Computer engineering; Parallel computing; Embedded system","score_opus":0.07613134956283021,"score_gpt":0.2750195591674747,"score_spread":0.1988882096046445,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3094974974","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028073275,0.00016909624,0.9684397,0.0016947279,0.000034920675,0.000403533,5.4417546e-7,0.0009189625,0.00026523948],"genre_scores_gemma":[0.4479098,0.000004446375,0.5518996,0.00011915623,0.000011347828,0.000031538348,3.6168834e-7,0.000007266751,0.000016474542],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998589,0.000081245555,0.0003850126,0.0005018069,0.00017445236,0.00026850158],"domain_scores_gemma":[0.9992896,0.000020242678,0.00010714288,0.00045920067,0.000055039854,0.00006882994],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020994566,0.00013637003,0.00019546528,0.00026889628,0.000073294614,0.00006212953,0.00087766,0.00014459029,0.0000025741867],"category_scores_gemma":[0.000037198657,0.00014267347,0.000029923664,0.0011627685,0.000032687138,0.00013490487,0.00039384322,0.00014739491,0.000009439024],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015644279,0.000065646695,0.00047048333,0.000030750973,0.000011351449,0.000027858197,0.0016391824,0.00030424065,0.6749258,0.015741944,0.00034733824,0.30643383],"study_design_scores_gemma":[0.00014595508,0.0000679097,0.000096966905,0.00002684971,0.0000012187594,0.000021038195,0.000078335936,0.8420682,0.15249373,0.0044025383,0.0004164942,0.00018076993],"about_ca_topic_score_codex":0.00009816064,"about_ca_topic_score_gemma":0.0000014841296,"teacher_disagreement_score":0.841764,"about_ca_system_score_codex":0.00012660693,"about_ca_system_score_gemma":0.00005234408,"threshold_uncertainty_score":0.58180547},"labels":[],"label_agreement":null},{"id":"W3110812584","doi":"10.1109/bec49624.2020.9276994","title":"Automated SoC Hardening with Model Transformation","year":2020,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Computer science; Overhead (engineering); Reliability engineering; Fault tolerance; Process (computing); Embedded system; Hardening (computing); Distributed computing; Engineering","score_opus":0.03244816239419125,"score_gpt":0.25014600413743565,"score_spread":0.2176978417432444,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3110812584","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0010604681,0.0000061322908,0.9674328,0.0021048249,0.00000980094,0.00017665654,3.9467366e-7,0.0062909396,0.022918008],"genre_scores_gemma":[0.67647576,6.0419603e-7,0.32281786,0.00062570145,0.0000073585397,0.00001192889,6.957068e-7,0.0000051480274,0.000054966848],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993069,0.00002757829,0.00015387603,0.00017599923,0.00020483069,0.0001307839],"domain_scores_gemma":[0.999652,0.000011065019,0.00003922224,0.00017599587,0.00005032382,0.00007137877],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000107703716,0.0000823114,0.00009853319,0.00003388476,0.00004741842,0.00011082942,0.0003958213,0.000037574868,0.0000048079683],"category_scores_gemma":[0.0000043497516,0.00006251411,0.000022164562,0.00022279193,0.000009595166,0.0007666304,0.000028206736,0.000065552245,0.00003859161],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046778656,0.00006735095,0.00012437176,0.00029411924,0.00008663679,0.000048527007,0.06437202,0.06456749,0.08342815,0.7046943,0.058408774,0.023861514],"study_design_scores_gemma":[0.000117863405,0.00007053728,0.0000053668446,0.000013309481,0.0000016836053,0.0000081419175,0.00003111136,0.9652524,0.033827547,0.00043197916,0.0001425975,0.00009747688],"about_ca_topic_score_codex":0.0000065513022,"about_ca_topic_score_gemma":0.0000016581212,"teacher_disagreement_score":0.9006849,"about_ca_system_score_codex":0.000017919177,"about_ca_system_score_gemma":0.00004532666,"threshold_uncertainty_score":0.25492516},"labels":[],"label_agreement":null},{"id":"W3125870306","doi":"10.1007/978-3-030-67220-1_21","title":"A Semantic-Aware, Accurate and Efficient API for (Co-)Simulation of CPS","year":2021,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Safran Electronics (Canada)","funders":"","keywords":"Computer science; Debugging; Semantics (computer science); Application programming interface; Interface (matter); Event (particle physics); Programming language; Simple (philosophy); Isolation (microbiology); Distributed computing; Operating system","score_opus":0.03308390282301867,"score_gpt":0.30128219297438275,"score_spread":0.2681982901513641,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3125870306","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00022027276,0.0005254093,0.99694765,0.00013994085,0.0005773859,0.00095891976,0.000011086382,0.00016383722,0.00045551028],"genre_scores_gemma":[0.64425343,0.000022912494,0.3551017,0.0002448866,0.00017114918,0.000024407587,0.000006043496,0.000034124907,0.00014133507],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966123,0.000056630597,0.00071457296,0.0013728816,0.0007797529,0.00046387117],"domain_scores_gemma":[0.9964062,0.00117883,0.0005111986,0.0012340822,0.0005546932,0.000114990056],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012807739,0.0004338109,0.0006824237,0.00073073956,0.00015675105,0.00036479608,0.0016677959,0.0003262025,0.00000404724],"category_scores_gemma":[0.00015022214,0.00040672053,0.00013326238,0.0004712855,0.00042852442,0.00031135828,0.00075674045,0.0003412389,0.000002481862],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020653779,0.00008260879,0.00006296566,0.0008494455,0.00004334474,0.00007521307,0.0022965462,0.52576405,0.0028802152,0.06176676,0.00004800959,0.40611017],"study_design_scores_gemma":[0.00021641092,0.00017175708,0.000026976342,0.0007274416,0.000008925829,0.000035783974,2.5089346e-7,0.95478207,0.012461584,0.030901905,0.00025444225,0.00041243987],"about_ca_topic_score_codex":0.000012390709,"about_ca_topic_score_gemma":0.000014039187,"teacher_disagreement_score":0.6440332,"about_ca_system_score_codex":0.00015572381,"about_ca_system_score_gemma":0.00041623635,"threshold_uncertainty_score":0.9998385},"labels":[],"label_agreement":null},{"id":"W3129124064","doi":"10.1108/978-1-80043-526-120211004","title":"The Aim Methodology in Future-proofing","year":2021,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ontario College of Art and Design","funders":"","keywords":"Psychology; Computer science","score_opus":0.11089063831609447,"score_gpt":0.32178249398307573,"score_spread":0.21089185566698126,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3129124064","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[1.6039542e-7,0.0027388532,0.47343323,0.000969849,0.0007611904,0.00021391104,3.5796563e-7,0.00025060642,0.52163184],"genre_scores_gemma":[0.00006261282,0.00043747303,0.34457514,0.00059058313,0.0005221938,0.000045094155,0.0000019276224,0.000038197733,0.65372676],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99779,0.0003826593,0.0005404321,0.0006485691,0.00031462315,0.00032373235],"domain_scores_gemma":[0.99695176,0.0011554413,0.0002189202,0.001504962,0.000117930154,0.000050965526],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002319239,0.00029503414,0.0004827406,0.0001856416,0.000101905156,0.00019826845,0.001869897,0.0005043716,0.000056867062],"category_scores_gemma":[0.0000776502,0.00020357849,0.00015860832,0.00008911253,0.0000619039,0.00012979153,0.000682862,0.00065910164,0.00006150997],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.3027686e-7,0.000001740991,0.0000011999692,0.000012521911,0.000015805172,0.00008912371,0.00011373487,4.9494906e-7,0.000058834168,0.95130134,0.0064375983,0.0419668],"study_design_scores_gemma":[0.00006909791,0.00004162788,0.00000495438,0.0001465001,0.0000053872286,0.000118484975,0.0000309385,0.0005822063,0.0012911283,0.4035989,0.5937324,0.0003783826],"about_ca_topic_score_codex":0.000035886987,"about_ca_topic_score_gemma":0.000354884,"teacher_disagreement_score":0.5872948,"about_ca_system_score_codex":0.00011885184,"about_ca_system_score_gemma":0.00017598542,"threshold_uncertainty_score":0.83016896},"labels":[],"label_agreement":null},{"id":"W3137004592","doi":"10.1145/3260349","title":"Session details: Power-aware architecture and system design","year":2012,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Kootenay Association for Science & Technology","funders":"","keywords":"Session (web analytics); Computer science; Architecture; Computer architecture; Power (physics); Embedded system; World Wide Web; History","score_opus":0.023474062263147476,"score_gpt":0.25423664325174394,"score_spread":0.23076258098859648,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3137004592","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017877317,0.00052479364,0.9902548,0.00011032532,0.00023064911,0.00038531495,4.91963e-7,0.0014032231,0.005302664],"genre_scores_gemma":[0.7573793,0.0000023539308,0.24222285,0.000090771675,0.00004645062,0.000028925138,2.204171e-7,0.000011346087,0.00021780138],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984872,0.000334223,0.00022752886,0.00029821,0.0002638518,0.000388991],"domain_scores_gemma":[0.9988782,0.00016539665,0.00008536873,0.00061494147,0.000050853145,0.00020526476],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00087643985,0.00017851149,0.0002013628,0.00012853685,0.000111845366,0.00013950188,0.00052939093,0.00012228222,0.0000084873745],"category_scores_gemma":[0.00002050174,0.00012875663,0.000038196864,0.00021696537,0.00002627591,0.0006137908,0.00024499086,0.00013813957,0.00004947173],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040306983,0.0002734959,0.011295791,0.0010084658,0.00012146169,0.00010847155,0.014516621,0.00007403072,0.06019409,0.7553994,0.037969805,0.11899807],"study_design_scores_gemma":[0.0025387872,0.0020989869,0.010081621,0.0033467202,0.00010405764,0.008213098,0.0045313467,0.12539451,0.7909778,0.015612125,0.031452935,0.0056480477],"about_ca_topic_score_codex":0.000016204089,"about_ca_topic_score_gemma":8.7144645e-7,"teacher_disagreement_score":0.7555916,"about_ca_system_score_codex":0.000060745886,"about_ca_system_score_gemma":0.000029363551,"threshold_uncertainty_score":0.5250543},"labels":[],"label_agreement":null},{"id":"W3137218201","doi":"10.5555/2133429.3256358","title":"Session details: Advances in embedded systems and FPGA synthesis","year":2010,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Session (web analytics); Computer science; Field-programmable gate array; Computer architecture; Embedded system; World Wide Web","score_opus":0.04643407948113764,"score_gpt":0.30847961318589484,"score_spread":0.2620455337047572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3137218201","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004213197,0.00010946634,0.9878344,0.00046393333,0.0020835507,0.00050844846,0.0000040819127,0.00039839072,0.0043845344],"genre_scores_gemma":[0.83779633,0.000101055404,0.1614811,0.00015716105,0.00018623793,0.00017777413,0.0000017019838,0.000017553803,0.000081103455],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997133,0.00049386,0.0006093716,0.0007972275,0.00063083693,0.00033566763],"domain_scores_gemma":[0.9976164,0.0010088384,0.00026650514,0.00065181125,0.0003129835,0.00014343113],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013384016,0.00031984271,0.00039252275,0.0005645839,0.000084061074,0.0007219757,0.0015050756,0.00018708626,0.000031428594],"category_scores_gemma":[0.00017691616,0.00028780915,0.000059050722,0.0002465724,0.0000837127,0.0014309451,0.00028756063,0.00047033335,0.00005568541],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000081189806,0.00022711948,0.0007403168,0.00006747122,0.00004833127,0.00018395779,0.0007565399,0.0011478366,0.02476692,0.70945835,0.0012742282,0.2612477],"study_design_scores_gemma":[0.0004289846,0.00019555853,0.0005740145,0.000608808,0.0000045272773,0.00015431791,0.000042766405,0.9571683,0.017839123,0.021225957,0.0012493355,0.0005083347],"about_ca_topic_score_codex":0.00003809105,"about_ca_topic_score_gemma":0.000019754896,"teacher_disagreement_score":0.9560204,"about_ca_system_score_codex":0.0000772453,"about_ca_system_score_gemma":0.00012802138,"threshold_uncertainty_score":0.9999574},"labels":[],"label_agreement":null},{"id":"W3137587660","doi":"10.1145/3258126","title":"Session details: Cross-layer applications (cross-layer optimized wireless networks symposium)","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Session (web analytics); Computer science; Layer (electronics); Computer network; Wireless network; Wireless; Telecommunications; Materials science; World Wide Web; Nanotechnology","score_opus":0.020238328626034436,"score_gpt":0.3137661144478104,"score_spread":0.29352778582177597,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3137587660","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020991623,0.000056737837,0.9578781,0.0002245042,0.00070208823,0.0011617295,0.0000026213613,0.0022406173,0.01674195],"genre_scores_gemma":[0.78665465,0.000027531454,0.20824338,0.00038682247,0.00032834592,0.0007660773,0.0000071106974,0.000047866855,0.0035381971],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967827,0.00014924645,0.0007781544,0.0010496578,0.0005296444,0.0007105598],"domain_scores_gemma":[0.99623346,0.000286277,0.00031101037,0.0024246804,0.0004295823,0.00031500545],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0011343133,0.0004015706,0.0004358049,0.00017608788,0.0005131953,0.001464011,0.0026330228,0.000529297,0.00013864967],"category_scores_gemma":[0.000024799705,0.00033758176,0.00019627938,0.00071343424,0.00020644463,0.0014390572,0.0006869871,0.0007467001,0.00024438766],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006307396,0.0006026485,0.016458755,0.00011689801,0.00011328219,0.000041004914,0.0007030608,0.007570799,0.61835706,0.3054268,0.012256968,0.03828965],"study_design_scores_gemma":[0.0012964129,0.0000919031,0.0011722845,0.00006764624,0.000019973517,0.00014320102,0.000018659588,0.7331401,0.24494117,0.0037535045,0.014164571,0.0011905726],"about_ca_topic_score_codex":0.000076060845,"about_ca_topic_score_gemma":0.000030043408,"teacher_disagreement_score":0.765663,"about_ca_system_score_codex":0.0000692249,"about_ca_system_score_gemma":0.00012631255,"threshold_uncertainty_score":0.9999076},"labels":[],"label_agreement":null},{"id":"W3137662336","doi":"10.1109/tc.2021.3066466","title":"Efficient Memory Arbitration in High-Level Synthesis From Multi-Threaded Code","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Engineering and Physical Sciences Research Council; Royal Academy of Engineering","keywords":"Computer science; Satisfiability modulo theories; Parallel computing; Programming language; Correctness; Memory model; High-level synthesis; Memory bandwidth; Embedded system; Field-programmable gate array; Shared memory","score_opus":0.046586142806392394,"score_gpt":0.26105631811720165,"score_spread":0.21447017531080925,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3137662336","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028849995,0.00003928499,0.9680443,0.00043619663,0.0015762929,0.00031354354,0.000047781094,0.00058611593,0.00010651543],"genre_scores_gemma":[0.70158666,0.0000066288007,0.29789293,0.00032171592,0.000030381725,0.000091347014,0.000002479003,0.000017810324,0.00005004275],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976008,0.0003687871,0.00050236564,0.0007806463,0.0004135296,0.0003338732],"domain_scores_gemma":[0.99807245,0.0006681372,0.00011086384,0.000919408,0.000111902555,0.00011721603],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000301532,0.00026644734,0.0003563293,0.00033360583,0.00013712358,0.00016688215,0.00066970463,0.00016710907,0.00002361513],"category_scores_gemma":[0.000011359908,0.00029295043,0.00014716122,0.00069614465,0.000046521,0.00019929504,0.000007661477,0.00034960554,0.00006136752],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050468658,0.0022557615,0.000039464558,0.000055493136,0.00019614256,0.00049874187,0.0034745284,0.789913,0.063107215,0.0016376444,0.0007268886,0.13804464],"study_design_scores_gemma":[0.00048536336,0.000035620327,0.00036175363,0.0001946224,0.000012830419,0.000017819366,0.000046910256,0.590558,0.407839,0.00014938621,0.000019589947,0.00027914625],"about_ca_topic_score_codex":0.0005141532,"about_ca_topic_score_gemma":0.0005144685,"teacher_disagreement_score":0.67273664,"about_ca_system_score_codex":0.00027062366,"about_ca_system_score_gemma":0.00019487449,"threshold_uncertainty_score":0.99995226},"labels":[],"label_agreement":null},{"id":"W3137724331","doi":"10.5555/2133429.3256368","title":"Session details: System level design - an industrial perspective","year":2010,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Session (web analytics); Computer science; Perspective (graphical); Computer architecture; Artificial intelligence; World Wide Web","score_opus":0.2367998651705446,"score_gpt":0.34833156437003665,"score_spread":0.11153169919949205,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3137724331","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012209383,0.0000050889744,0.98684907,0.0007125007,0.0044143605,0.00095687824,0.000012744931,0.0013243376,0.0045040813],"genre_scores_gemma":[0.59835815,0.0000015604452,0.40039802,0.00020272916,0.00077149994,0.00009990244,0.00000549131,0.000027364178,0.00013527423],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99530286,0.0010977171,0.00070693844,0.0012398729,0.0011596049,0.00049302215],"domain_scores_gemma":[0.99612516,0.0005720717,0.00042054197,0.001243287,0.0013232534,0.00031567193],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0019007025,0.0004980606,0.00045378337,0.00060398586,0.00023683795,0.0012044841,0.0037487636,0.00041509638,0.000077482655],"category_scores_gemma":[0.00014302005,0.00045710144,0.00013756637,0.00035595067,0.00010775698,0.0016943233,0.00037582393,0.0009942852,0.00023418725],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013104704,0.00022274096,0.00003889553,0.0000071506233,0.00008809985,0.00013490944,0.00091443554,0.0006649586,0.024013352,0.94081146,0.0043120338,0.028660925],"study_design_scores_gemma":[0.0011090573,0.0010957213,0.00013302926,0.00030189301,0.000012460655,0.0002760642,0.00021072183,0.92759204,0.04005164,0.02819051,0.00029328818,0.0007335939],"about_ca_topic_score_codex":0.0001470324,"about_ca_topic_score_gemma":0.000011532447,"teacher_disagreement_score":0.9269271,"about_ca_system_score_codex":0.00043821076,"about_ca_system_score_gemma":0.0006382827,"threshold_uncertainty_score":0.99983233},"labels":[],"label_agreement":null},{"id":"W3138043974","doi":"10.5555/2561828.3260192","title":"Session details: Advances in modeling and optimization: from system level to mixed signal designs","year":2013,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Session (web analytics); Computer science; Mixed-signal integrated circuit; SIGNAL (programming language); Computer architecture; Programming language; Operating system; Integrated circuit","score_opus":0.12032290859528878,"score_gpt":0.30524268613341904,"score_spread":0.18491977753813027,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3138043974","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024854357,0.000083035404,0.99433094,0.00058065023,0.0006209381,0.0008758105,0.000007965493,0.0004096317,0.00060557196],"genre_scores_gemma":[0.5145223,0.000017957327,0.48496878,0.00021193907,0.000091501526,0.00015065553,0.0000053724893,0.000013326996,0.000018184262],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99691975,0.00047749915,0.00071401824,0.0008957379,0.0006525472,0.00034045734],"domain_scores_gemma":[0.99817806,0.00040726078,0.00019271423,0.00046988507,0.0005488869,0.00020319279],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005589174,0.00034356822,0.00039156547,0.0005364833,0.000098766584,0.000816544,0.0013221805,0.00014305634,0.000056748722],"category_scores_gemma":[0.000034817756,0.00032393317,0.00005383228,0.00030233403,0.0000288558,0.0018639332,0.00034995153,0.00022949837,0.00010242259],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050907867,0.000086373046,0.0001501805,0.000025606658,0.000035479396,0.00004530148,0.0007022721,0.8708878,0.003666181,0.065937705,0.0005900005,0.057822186],"study_design_scores_gemma":[0.0004137348,0.00020098998,0.000078632904,0.00074008474,0.0000029850685,0.00001924254,0.00007969395,0.98711526,0.0032764673,0.007696495,0.000018591689,0.00035781422],"about_ca_topic_score_codex":0.00021555237,"about_ca_topic_score_gemma":0.000011440705,"teacher_disagreement_score":0.51203686,"about_ca_system_score_codex":0.0002457574,"about_ca_system_score_gemma":0.00012691735,"threshold_uncertainty_score":0.99992126},"labels":[],"label_agreement":null},{"id":"W3138653435","doi":"10.1145/3246486","title":"Session details: Physical synthesis and on-chip delay optimization","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Session (web analytics); Computer science; Chip; System on a chip; Parallel computing; Computer architecture; Embedded system; Telecommunications; World Wide Web","score_opus":0.01957514393979411,"score_gpt":0.27307803338504616,"score_spread":0.25350288944525207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3138653435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017520236,0.00001353036,0.96792525,0.000121921505,0.000050079536,0.0001370341,1.8260579e-7,0.0004956151,0.013736177],"genre_scores_gemma":[0.74766815,0.0000034975114,0.2520296,0.00013401677,0.000042037776,0.000008577304,1.7746662e-7,0.000006724471,0.00010720845],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990898,0.00007150555,0.00015237738,0.00028822065,0.00021742229,0.00018070763],"domain_scores_gemma":[0.99904174,0.0004245783,0.0000551553,0.0003527743,0.000044128734,0.00008161058],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052691484,0.000106724685,0.00012554888,0.00010967618,0.000076925746,0.000091648,0.0002862688,0.00006178763,0.000006618921],"category_scores_gemma":[0.00007285683,0.00008173133,0.000029421826,0.00020157502,0.00002335611,0.00043570914,0.00009189193,0.000073578376,0.000018852448],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051234936,0.0005338683,0.0013962138,0.00008582798,0.000049143993,0.00012433373,0.0025234653,0.0043336516,0.025862487,0.5410141,0.004271349,0.41975433],"study_design_scores_gemma":[0.00012355522,0.00017096005,0.00043553085,0.000103676866,0.0000072782996,0.000044540182,0.00005124785,0.66486776,0.3296947,0.003972373,0.00021748696,0.00031088653],"about_ca_topic_score_codex":0.000011297994,"about_ca_topic_score_gemma":0.0000026099617,"teacher_disagreement_score":0.73014796,"about_ca_system_score_codex":0.000031683398,"about_ca_system_score_gemma":0.000013492784,"threshold_uncertainty_score":0.3332907},"labels":[],"label_agreement":null},{"id":"W3139365745","doi":"10.5555/1326073.3256484","title":"Session details: Sequential synthesis and FPGA mapping","year":2007,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Xilinx (Canada)","funders":"","keywords":"Session (web analytics); Computer science; Field-programmable gate array; Computer architecture; Parallel computing; Embedded system; World Wide Web","score_opus":0.10652523060242647,"score_gpt":0.3184323535456026,"score_spread":0.21190712294317615,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3139365745","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0030419403,0.000022633843,0.9889365,0.00072905445,0.0009946474,0.00032988092,0.000002375653,0.00054449594,0.005398509],"genre_scores_gemma":[0.6391013,0.000015113277,0.3601201,0.0004012224,0.00021653646,0.000025389209,0.0000015559118,0.000013484146,0.00010529082],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99738914,0.00028648967,0.0005485832,0.00071480084,0.00068405515,0.00037695127],"domain_scores_gemma":[0.9979768,0.0007585429,0.00023824188,0.0005100232,0.00034788248,0.00016852116],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0016698071,0.00028977406,0.00028031363,0.00052167196,0.00013723178,0.00059427577,0.0014007783,0.00014969673,0.000050361705],"category_scores_gemma":[0.00008385094,0.0002730085,0.00007909938,0.00022413992,0.000072549105,0.0007322417,0.00039140583,0.00025420578,0.00007798958],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009235639,0.00015449197,0.00028683804,0.000033725668,0.00015112062,0.00035306392,0.0010456393,0.0001669652,0.03572203,0.4095572,0.003785341,0.5486512],"study_design_scores_gemma":[0.0007364023,0.0004376871,0.0020469448,0.0010102623,0.000014413469,0.0003989392,0.00008242256,0.7209136,0.21879001,0.05205329,0.0024881735,0.0010278415],"about_ca_topic_score_codex":0.000028062423,"about_ca_topic_score_gemma":0.000003321351,"teacher_disagreement_score":0.72074664,"about_ca_system_score_codex":0.00015389915,"about_ca_system_score_gemma":0.000107020394,"threshold_uncertainty_score":0.9999722},"labels":[],"label_agreement":null},{"id":"W3147745055","doi":"10.1109/aspdac.2011.5722234","title":"Register pressure aware scheduling for high level synthesis","year":2011,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Register allocation; Computer science; Instruction scheduling; Parallel computing; High-level synthesis; Serialization; Scheduling (production processes); Optimizing compiler; Compiler; Data-flow analysis; Dynamic priority scheduling; Two-level scheduling; Schedule; Embedded system; Field-programmable gate array; Programming language; Mathematical optimization; Operating system; Data flow diagram; Mathematics","score_opus":0.13830582433952182,"score_gpt":0.2768382389251242,"score_spread":0.1385324145856024,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3147745055","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00026673372,0.00005857877,0.9887606,0.00020485758,0.00019205574,0.0004405626,0.0000065242157,0.0008430293,0.009227068],"genre_scores_gemma":[0.5012938,0.0000011720585,0.49546438,0.0001214365,0.000040632312,0.00016754921,2.8557872e-7,0.000011734685,0.0028990486],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99880636,0.00006333343,0.000257524,0.00042218325,0.00017764494,0.00027297126],"domain_scores_gemma":[0.9985681,0.00018331523,0.00010955726,0.0009192003,0.00015059308,0.000069187496],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046799812,0.00014712835,0.00020279734,0.000090889436,0.00008742985,0.000088757355,0.0011471539,0.00011906187,0.0000502364],"category_scores_gemma":[0.00010531993,0.00012199833,0.000079473924,0.00012477546,0.000025708112,0.0005014706,0.00017390061,0.00007040378,0.00003418798],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019858591,0.000103507606,0.0004722227,0.00026763836,0.000113841925,0.000013050279,0.0016607948,0.0000068060117,0.0027659764,0.9485952,0.022392487,0.023588581],"study_design_scores_gemma":[0.00038205498,0.00025755033,0.0011076699,0.00032058163,0.00006848174,0.000048924594,0.00013063932,0.03646843,0.8806459,0.06856322,0.011020176,0.0009864005],"about_ca_topic_score_codex":0.00019534194,"about_ca_topic_score_gemma":0.000013213693,"teacher_disagreement_score":0.880032,"about_ca_system_score_codex":0.00001814655,"about_ca_system_score_gemma":0.000040984833,"threshold_uncertainty_score":0.49749476},"labels":[],"label_agreement":null},{"id":"W3149769450","doi":"","title":"Parallel Algorithms and Methods for FPGA Placement","year":2017,"lang":"en","type":"dissertation","venue":"TSpace (University of Toronto)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto; Government of Ontario; Compute Canada","keywords":"Speedup; Computer science; Parallel computing; Speculative multithreading; Thread (computing); Simulated annealing; Field-programmable gate array; Multithreading; Algorithm; Programming language; Computer hardware","score_opus":0.03200691318738501,"score_gpt":0.3462340402676787,"score_spread":0.31422712708029366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3149769450","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00015497633,0.0026771394,0.94633776,0.00015064744,0.0004038297,0.00079576747,0.000008648182,0.00015531045,0.049315937],"genre_scores_gemma":[0.003401112,0.000521799,0.92819697,0.0000058508963,0.00003348686,0.0000051442257,0.000038519072,0.000016646838,0.06778046],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9988495,0.00012527917,0.0001217202,0.0004916631,0.00019073937,0.00022109543],"domain_scores_gemma":[0.9982193,0.00012319483,0.0005556078,0.0008122753,0.00019195626,0.00009762548],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00061940437,0.00022143037,0.0004734756,0.00006099943,0.00029946337,0.000067604844,0.001307925,0.0002924059,0.00020097994],"category_scores_gemma":[0.000033524433,0.00027730555,0.00014274656,0.000020969814,0.000050905288,0.0006869606,0.00013784204,0.000103025064,0.000002072179],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011426048,0.000047528334,0.0000062845493,0.0005310207,0.00018617818,0.000008540001,0.022960797,0.0000023107646,0.0014741478,0.01257504,0.0047052153,0.9573887],"study_design_scores_gemma":[0.01949631,0.009535934,0.08408486,0.0065859454,0.002536197,0.00010631383,0.15993991,0.23471908,0.034907196,0.023857718,0.41186672,0.0123637915],"about_ca_topic_score_codex":0.023719566,"about_ca_topic_score_gemma":0.011912145,"teacher_disagreement_score":0.9450249,"about_ca_system_score_codex":0.00020161355,"about_ca_system_score_gemma":0.00012280278,"threshold_uncertainty_score":0.99996793},"labels":[],"label_agreement":null},{"id":"W3158864696","doi":"10.1177/00375497211003130","title":"A DEVS-based engine for building digital quadruplets","year":2021,"lang":"en","type":"article","venue":"SIMULATION","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada; Autodesk","keywords":"Computer science; DEVS; Event (particle physics); Process (computing); Interfacing; Kernel (algebra); Visualization; Focus (optics); Discrete event simulation; Representation (politics); Interface (matter); Programming language; Artificial intelligence; Modeling and simulation; Simulation; Operating system; Computer hardware","score_opus":0.02757974100314662,"score_gpt":0.314587731929338,"score_spread":0.28700799092619134,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3158864696","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015345156,0.000040545525,0.98355293,0.00012150646,0.00012454242,0.00022362058,0.000003769679,0.00041403473,0.00017389156],"genre_scores_gemma":[0.8035634,1.020354e-7,0.19618529,0.00008142793,0.000054399756,0.000022057138,0.000012614526,0.0000081635935,0.00007250859],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99926335,0.000025559439,0.0001778904,0.00023562084,0.00015348592,0.00014411524],"domain_scores_gemma":[0.9990232,0.00036940374,0.000062305444,0.00031951905,0.00018982147,0.00003576863],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016768025,0.0000790253,0.00009801261,0.000070329086,0.000056123572,0.00021774511,0.00018580267,0.000051376388,0.000002791251],"category_scores_gemma":[0.00023121375,0.00008422261,0.000059342103,0.00024116343,0.0000058074615,0.000504134,0.000038959046,0.00003758587,0.0000064724604],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016363174,0.000108725675,0.0010547915,0.00014432466,0.00002598779,0.000027904665,0.0007547091,0.743412,0.021475367,0.058404785,0.00034670287,0.1742283],"study_design_scores_gemma":[0.00020983345,0.00003127277,0.00009357705,0.000029292853,0.0000019500574,0.0000019712786,0.0000039620377,0.9542573,0.03734733,0.004830973,0.0030890144,0.00010352147],"about_ca_topic_score_codex":0.0000016490316,"about_ca_topic_score_gemma":0.0000010954939,"teacher_disagreement_score":0.78821826,"about_ca_system_score_codex":0.00005363955,"about_ca_system_score_gemma":0.00007181454,"threshold_uncertainty_score":0.3434498},"labels":[],"label_agreement":null},{"id":"W3161588507","doi":"10.1145/3246248","title":"Session details: Tools and methods for the verification of processors and processor-based systems","year":2005,"lang":"en","type":"article","venue":"Design Automation Conference","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Session (web analytics); Computer science; Computer architecture; Embedded system; Parallel computing; Operating system; World Wide Web","score_opus":0.0937451317804046,"score_gpt":0.363035051863376,"score_spread":0.26928992008297137,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3161588507","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00088463083,0.0007537417,0.995686,0.00062333455,0.000050085662,0.0016331483,0.000003293168,0.00031165336,0.000054146625],"genre_scores_gemma":[0.55187374,0.000018542512,0.4476052,0.00003099766,0.000011986183,0.00043216386,0.0000017043814,0.0000057932252,0.000019877845],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99851733,0.00039980956,0.00041911352,0.00032525192,0.00019265729,0.00014583647],"domain_scores_gemma":[0.9974695,0.0012156771,0.00041475293,0.0003756674,0.00047841552,0.00004598059],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0022071232,0.00014134885,0.00021456362,0.000110833724,0.0001474645,0.00035070494,0.0004387355,0.000096915566,0.0000012916529],"category_scores_gemma":[0.00044486468,0.000102029175,0.000021014032,0.00024802174,0.0000757072,0.00086817966,0.000038062823,0.00006489573,9.988577e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029728639,0.000051567215,0.000091309914,0.0009265249,0.00002378433,1.7302405e-7,0.0032224117,0.0011675975,0.1160727,0.08246508,0.00021877648,0.79573035],"study_design_scores_gemma":[0.00020026811,0.00008615978,0.00038362085,0.00016097822,0.00001274718,0.0000060190882,0.000075646545,0.8863106,0.11086087,0.001263011,0.0005248424,0.00011524118],"about_ca_topic_score_codex":0.0000066869857,"about_ca_topic_score_gemma":9.400026e-7,"teacher_disagreement_score":0.885143,"about_ca_system_score_codex":0.000030239018,"about_ca_system_score_gemma":0.0001969618,"threshold_uncertainty_score":0.41606292},"labels":[],"label_agreement":null},{"id":"W3171710073","doi":"10.1109/fccm51124.2021.00021","title":"Mocarabe: High-Performance Time-Multiplexed Overlays for FPGAs","year":2021,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Field-programmable gate array; Scalability; Compiler; Dataflow; Parallel computing; Computer architecture; Design space exploration; Throughput; Embedded system; Wireless; Operating system","score_opus":0.013055644415834344,"score_gpt":0.23215072792725186,"score_spread":0.21909508351141752,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3171710073","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025040211,0.000108289845,0.9565361,0.00049677014,0.00034910697,0.0004996672,0.000005139124,0.0013359966,0.015628709],"genre_scores_gemma":[0.5289794,0.000010525539,0.458178,0.00048279538,0.00008928703,0.00012926421,0.000007176968,0.000017829374,0.012105663],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985172,0.00006732904,0.00030110564,0.0004979249,0.00026363696,0.0003528164],"domain_scores_gemma":[0.9984347,0.00019420614,0.000082547136,0.0009349923,0.0002699047,0.00008364697],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003740973,0.00016780203,0.0002472229,0.00006952432,0.00010954037,0.00015561022,0.00076018175,0.00010353775,0.000062275285],"category_scores_gemma":[0.00007564831,0.00015466531,0.000081447404,0.00035041035,0.000021455367,0.0005749929,0.00021994406,0.00008774636,0.00022810895],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001815189,0.00017330874,0.0003858869,0.00021407066,0.0000787423,0.000043528107,0.0004141658,0.0003086779,0.5336626,0.31683552,0.097357966,0.050507337],"study_design_scores_gemma":[0.00041669505,0.000108015214,0.00033287244,0.000048164755,0.000004918576,0.00003851927,0.00000632774,0.19377333,0.79398674,0.00341508,0.0075800433,0.00028931294],"about_ca_topic_score_codex":0.000017731216,"about_ca_topic_score_gemma":0.0000033477638,"teacher_disagreement_score":0.5039392,"about_ca_system_score_codex":0.00006582986,"about_ca_system_score_gemma":0.00011781768,"threshold_uncertainty_score":0.63070685},"labels":[],"label_agreement":null},{"id":"W3177635188","doi":"","title":"Comparison of Various Multi-core Processor using FPGA","year":2020,"lang":"en","type":"article","venue":"SSRN Electronic Journal","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bow Valley College","funders":"","keywords":"Computer science; Interface (matter); Task (project management); Embedded system; Field-programmable gate array; Multiprocessing; Plan (archaeology); Processor design; Debugging; State (computer science); Computer architecture; Operating system; Engineering; Programming language","score_opus":0.08455219989396892,"score_gpt":0.3503445924379645,"score_spread":0.26579239254399556,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3177635188","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03820349,0.0020481958,0.9588576,0.00033394268,0.000087428714,0.00019197076,5.659207e-7,0.00017456598,0.0001022538],"genre_scores_gemma":[0.94549805,0.00007414607,0.05414087,0.000103823724,0.000118766344,0.000003266744,3.1322688e-7,0.000019610983,0.00004117567],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972575,0.00011380277,0.00058388966,0.00028940875,0.00041542604,0.001340001],"domain_scores_gemma":[0.9988335,0.000039218598,0.0005247645,0.00026720774,0.00020602554,0.00012931148],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010344022,0.00017633947,0.00038792283,0.00011142044,0.00013530346,0.00008376752,0.0011809302,0.00009601532,0.0000028149416],"category_scores_gemma":[0.0000992382,0.00015959248,0.000113635935,0.0004973239,0.000037265938,0.00042501112,0.00013846223,0.0013958557,0.0000082433335],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016094641,0.0011684983,0.028824577,0.00046072697,0.00078964926,0.000077301476,0.026309203,0.0034759082,0.28890643,0.54281384,0.00096402626,0.10604889],"study_design_scores_gemma":[0.0018153309,0.002422766,0.0002324575,0.00022060264,0.00007555717,0.001528822,0.0018298852,0.7816301,0.097161226,0.11158685,0.000640068,0.0008563578],"about_ca_topic_score_codex":0.000039947503,"about_ca_topic_score_gemma":0.00004586201,"teacher_disagreement_score":0.9072945,"about_ca_system_score_codex":0.0004217958,"about_ca_system_score_gemma":0.0019551741,"threshold_uncertainty_score":0.6507992},"labels":[],"label_agreement":null},{"id":"W3193402469","doi":"10.1109/asap52443.2021.00014","title":"Power, Performance and Area Consequences of Multi-Context Support in CGRAs","year":2021,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Reconfigurability; Context (archaeology); Overhead (engineering); Context switch; Computer architecture; Feature (linguistics); Schedule; Parallel computing; Microarchitecture; Multiplexer; Set (abstract data type); Embedded system; Multiplexing; Programming language; Operating system","score_opus":0.03429652074063996,"score_gpt":0.2700090989605091,"score_spread":0.23571257821986916,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3193402469","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7864284,0.0006527316,0.1903196,0.0004954603,0.00017378532,0.00028939557,0.0000024912501,0.00025447182,0.021383662],"genre_scores_gemma":[0.9533714,0.000064542844,0.045557395,0.00017895001,0.0000021745345,0.000010626816,4.3549363e-7,0.000003396196,0.00081105594],"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990728,0.000068231864,0.00029196317,0.00026518706,0.00014568723,0.00015615945],"domain_scores_gemma":[0.99935025,0.000073525596,0.00007453714,0.00035320368,0.00010499843,0.000043498363],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035945114,0.000089246496,0.00019666064,0.00009326465,0.000020330575,0.00004020433,0.00031429832,0.000053750784,0.000047706795],"category_scores_gemma":[0.000043984204,0.00007804278,0.000023809254,0.00026184844,0.00010473536,0.0003574701,0.00014153762,0.00007406511,0.000006094578],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001849347,0.00050182646,0.45483893,0.0004099838,0.000055955832,0.00068408664,0.01170566,0.0000136955605,0.28402832,0.17513539,0.006684396,0.06592327],"study_design_scores_gemma":[0.00058111286,0.00024098966,0.01681144,0.00017392625,0.0000020579573,0.00033539368,0.00066316547,0.01012426,0.9682841,0.0012306506,0.0012494031,0.0003035189],"about_ca_topic_score_codex":0.000105691724,"about_ca_topic_score_gemma":0.0001275994,"teacher_disagreement_score":0.6842558,"about_ca_system_score_codex":0.000017717213,"about_ca_system_score_gemma":0.00014529601,"threshold_uncertainty_score":0.31824923},"labels":[],"label_agreement":null},{"id":"W3195707210","doi":"10.1109/asap52443.2021.00043","title":"Double-Pumping the Interconnect for Area Reduction in Coarse-Grained Reconfigurable Arrays","year":2021,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Interconnection; Multiplexer; Computer science; Reduction (mathematics); Application-specific integrated circuit; Word (group theory); Clock rate; Computer hardware; Embedded system; Electronic engineering; Multiplexing; Engineering; Telecommunications; Mathematics","score_opus":0.060424139448684605,"score_gpt":0.28641464945799117,"score_spread":0.22599051000930656,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3195707210","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0065389876,0.0000918926,0.95709413,0.0041998876,0.0006275123,0.00071596075,8.7580327e-7,0.00047528974,0.030255478],"genre_scores_gemma":[0.9305203,0.000016822463,0.06501549,0.00038477953,0.00010041135,0.0003872189,0.0000051688526,0.00001677048,0.0035530697],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986253,0.00014017164,0.0003626394,0.00044700337,0.00013820149,0.00028671479],"domain_scores_gemma":[0.9987189,0.00021936909,0.00009900363,0.00074525404,0.00017876901,0.000038701044],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010576096,0.00013312984,0.0002026619,0.00011241602,0.00010941979,0.00024898234,0.0006418811,0.000081088816,0.000029370458],"category_scores_gemma":[0.00009971046,0.00009981511,0.00009334781,0.0005057602,0.000025946269,0.00048989564,0.00006718911,0.00014778637,0.000010360649],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007261176,0.00014589565,0.000065849796,0.00013197356,0.00006718364,0.00004021631,0.007315878,0.00031448135,0.34909818,0.5709101,0.025304498,0.046533134],"study_design_scores_gemma":[0.00077968684,0.00009329203,0.0000082598,0.0001856658,0.0000049058585,0.00021727991,0.0012047996,0.06826156,0.890937,0.029547205,0.008491285,0.00026911282],"about_ca_topic_score_codex":0.00014486993,"about_ca_topic_score_gemma":0.00021673863,"teacher_disagreement_score":0.9239813,"about_ca_system_score_codex":0.000109363995,"about_ca_system_score_gemma":0.00011579836,"threshold_uncertainty_score":0.4070342},"labels":[],"label_agreement":null},{"id":"W3196201440","doi":"10.1109/asap52443.2021.00030","title":"CGRA-ME: An Open-Source Framework for CGRA Architecture and CAD Research : (Invited Paper)","year":2021,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Computer architecture; Field-programmable gate array; Application-specific integrated circuit; Architecture; Embedded system; Abstraction; Verilog","score_opus":0.08346854114124311,"score_gpt":0.3901065547108273,"score_spread":0.3066380135695842,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3196201440","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00553407,0.000398452,0.9823959,0.007551323,0.00010442225,0.0010865316,0.000006241747,0.0006038379,0.0023192165],"genre_scores_gemma":[0.16085422,0.000026296446,0.83303654,0.0029172674,0.0001582501,0.0002993119,0.0000089577625,0.000044203425,0.0026549355],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99666196,0.0007840729,0.00033417618,0.0010297487,0.0005498618,0.0006401768],"domain_scores_gemma":[0.9962549,0.0011890082,0.00007111444,0.0017370535,0.00045846618,0.0002894573],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0022098848,0.00021616305,0.00032869345,0.00020763445,0.00040782563,0.001428432,0.00233892,0.00028795897,0.00003229916],"category_scores_gemma":[0.00065403874,0.00018600357,0.000053986252,0.0010892303,0.000120588316,0.0006823437,0.0016131616,0.00064879504,0.00000892283],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043899377,0.0002639091,0.00062939245,0.00018331478,0.000056661203,0.00009691218,0.0056444104,0.000020011168,0.061816595,0.7593156,0.04930068,0.122628614],"study_design_scores_gemma":[0.00067264016,0.0010657201,0.0008710931,0.0003610266,0.000009963986,0.00027255068,0.00085815415,0.0116750095,0.08296748,0.7055853,0.1948543,0.0008067414],"about_ca_topic_score_codex":0.00019702663,"about_ca_topic_score_gemma":0.0003922366,"teacher_disagreement_score":0.15532015,"about_ca_system_score_codex":0.000054139844,"about_ca_system_score_gemma":0.00014865237,"threshold_uncertainty_score":0.99960816},"labels":[],"label_agreement":null},{"id":"W3197405777","doi":"10.1155/2021/5512938","title":"A Decision-Making Method Providing Sustainability to FPGA-Based SoCs by Run-Time Structural Adaptation to Mode of Operation, Power Budget, and Die Temperature Variations","year":2021,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Field-programmable gate array; Adaptation (eye); Embedded system; Power (physics); Task (project management); Robotics; Embedded operating system; Set (abstract data type); Resource (disambiguation); Robot; Operating system; Artificial intelligence; Systems engineering","score_opus":0.008433260081343012,"score_gpt":0.3196459361492613,"score_spread":0.3112126760679183,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3197405777","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11872901,0.00012330142,0.8780417,0.0021777288,0.0005141343,0.0002692885,0.000013733107,0.0000416954,0.00008940287],"genre_scores_gemma":[0.5924958,0.0000012267435,0.40712613,0.00028018665,0.00006040589,0.0000027587187,0.0000027313981,0.000009109956,0.000021649028],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99729717,0.00036897775,0.0010280027,0.00038674034,0.0006997761,0.00021930758],"domain_scores_gemma":[0.9933981,0.0011770392,0.0006278804,0.00026976835,0.004388508,0.00013876068],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014688687,0.00018677764,0.00037951398,0.00039741598,0.00016837785,0.00053995044,0.0008039361,0.000095393,0.000020596446],"category_scores_gemma":[0.0022256204,0.000179797,0.0001115583,0.0003732333,0.000016071486,0.0007461608,0.00015049946,0.00025608964,0.0000012706893],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018152926,0.00014873639,0.0005048158,0.000091340575,0.00030811972,0.00016438693,0.012199218,0.46048328,0.25692815,0.008374648,0.0022978794,0.25831792],"study_design_scores_gemma":[0.0005795034,0.0002647778,0.0005347079,0.00095410226,0.000018649685,0.00043124857,0.000490445,0.8473534,0.1370348,0.01152342,0.00047233162,0.0003425943],"about_ca_topic_score_codex":0.00004674076,"about_ca_topic_score_gemma":0.000012380783,"teacher_disagreement_score":0.47376677,"about_ca_system_score_codex":0.00044035015,"about_ca_system_score_gemma":0.00074561103,"threshold_uncertainty_score":0.7331909},"labels":[],"label_agreement":null},{"id":"W3197516684","doi":"10.32920/ryerson.14644968.v1","title":"Power Efficient Rapid Design Space Exploration of Integrated Scheduling and Module Selection in High Level Synthesis","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Deutsche Forschungsgemeinschaft","keywords":"Computer science; Scheduling (production processes); Mathematical optimization; High-level synthesis; Power consumption; Latency (audio); Distributed computing; Real-time computing; Algorithm; Power (physics); Mathematics; Embedded system; Field-programmable gate array","score_opus":0.06443000459481896,"score_gpt":0.26823792518020234,"score_spread":0.20380792058538338,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3197516684","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.079241395,0.00024380418,0.9188835,0.00017968196,0.0002068911,0.0007305733,0.0000030351368,0.00032879072,0.00018229846],"genre_scores_gemma":[0.5592889,0.000039249175,0.44048226,0.000008923458,0.000008324264,0.00012304683,0.0000025970276,0.00001380604,0.000032886343],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970416,0.0007964544,0.0006486456,0.00088014884,0.00038651266,0.00024666562],"domain_scores_gemma":[0.99826664,0.00030270693,0.00037179026,0.0005672753,0.00043001695,0.000061571285],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0017311923,0.00031981387,0.0005714351,0.0006199619,0.00004616038,0.0002663153,0.00053351064,0.00039642202,0.00002149767],"category_scores_gemma":[0.00036652767,0.00030720752,0.000073967494,0.0007560125,0.000039730432,0.00044560133,0.0005781458,0.00045681023,0.0000018944834],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009641028,0.0008834989,0.0005572046,0.001038554,0.00025255838,0.000054636865,0.011082627,0.615511,0.2869037,0.052154955,0.00032098743,0.031143835],"study_design_scores_gemma":[0.00009144523,0.00005716312,0.0002505703,0.00068027887,0.0000075401135,0.0000071973463,0.00026980176,0.5374627,0.45955306,0.0013564446,0.0000027641438,0.00026100717],"about_ca_topic_score_codex":0.00079851534,"about_ca_topic_score_gemma":0.000045287004,"teacher_disagreement_score":0.48004752,"about_ca_system_score_codex":0.00028498203,"about_ca_system_score_gemma":0.0003776702,"threshold_uncertainty_score":0.999938},"labels":[],"label_agreement":null},{"id":"W3199407205","doi":"10.14288/1.0401377","title":"BodyData : a modular system for the design and implementation of complex multistep experiments","year":2021,"lang":"en","type":"article","venue":"cIRcle (University of British Columbia)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Modular design; Computer science; Programming language; Software engineering; Engineering drawing; Mathematics; Engineering","score_opus":0.03255207225004134,"score_gpt":0.2463086028328242,"score_spread":0.21375653058278288,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3199407205","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14446692,0.00028467368,0.85425246,0.000041718606,0.000059125017,0.00069200696,0.00009959438,0.00006783031,0.00003567707],"genre_scores_gemma":[0.88027674,0.000026703732,0.11960522,0.0000110984265,0.0000065820864,0.0000048634474,0.000009473198,0.0000059908207,0.00005333081],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9990195,0.00015301765,0.00016054629,0.00032082698,0.00020207404,0.00014400459],"domain_scores_gemma":[0.99888754,0.0001435856,0.00018429816,0.0004752109,0.0002642101,0.00004518131],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00038845037,0.00003723157,0.00021103423,0.000024881441,0.00019859559,0.000113653434,0.0005714572,0.00004563161,0.0000064654387],"category_scores_gemma":[0.000011443792,0.00010179955,0.00006304753,0.00017665497,0.00009022409,0.0003476011,0.00028511198,0.00003560912,5.96735e-7],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013840829,0.00015070061,0.0022427097,0.00090596796,0.0002604063,0.0001560767,0.0030473985,0.000037663933,0.103705086,0.00059752713,0.009701737,0.8791809],"study_design_scores_gemma":[0.0033270987,0.00032800293,0.85916734,0.0005154823,0.00010169062,0.00035194014,0.021385545,0.10851821,0.004745385,0.0005553583,0.0005733467,0.00043060601],"about_ca_topic_score_codex":0.027398486,"about_ca_topic_score_gemma":0.012582118,"teacher_disagreement_score":0.87875026,"about_ca_system_score_codex":0.000057005476,"about_ca_system_score_gemma":0.000076754346,"threshold_uncertainty_score":0.9790782},"labels":[],"label_agreement":null},{"id":"W3200826900","doi":"10.1145/3469660","title":"Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Field-programmable gate array; Software; Computer architecture; Memory hierarchy; Compiler; Programming paradigm; Flexibility (engineering); Embedded system; Reconfigurable computing; Hardware acceleration; Software engineering; Parallel computing; Operating system; Programming language","score_opus":0.020639664632185965,"score_gpt":0.24834365703196298,"score_spread":0.227703992399777,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3200826900","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016722696,0.007940239,0.9659058,0.0048447815,0.00062968244,0.0017941047,0.000027836415,0.0018760404,0.0002588117],"genre_scores_gemma":[0.8859566,0.0010993786,0.11038202,0.00006065682,0.000061293125,0.0018418026,0.000003073059,0.00002846256,0.0005667156],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983161,0.00009289117,0.0003740164,0.000703207,0.00012368185,0.00039008167],"domain_scores_gemma":[0.9983783,0.00041542097,0.00013166,0.00077365566,0.00020018876,0.00010078712],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036573445,0.00023869691,0.00041710195,0.00039888368,0.00052623474,0.00036488147,0.0002909733,0.00043593935,0.000004761091],"category_scores_gemma":[0.00011721595,0.00022722228,0.000042720367,0.00058203,0.000113673814,0.00039047524,0.000014701041,0.00027139753,0.0000019054207],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026105068,0.00013304266,0.0007177693,0.0006710274,0.00016467713,0.000028978133,0.0004730097,0.000007643025,0.003042809,0.06881232,0.00014026565,0.9257824],"study_design_scores_gemma":[0.0054588355,0.0033246044,0.0014917577,0.0023227488,0.00044088464,0.0069529624,0.0092444,0.008913708,0.6709114,0.09988707,0.18732944,0.0037221997],"about_ca_topic_score_codex":0.0000199933,"about_ca_topic_score_gemma":0.000025382065,"teacher_disagreement_score":0.92206013,"about_ca_system_score_codex":0.000044798162,"about_ca_system_score_gemma":0.00008997497,"threshold_uncertainty_score":0.92658556},"labels":[],"label_agreement":null},{"id":"W3208459334","doi":"10.4230/lipics.disc.2021.36","title":"Extension-Based Proofs for Synchronous Message Passing","year":2021,"lang":"en","type":"article","venue":"DROPS (Schloss Dagstuhl – Leibniz Center for Informatics)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Mathematical proof; Computer science; Extension (predicate logic); Message passing; Message broker; Distributed computing; Theoretical computer science; Programming language; Mathematics","score_opus":0.020686900519599927,"score_gpt":0.2743864207098398,"score_spread":0.2536995201902399,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3208459334","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0051280945,0.00016788264,0.9871919,0.0006963898,0.0010252323,0.0023876533,0.00021504893,0.0009636335,0.0022241639],"genre_scores_gemma":[0.48656818,0.00000969447,0.50931877,0.0021929427,0.00019802121,0.00089277857,0.00031145674,0.000087211825,0.00042096185],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9960531,0.00010571634,0.0015064081,0.00059611374,0.0006744443,0.0010642373],"domain_scores_gemma":[0.9956549,0.0005330843,0.0006594288,0.0018298659,0.0010500792,0.0002726861],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012153812,0.00053496135,0.0007255659,0.0003087705,0.0005659847,0.0009796859,0.0014990149,0.0003528174,0.00001635053],"category_scores_gemma":[0.0003808417,0.0005040984,0.00047268014,0.00052952056,0.00010646173,0.0018210716,0.0004367749,0.00036931058,0.00005174445],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006696521,0.0049548964,0.0050280457,0.021299679,0.001597116,0.00050875713,0.03655842,0.0023372897,0.024643987,0.26645827,0.19510572,0.44083816],"study_design_scores_gemma":[0.0051794415,0.0007575975,0.0002166469,0.0013324344,0.00009216171,0.00031318064,0.00074654416,0.7370398,0.11876864,0.0070644403,0.12675603,0.0017330848],"about_ca_topic_score_codex":0.000007854315,"about_ca_topic_score_gemma":0.0000123634345,"teacher_disagreement_score":0.7347025,"about_ca_system_score_codex":0.00031387468,"about_ca_system_score_gemma":0.00055526686,"threshold_uncertainty_score":0.9997411},"labels":[],"label_agreement":null},{"id":"W3210378525","doi":"10.1109/ccece53047.2021.9569176","title":"Implementing Multistage Interconnection Networks on FPGA Using Chisel Language","year":2021,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Chisel; Field-programmable gate array; Computer science; Interconnection; VHDL; Latency (audio); Computer architecture; Hardware description language; Parallel computing; Embedded system; Distributed computing; Computer network; Engineering; Telecommunications","score_opus":0.02665031391120554,"score_gpt":0.3077237032082843,"score_spread":0.28107338929707876,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3210378525","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0288032,0.00008273718,0.9608606,0.000054481774,0.0003473987,0.00013242314,6.7304245e-7,0.0006343867,0.009084079],"genre_scores_gemma":[0.8583843,0.0000027578342,0.14034481,0.0003612987,0.0001383599,0.000008591075,0.0000031072532,0.000012858659,0.00074387615],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99868244,0.00015458283,0.0002600822,0.0003860063,0.0001679439,0.00034891904],"domain_scores_gemma":[0.9991448,0.00008710028,0.00009339698,0.0005541933,0.00006765844,0.000052867363],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00050432247,0.00012473203,0.00014088533,0.00008909879,0.00014625411,0.00023112641,0.00033356246,0.00006187228,0.00006892084],"category_scores_gemma":[0.00004528701,0.00012056749,0.000067428744,0.00031165837,0.000008822565,0.00034060076,0.00032742464,0.00015115619,0.000014425117],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013639643,0.0003172625,0.0017469543,0.00012381541,0.00014357554,0.0010095866,0.0075081172,0.0030391016,0.4167598,0.23866624,0.0064374227,0.32423452],"study_design_scores_gemma":[0.00024175063,0.000059115264,0.00013153377,0.000117284086,0.000005417014,0.00011119485,0.0006309098,0.70323336,0.29333737,0.000324023,0.0015145027,0.00029353268],"about_ca_topic_score_codex":0.00020692723,"about_ca_topic_score_gemma":0.00014972653,"teacher_disagreement_score":0.82958114,"about_ca_system_score_codex":0.00010309105,"about_ca_system_score_gemma":0.000029566994,"threshold_uncertainty_score":0.49165997},"labels":[],"label_agreement":null},{"id":"W3212316323","doi":"10.5281/zenodo.3329389","title":"matbesancon/column_generation_jump: A column generation example in Julia & JuMP","year":2019,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Jump; Column (typography); Column generation; Computer science; Mathematics; Telecommunications; Physics; Mathematical optimization","score_opus":0.0666213533259377,"score_gpt":0.25787162998947344,"score_spread":0.19125027666353572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3212316323","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11404147,0.00013579548,0.7540853,0.00089922204,0.00067287276,0.0025503302,0.00005319774,0.0036661946,0.12389559],"genre_scores_gemma":[0.9618628,0.000033789005,0.030192599,0.00067919504,0.0002880774,7.6347226e-7,0.0008816213,0.0010209208,0.0050402596],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99738044,0.0006471732,0.00043000546,0.00067525916,0.0004740466,0.0003930763],"domain_scores_gemma":[0.9981729,0.000026209944,0.00015157906,0.0010380737,0.0004772469,0.0001339967],"candidate_categories":["scholarly_communication","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0013222767,0.00016518422,0.00020210903,0.00039841325,0.00062955177,0.0015061266,0.0016681947,0.000103178,0.0030833094],"category_scores_gemma":[0.00016658813,0.00019575053,0.00004976339,0.0009802643,0.00004906494,0.00082319713,0.00096563157,0.00023589084,0.015031756],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022335384,0.00025105703,0.00004370633,0.000108384134,0.000031101696,0.00002100386,0.0039010115,0.00050890323,0.22798756,0.0683385,0.6420534,0.056733023],"study_design_scores_gemma":[0.0004893102,0.00015540647,0.00017777004,0.00003366634,0.0000024924423,0.000079924,0.00005636191,0.019399103,0.0047832844,0.0005539655,0.9739818,0.00028690218],"about_ca_topic_score_codex":0.00008658836,"about_ca_topic_score_gemma":0.000008249856,"teacher_disagreement_score":0.8478213,"about_ca_system_score_codex":0.00026896104,"about_ca_system_score_gemma":0.000011523534,"threshold_uncertainty_score":0.99953043},"labels":[],"label_agreement":null},{"id":"W3215997726","doi":"10.1109/icfpt52863.2021.9609846","title":"StateLink: FPGA System Debugging via Flexible Simulation/Hardware Integration","year":2021,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Debugging; Field-programmable gate array; Embedded system; Interface (matter); Dram; Computer hardware; Computer architecture simulator; Hardware description language; State (computer science); Overhead (engineering); Simulation; Operating system","score_opus":0.029119579112654406,"score_gpt":0.289204466515678,"score_spread":0.2600848874030236,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3215997726","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0003826378,0.00015485942,0.9799649,0.00016165833,0.00035177646,0.00023607259,0.0000015547957,0.0033008805,0.01544565],"genre_scores_gemma":[0.80536443,0.0000024685448,0.1924453,0.00015452884,0.000068585956,0.00002918978,0.0000104525625,0.000014233587,0.0019108286],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982192,0.0002207957,0.00044422667,0.00047560895,0.00037787986,0.0002622871],"domain_scores_gemma":[0.99830157,0.00018135758,0.00012217171,0.00080682774,0.0004991725,0.0000889041],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048195297,0.0001674949,0.00021905967,0.0001389336,0.00014333033,0.0003562263,0.00049990613,0.00009943571,0.00004029032],"category_scores_gemma":[0.00006664954,0.00015202872,0.00007902522,0.0005957143,0.0000124769385,0.000868822,0.00018869317,0.00013457333,0.00016068928],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001495059,0.00017778334,0.00062803354,0.00062372675,0.00014114463,0.00047295104,0.0046005766,0.046111587,0.06141463,0.516207,0.0119691165,0.35763848],"study_design_scores_gemma":[0.00010640247,0.0000259008,0.00003850396,0.00014569702,0.0000051095562,0.000056325294,0.00017700129,0.79925865,0.19618292,0.0021876814,0.0016138784,0.0002019463],"about_ca_topic_score_codex":0.00005621999,"about_ca_topic_score_gemma":0.000021446667,"teacher_disagreement_score":0.80498177,"about_ca_system_score_codex":0.00021278614,"about_ca_system_score_gemma":0.00015184724,"threshold_uncertainty_score":0.6199551},"labels":[],"label_agreement":null},{"id":"W3217450986","doi":"10.32920/ryerson.14664399.v1","title":"A Delta diagram synthesis for IoT optimization with grey wolf driven multi-objective automation","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; Brock University","funders":"","keywords":"Computer science; Exploit; Distributed computing; Smart objects; Process (computing); Automation; Particle swarm optimization; Domain (mathematical analysis); Sequence diagram; Internet of Things; Embedded system; Engineering; Algorithm; Unified Modeling Language; Computer security","score_opus":0.02643247327682159,"score_gpt":0.27408054671551285,"score_spread":0.24764807343869127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3217450986","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000607512,0.000060944425,0.9933425,0.00022916748,0.00028588434,0.0028189633,0.000020309537,0.002166619,0.00046808764],"genre_scores_gemma":[0.18105333,0.000015740241,0.8157022,0.00006527551,0.000059681617,0.0028424119,0.000054227865,0.000047987443,0.00015917006],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997102,0.0003413834,0.0005383411,0.0012263439,0.0004393473,0.00035255047],"domain_scores_gemma":[0.9964357,0.00046498075,0.000542013,0.0014017894,0.0010483688,0.00010711827],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005650365,0.00044615075,0.0006022531,0.0003366633,0.00014563034,0.0008374558,0.0012262849,0.00048294655,0.000014145459],"category_scores_gemma":[0.00042802712,0.00038788014,0.00019729768,0.00040055308,0.00004341114,0.00044191247,0.00078536035,0.00030233111,0.000003568351],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000057826874,0.00079295767,0.0008756658,0.0016423839,0.0009295222,0.00006623174,0.009386162,0.89088583,0.0007991615,0.015139685,0.0019199541,0.077504635],"study_design_scores_gemma":[0.00020848298,0.00009616167,0.00019134166,0.0006420193,0.00005231204,0.000017053882,0.00010159179,0.9817998,0.01593981,0.00042436525,0.000012576642,0.0005144971],"about_ca_topic_score_codex":0.00036276728,"about_ca_topic_score_gemma":0.00032756198,"teacher_disagreement_score":0.18044582,"about_ca_system_score_codex":0.00038061303,"about_ca_system_score_gemma":0.0006111357,"threshold_uncertainty_score":0.9998573},"labels":[],"label_agreement":null},{"id":"W33392915","doi":"10.1007/s10071-020-01460-6","title":"Program Verification and Programming Methodology.","year":2005,"lang":"en","type":"article","venue":"Animal Cognition","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Programming language","score_opus":0.09060881602053951,"score_gpt":0.35167172026715865,"score_spread":0.26106290424661915,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W33392915","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.052081,0.00025912985,0.9410501,0.0006805266,0.00004428278,0.00088997104,7.8682024e-7,0.0017400647,0.0032541463],"genre_scores_gemma":[0.5362972,0.000008124782,0.4634101,0.00007677453,0.00004999305,0.00013546794,0.0000032647165,0.0000040890554,0.000014979845],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991063,0.00017221292,0.00016411964,0.0002780363,0.00011833073,0.00016098817],"domain_scores_gemma":[0.9995314,0.00007324118,0.0000793223,0.0001711021,0.0000995083,0.000045459074],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006061565,0.000084067084,0.000094268435,0.00007750062,0.00008053789,0.00012901182,0.00016427871,0.000074192954,0.0000030087328],"category_scores_gemma":[0.00006438506,0.00008426219,0.000022683937,0.00018025513,0.000038486345,0.0005924394,0.00005391371,0.000085464766,0.00003095507],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007942963,0.000052969368,0.000070360205,0.000015253782,0.0000058403325,0.000001951433,0.00025675725,7.5821816e-8,0.032875486,0.026203105,0.00014017582,0.9403701],"study_design_scores_gemma":[0.0016878634,0.0057783783,0.027167551,0.0003102198,0.00012526139,0.00081695116,0.00035799196,0.062972374,0.6994168,0.037658643,0.16199009,0.0017178642],"about_ca_topic_score_codex":0.000006822839,"about_ca_topic_score_gemma":0.000005289636,"teacher_disagreement_score":0.9386522,"about_ca_system_score_codex":0.000017559056,"about_ca_system_score_gemma":0.000014038822,"threshold_uncertainty_score":0.34361124},"labels":[],"label_agreement":null},{"id":"W34736750","doi":"10.1016/j.clinbiomech.2021.105515","title":"Haskell as a higher order structural hardware description language","year":2009,"lang":"en","type":"dissertation","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Fonds de Recherche du Québec - Santé; Arthritis Society","keywords":"Haskell; Computer science; Programming language; Order (exchange); Functional programming","score_opus":0.014568041648606818,"score_gpt":0.2884702788170136,"score_spread":0.2739022371684068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W34736750","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06101121,0.0030098194,0.22565125,0.0005038355,0.006848981,0.0027441212,0.000015197484,0.008663565,0.69155204],"genre_scores_gemma":[0.42271024,0.000018814531,0.12742896,0.0008259918,0.0004253998,0.000099898665,0.0006179384,0.00008212261,0.44779062],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9977976,0.00012589621,0.00043141234,0.0007114837,0.000571186,0.00036243623],"domain_scores_gemma":[0.9983298,0.00002665968,0.00027090695,0.000968149,0.00029948275,0.00010498061],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00017590761,0.00041925308,0.00039632712,0.0002742133,0.00011052294,0.00051121786,0.0012624575,0.00050924416,0.00033737108],"category_scores_gemma":[0.000030142057,0.00036517842,0.00013904739,0.0004500475,0.000013823568,0.0007365294,0.00004996709,0.00038676092,0.00033377256],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001112523,0.00014075488,0.00011116789,0.0008747434,0.00024083517,0.0006627741,0.0201643,0.000014221343,0.06609084,0.45096046,0.19958414,0.26104453],"study_design_scores_gemma":[0.0039291237,0.0034065682,0.037808552,0.0043143416,0.00043744573,0.0007444898,0.0061043617,0.017119803,0.4989314,0.30141702,0.11155415,0.014232732],"about_ca_topic_score_codex":0.0008431095,"about_ca_topic_score_gemma":0.00052744924,"teacher_disagreement_score":0.4328406,"about_ca_system_score_codex":0.00013940982,"about_ca_system_score_gemma":0.00016174406,"threshold_uncertainty_score":0.99988},"labels":[],"label_agreement":null},{"id":"W4206262605","doi":"10.1561/1000000005","title":"FPGA Architecture: Survey and Challenges","year":2008,"lang":"en","type":"article","venue":"Foundations and Trends® in Electronic Design Automation","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":411,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Architecture; Computer architecture; Computer science; Embedded system; Software engineering; Geography; Archaeology","score_opus":0.06574561753306661,"score_gpt":0.28067210559066563,"score_spread":0.214926488057599,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4206262605","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010403201,0.0033090918,0.9840455,0.0007175994,0.00004998394,0.00023522333,0.0000014711063,0.0004396147,0.000798303],"genre_scores_gemma":[0.96890306,0.0019300256,0.028880041,0.00002383857,0.000017029093,0.00008285345,0.000019338466,0.000011648429,0.00013216038],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.99834275,0.00048702097,0.00027663578,0.0003937918,0.00017611655,0.00032368524],"domain_scores_gemma":[0.99919724,0.00027928266,0.000108006454,0.00031435766,0.0000503696,0.000050732462],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009964458,0.00015664464,0.000182038,0.00057158596,0.0001946882,0.00009866382,0.00021924458,0.00008518395,0.0000073330048],"category_scores_gemma":[0.00005193456,0.00015398678,0.000020679363,0.00061467465,0.00006538791,0.0005372597,0.00005071936,0.00016211289,0.0000056416425],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012285652,0.000106524894,0.00066845975,0.000029048171,0.00003283741,0.000009784019,0.0028076812,0.00018543632,0.0003727584,0.12975614,0.00041118424,0.86560786],"study_design_scores_gemma":[0.001862377,0.0011561508,0.5564203,0.000097589924,0.000018049019,0.0011479068,0.000042915788,0.3009103,0.0018814043,0.1300823,0.0052332175,0.0011474822],"about_ca_topic_score_codex":0.00011595824,"about_ca_topic_score_gemma":0.0004925391,"teacher_disagreement_score":0.95849985,"about_ca_system_score_codex":0.00010829454,"about_ca_system_score_gemma":0.00009428234,"threshold_uncertainty_score":0.6279399},"labels":[],"label_agreement":null},{"id":"W4206544958","doi":"10.1145/513841.513844","title":"Automatic formal verification for scheduled VLIW code","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Very long instruction word; Computer science; Compiler; Parallel computing; Code generation; Instruction-level parallelism; Parallelism (grammar); Code (set theory); Computer architecture; Programming language; Operating system; Key (lock)","score_opus":0.049444180709330085,"score_gpt":0.2727307889752721,"score_spread":0.223286608265942,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4206544958","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028294944,0.000042889427,0.98557323,0.0004914956,0.000116372605,0.0005497197,0.0000010925853,0.0014116117,0.008984065],"genre_scores_gemma":[0.53389883,0.0000020222435,0.46479765,0.00014786767,0.000025200548,0.00016309107,9.043451e-7,0.0000063953607,0.00095805404],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990906,0.000036606092,0.0002485511,0.0002275032,0.00015985458,0.00023689776],"domain_scores_gemma":[0.99911994,0.00008136709,0.00008428446,0.0005841934,0.00007885447,0.000051383417],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037661422,0.000091241374,0.00011913156,0.000081420134,0.00009291149,0.00011656307,0.0006346972,0.00006309532,0.0000717152],"category_scores_gemma":[0.000050167488,0.00008041184,0.000053520012,0.00017948926,0.000014858108,0.0008161638,0.000056591743,0.000044301894,0.00016750164],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015763145,0.00009504453,0.000053866053,0.00010307877,0.000017031309,0.0000015331663,0.0008136723,0.0000071129502,0.0088869035,0.8209409,0.03530761,0.13377166],"study_design_scores_gemma":[0.00019400078,0.000084299696,0.00008097848,0.000015256484,0.0000026027583,0.000011267123,0.000011388009,0.96335006,0.027824812,0.0044355663,0.0038628508,0.00012693604],"about_ca_topic_score_codex":0.000003925993,"about_ca_topic_score_gemma":0.0000024384176,"teacher_disagreement_score":0.9633429,"about_ca_system_score_codex":0.00004343144,"about_ca_system_score_gemma":0.000011679228,"threshold_uncertainty_score":0.32790995},"labels":[],"label_agreement":null},{"id":"W4211201338","doi":"10.1109/dac.2005.193848","title":"Incremental retiming for FPGA physical synthesis","year":2005,"lang":"en","type":"article","venue":"Proceedings. 42nd Design Automation Conference, 2005.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada)","funders":"","keywords":"Retiming; Field-programmable gate array; Computer science; Glitch; Stratix; Reset (finance); Floorplan; Parallel computing; Embedded system; Computer hardware; Algorithm","score_opus":0.04762207711787992,"score_gpt":0.2853582250161972,"score_spread":0.23773614789831726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4211201338","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0030319477,0.000035958587,0.980921,0.00085998833,0.0001167391,0.0014434673,0.000006309135,0.0021504825,0.01143411],"genre_scores_gemma":[0.6045973,0.0000068141685,0.3939374,0.00014060778,0.00027413372,0.00069663866,0.0000021716658,0.00002580102,0.00031914294],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99727595,0.00006766695,0.000617196,0.0007582483,0.0006339053,0.0006470541],"domain_scores_gemma":[0.9981916,0.00032752968,0.0004339945,0.00032273607,0.0005296492,0.00019447971],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013749519,0.00037797037,0.00044993527,0.0003601147,0.00030819172,0.00075533264,0.0011522407,0.0001845918,0.000051200244],"category_scores_gemma":[0.00035258252,0.00036977816,0.00014394225,0.00038947485,0.00007307779,0.0022594782,0.00015571248,0.00018423604,0.00014531193],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006779473,0.0004786032,0.000092125316,0.0003331597,0.0001191345,0.000002999257,0.005871352,0.00010298101,0.16525473,0.4693719,0.07616371,0.2821415],"study_design_scores_gemma":[0.00026736848,0.00012344077,0.000064493885,0.0001476718,0.000024411904,0.000022286216,0.000091066635,0.64746505,0.33949658,0.007032319,0.0048464127,0.00041889554],"about_ca_topic_score_codex":0.0000059670383,"about_ca_topic_score_gemma":0.0000014068544,"teacher_disagreement_score":0.64736205,"about_ca_system_score_codex":0.00029477596,"about_ca_system_score_gemma":0.00020589295,"threshold_uncertainty_score":0.9998754},"labels":[],"label_agreement":null},{"id":"W4211245589","doi":"10.32920/ryerson.14655717.v1","title":"Implementation of integrated design space exploration of scheduling, allocation and binding in high level synthesis using multi structure genetic algorithm","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Scheduling (production processes); Design space exploration; High-level synthesis; Software; Genetic algorithm; Programming language; Distributed computing; Software engineering; Operating system; Embedded system; Field-programmable gate array; Engineering","score_opus":0.11744397038518127,"score_gpt":0.3368374681785186,"score_spread":0.21939349779333733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4211245589","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29829165,0.00011231099,0.70075095,0.000023342649,0.000100922494,0.000644181,0.000020713476,0.00005525787,6.442194e-7],"genre_scores_gemma":[0.48149693,0.000038899878,0.5183919,0.000002255522,0.0000073738424,0.000031096053,0.000018128876,0.0000115149405,0.0000018657759],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997442,0.0005871815,0.0008580204,0.00060551014,0.00033160826,0.0001756542],"domain_scores_gemma":[0.99803,0.00012193739,0.00082813075,0.00053469214,0.0004466052,0.000038632115],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006980619,0.0002708505,0.0005006943,0.0006398776,0.000033715023,0.00013646313,0.0004290731,0.00030126615,0.000010392563],"category_scores_gemma":[0.000095406016,0.00027593336,0.00004780559,0.0005259001,0.0000382197,0.0006192649,0.00040341774,0.00023373018,1.1053483e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000079128495,0.000090639944,0.003354309,0.0008746622,0.0001439589,0.000011203001,0.008206429,0.04902079,0.7603298,0.0014140011,0.0000044721173,0.17654186],"study_design_scores_gemma":[0.000124786,0.000022338145,0.0016171439,0.00047155193,0.000019053026,0.000004224048,0.0012857602,0.43590298,0.55977887,0.0006128957,7.5833825e-8,0.00016034473],"about_ca_topic_score_codex":0.00784523,"about_ca_topic_score_gemma":0.00040685723,"teacher_disagreement_score":0.3868822,"about_ca_system_score_codex":0.00025110116,"about_ca_system_score_gemma":0.00047885682,"threshold_uncertainty_score":0.9999693},"labels":[],"label_agreement":null},{"id":"W4211255623","doi":"10.32920/ryerson.14655717","title":"Implementation of integrated design space exploration of scheduling, allocation and binding in high level synthesis using multi structure genetic algorithm","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Scheduling (production processes); Software; High-level synthesis; Design space exploration; Genetic algorithm; Programming language; Software engineering; Operating system; Embedded system; Field-programmable gate array; Engineering","score_opus":0.11744397038518127,"score_gpt":0.3368374681785186,"score_spread":0.21939349779333733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4211255623","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29829165,0.00011231099,0.70075095,0.000023342649,0.000100922494,0.000644181,0.000020713476,0.00005525787,6.442194e-7],"genre_scores_gemma":[0.48149693,0.000038899878,0.5183919,0.000002255522,0.0000073738424,0.000031096053,0.000018128876,0.0000115149405,0.0000018657759],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997442,0.0005871815,0.0008580204,0.00060551014,0.00033160826,0.0001756542],"domain_scores_gemma":[0.99803,0.00012193739,0.00082813075,0.00053469214,0.0004466052,0.000038632115],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006980619,0.0002708505,0.0005006943,0.0006398776,0.000033715023,0.00013646313,0.0004290731,0.00030126615,0.000010392563],"category_scores_gemma":[0.000095406016,0.00027593336,0.00004780559,0.0005259001,0.0000382197,0.0006192649,0.00040341774,0.00023373018,1.1053483e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000079128495,0.000090639944,0.003354309,0.0008746622,0.0001439589,0.000011203001,0.008206429,0.04902079,0.7603298,0.0014140011,0.0000044721173,0.17654186],"study_design_scores_gemma":[0.000124786,0.000022338145,0.0016171439,0.00047155193,0.000019053026,0.000004224048,0.0012857602,0.43590298,0.55977887,0.0006128957,7.5833825e-8,0.00016034473],"about_ca_topic_score_codex":0.00784523,"about_ca_topic_score_gemma":0.00040685723,"teacher_disagreement_score":0.3868822,"about_ca_system_score_codex":0.00025110116,"about_ca_system_score_gemma":0.00047885682,"threshold_uncertainty_score":0.9999693},"labels":[],"label_agreement":null},{"id":"W4213347724","doi":"10.1109/asp-dac52403.2022.9712571","title":"CGRA Mapping Using Zero-Suppressed Binary Decision Diagrams","year":2022,"lang":"en","type":"article","venue":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Binary decision diagram; Enumeration; Speedup; Computer science; Routing (electronic design automation); Binary number; Linear programming; Integer programming; Integer (computer science); Parallel computing; Zero (linguistics); Theoretical computer science; Algorithm; Mathematical optimization; Mathematics; Discrete mathematics; Programming language; Arithmetic","score_opus":0.05438602426746155,"score_gpt":0.25949363385985574,"score_spread":0.20510760959239419,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4213347724","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032921482,0.00025654305,0.96195966,0.00019372403,0.0007407842,0.0012976198,0.000031729796,0.0013646308,0.0012338143],"genre_scores_gemma":[0.8720354,0.000019183015,0.1270124,0.000089562935,0.000044966644,0.00032889427,0.00003658148,0.000041843854,0.0003911629],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99449706,0.0014315821,0.0009456671,0.0011803098,0.0012272729,0.0007181044],"domain_scores_gemma":[0.9971799,0.00048020112,0.000612828,0.0012019649,0.0002466431,0.00027841973],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0024148347,0.00049618585,0.00060343824,0.00074757525,0.0012276483,0.0008426927,0.0013703173,0.00019514725,0.00021590886],"category_scores_gemma":[0.00017431236,0.00051542796,0.0001520518,0.0013979317,0.00011893173,0.0010991108,0.00078160065,0.00055430864,0.000052896925],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039315582,0.0011266718,0.010919232,0.000772724,0.0005160756,0.0011123997,0.15653549,0.014686997,0.32452947,0.1495936,0.04104452,0.29876965],"study_design_scores_gemma":[0.0007280322,0.0003485515,0.0013238285,0.00017117306,0.00002927355,0.0001657196,0.0060213194,0.973988,0.002091984,0.012409769,0.0018893504,0.0008330102],"about_ca_topic_score_codex":0.000026473977,"about_ca_topic_score_gemma":0.0000010667575,"teacher_disagreement_score":0.959301,"about_ca_system_score_codex":0.00024776935,"about_ca_system_score_gemma":0.0004398858,"threshold_uncertainty_score":0.99972975},"labels":[],"label_agreement":null},{"id":"W4224247660","doi":"10.1088/1748-0221/17/04/c04020","title":"Hog: handling HDL repository on git","year":2022,"lang":"en","type":"article","venue":"Journal of Instrumentation","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Commit; Computer science; Traceability; Software versioning; Operating system; Programming language; Software engineering; Open source; Source code; Code (set theory); Database; Software; Set (abstract data type)","score_opus":0.01369810444701125,"score_gpt":0.2486799614148392,"score_spread":0.23498185696782795,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4224247660","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7154277,0.00009563328,0.27619112,0.00071726413,0.0023080544,0.00018060615,8.714234e-7,0.00009811981,0.0049806433],"genre_scores_gemma":[0.9732483,0.0000042781753,0.026210783,0.00023421895,0.000113029135,0.000007661071,4.2880419e-7,0.0000056305926,0.00017567821],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99864066,0.00019234318,0.0004193897,0.000103740895,0.0005536277,0.00009025823],"domain_scores_gemma":[0.99905103,0.0000503821,0.00060156925,0.00017345799,0.000083046936,0.00004052665],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064941717,0.000063428684,0.000111148605,0.00023281861,0.00019871986,0.000103865576,0.00046060202,0.000018256558,0.000010871419],"category_scores_gemma":[0.000018507428,0.0000599586,0.000068392255,0.00020262922,0.000008940063,0.0005412295,0.00007501833,0.00021569486,0.000002681522],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031620837,0.0007176089,0.008111906,0.00008584778,0.00024788454,0.00088083977,0.013143285,0.0070026475,0.47888702,0.05407114,0.04941268,0.38712293],"study_design_scores_gemma":[0.0023715019,0.0060623595,0.0048545003,0.00028103034,0.00003772102,0.004663771,0.0020182251,0.01651046,0.9362154,0.017464165,0.008972989,0.000547863],"about_ca_topic_score_codex":0.000007473757,"about_ca_topic_score_gemma":2.4246233e-7,"teacher_disagreement_score":0.45732838,"about_ca_system_score_codex":0.00028359183,"about_ca_system_score_gemma":0.000081533966,"threshold_uncertainty_score":0.24450406},"labels":[],"label_agreement":null},{"id":"W4226185750","doi":"10.22215/etd/2021-14940","title":"Evaluation of High Level Synthesis Frameworks: Analysis Across Three Programming Paradigms","year":2021,"lang":"en","type":"dissertation","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"High-level synthesis; Computer science; Field-programmable gate array; SystemC; Computer architecture; High-level programming language; Haskell; Programming paradigm; Programming language; Embedded system; Computer engineering; Functional programming; Parallel computing","score_opus":0.0709931658214695,"score_gpt":0.36263129787890414,"score_spread":0.2916381320574346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4226185750","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040190462,0.0010318697,0.9547413,0.00004184371,0.00046723394,0.0009609129,0.00002065452,0.00043902406,0.002106691],"genre_scores_gemma":[0.786173,0.00002121457,0.21209614,0.000013275899,0.00005916861,0.00075376953,0.00021954584,0.00003358739,0.00063032995],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9941392,0.0006220998,0.0010248855,0.0010452641,0.0027298331,0.00043873856],"domain_scores_gemma":[0.9939358,0.00058514404,0.0009905807,0.0019429625,0.002457121,0.0000883598],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0050654463,0.0004222286,0.0010912847,0.00051998143,0.00013438768,0.00044195028,0.0016057652,0.0011823757,0.000113227405],"category_scores_gemma":[0.0011802689,0.00040174514,0.0005714174,0.0029616924,0.000034898967,0.00044103496,0.00012493579,0.00054979016,0.000009519906],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009189567,0.00020009199,0.00054094143,0.00033966437,0.0035323757,0.000011403923,0.00402439,0.0005889991,0.00045920032,0.027950305,0.00022205789,0.96212137],"study_design_scores_gemma":[0.0008230594,0.0003275439,0.05625298,0.004357505,0.01968631,0.000023432434,0.008042551,0.386076,0.42727652,0.09240392,0.00034654376,0.0043836357],"about_ca_topic_score_codex":0.00148351,"about_ca_topic_score_gemma":0.008373976,"teacher_disagreement_score":0.95773774,"about_ca_system_score_codex":0.0002521054,"about_ca_system_score_gemma":0.0005472874,"threshold_uncertainty_score":0.9998434},"labels":[],"label_agreement":null},{"id":"W4229501159","doi":"10.32920/ryerson.14649225","title":"Generic framework for multi-objective design space exploration for dynamically reconfigurable systems","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; University of Toronto","funders":"","keywords":"Control reconfiguration; Computer science; Workload; Adaptation (eye); Distributed computing; Architecture; Process (computing); Convergence (economics); Graph; Real-time operating system; Design space exploration; Embedded system; Theoretical computer science; Operating system","score_opus":0.1350785342545211,"score_gpt":0.33148242207804546,"score_spread":0.19640388782352436,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229501159","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000029659102,0.0007903969,0.984162,0.00036656437,0.0031487576,0.009609282,0.00003471295,0.0015214884,0.0003371654],"genre_scores_gemma":[0.01942043,0.000080534286,0.964119,0.00012135917,0.00031568337,0.014052685,0.000084108004,0.000099948804,0.0017062512],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9955514,0.000636404,0.00094396074,0.0018269112,0.0003992251,0.00064209517],"domain_scores_gemma":[0.9941336,0.0014461819,0.0007986046,0.0020081345,0.0014473012,0.0001661767],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0019268568,0.00061853364,0.0010019401,0.00029026114,0.00021849257,0.0015879859,0.0018430909,0.0011603485,0.000004655392],"category_scores_gemma":[0.00081574044,0.0006135204,0.0004151295,0.00036741103,0.000036670845,0.0007723388,0.0004243589,0.00056728226,0.00000883532],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014137354,0.00055805605,0.000011917958,0.0046688044,0.0008487249,0.000028556273,0.0070866267,0.08874723,0.016728265,0.8519713,0.01633168,0.0128774075],"study_design_scores_gemma":[0.00028099146,0.00024967908,0.000002542788,0.0008851522,0.000037364916,0.000012688629,0.00043160914,0.9119752,0.02994316,0.055135064,0.0002935009,0.00075302325],"about_ca_topic_score_codex":0.00019678203,"about_ca_topic_score_gemma":0.000033844703,"teacher_disagreement_score":0.823228,"about_ca_system_score_codex":0.00062241417,"about_ca_system_score_gemma":0.00078551436,"threshold_uncertainty_score":0.99963164},"labels":[],"label_agreement":null},{"id":"W4229731716","doi":"10.32920/ryerson.14654814.v1","title":"Self-Restoration Mechanism for Run-Time Reconfigurable Data-Stream Processors","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Data scrubbing; Virtex; Embedded system; Degradation (telecommunications); Operating system; Telecommunications","score_opus":0.05146514785449329,"score_gpt":0.29443913210809275,"score_spread":0.24297398425359945,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229731716","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00020939142,0.00016307161,0.9799885,0.00062046736,0.0008262569,0.0023370902,0.00006971186,0.0032077283,0.012577793],"genre_scores_gemma":[0.015439202,0.000073260344,0.97573745,0.00028106113,0.0002565679,0.0011078131,0.00091351423,0.00006396333,0.006127154],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9962712,0.00020850719,0.000745005,0.0018387227,0.00050166313,0.00043492118],"domain_scores_gemma":[0.9939505,0.00017504845,0.00056545145,0.004288925,0.000889763,0.00013034038],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0014217086,0.00045785165,0.00063696573,0.00021649439,0.00014928081,0.0013014897,0.004650712,0.00062080653,0.000053048],"category_scores_gemma":[0.00021125225,0.0004511171,0.00013657084,0.00027401984,0.000015150935,0.0013582635,0.0017534182,0.00041605128,0.00006729494],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028370714,0.0010268507,0.000013657413,0.008176286,0.0010485662,0.0000994435,0.0053544883,0.0002284248,0.031515483,0.6639173,0.26460692,0.023984207],"study_design_scores_gemma":[0.0002724931,0.00016284439,0.0000011503267,0.0005014532,0.000081242346,0.00004670941,0.000073280265,0.66514975,0.22600198,0.09897927,0.0076124463,0.00111741],"about_ca_topic_score_codex":0.00016359313,"about_ca_topic_score_gemma":0.00006270179,"teacher_disagreement_score":0.6649213,"about_ca_system_score_codex":0.00021204898,"about_ca_system_score_gemma":0.0010353022,"threshold_uncertainty_score":0.99979407},"labels":[],"label_agreement":null},{"id":"W4230201082","doi":"10.1109/date.2003.1253651","title":"Specification of non-functional intellectual property components","year":2003,"lang":"en","type":"article","venue":"2003 Design, Automation and Test in Europe Conference and Exhibition","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Programming language; Parameterized complexity; Functional specification; Simple (philosophy); Semantics (computer science); Specification language; Grammar; Property (philosophy); Software; Software development","score_opus":0.06173815120890437,"score_gpt":0.24423132828143104,"score_spread":0.18249317707252666,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230201082","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023879226,0.000039007722,0.9737357,0.000043976237,0.00006754401,0.00042360285,0.00001027881,0.000100522564,0.0017001764],"genre_scores_gemma":[0.97137946,0.000120302044,0.028228607,0.000058970625,0.000008956772,0.000021601738,0.00007488907,0.000006222139,0.000100998484],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881756,0.00022117535,0.00037032654,0.00027537995,0.00018384762,0.00013167925],"domain_scores_gemma":[0.9990442,0.00022281284,0.00014678632,0.0001833614,0.0003525481,0.000050305094],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00073836127,0.00012339806,0.00015133366,0.0001967032,0.000064469845,0.00008665718,0.00010243033,0.00006645191,0.000022657612],"category_scores_gemma":[0.0006688402,0.000099312776,0.000009673966,0.0006838827,0.000071702554,0.00042055154,0.000025391499,0.00009325171,0.000025051346],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000072871175,0.0011651649,0.0069679786,0.00028992392,0.000024643059,0.000025919226,0.004958087,0.00005817534,0.7564074,0.14102347,0.028036691,0.060969666],"study_design_scores_gemma":[0.0024660432,0.001540507,0.14355162,0.0009219782,0.000022320455,0.00032869252,0.00029294836,0.48486623,0.34532848,0.0074136076,0.012132094,0.0011354809],"about_ca_topic_score_codex":0.000014837932,"about_ca_topic_score_gemma":0.0000028174336,"teacher_disagreement_score":0.9475002,"about_ca_system_score_codex":0.000023195687,"about_ca_system_score_gemma":0.00008133255,"threshold_uncertainty_score":0.40498573},"labels":[],"label_agreement":null},{"id":"W4230280394","doi":"10.1007/978-0-387-39940-9_3982","title":"W3C XML Path Language","year":2009,"lang":"en","type":"book-chapter","venue":"Encyclopedia of Database Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"XML; Computer science; Programming language; World Wide Web","score_opus":0.013373015020178233,"score_gpt":0.24318085848495224,"score_spread":0.229807843464774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230280394","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000008301336,0.008785701,0.08954028,0.000032729087,0.0015440766,0.0012944302,0.0007408821,0.00087084895,0.89718276],"genre_scores_gemma":[0.0024902835,0.0029318198,0.039739158,0.00012529216,0.0018573591,0.000120023244,0.0007228992,0.00020464574,0.9518085],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9955576,0.0001699863,0.0014200048,0.0011229258,0.0012185475,0.00051093235],"domain_scores_gemma":[0.99422896,0.00022618037,0.0012288732,0.0038261134,0.00023676097,0.0002531026],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011218188,0.00074584625,0.0012569211,0.0005349921,0.000075216674,0.00011868344,0.0026490095,0.00053273956,0.000053518263],"category_scores_gemma":[0.00008399158,0.00070573087,0.000290231,0.00014350221,0.00008509215,0.0006890709,0.0005726721,0.00062953384,0.00036566198],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009035989,0.00007442445,0.00001144373,0.0012771046,0.00014072744,0.00092620996,0.0011685775,0.0000042485763,0.00072968286,0.79909545,0.1721736,0.024389498],"study_design_scores_gemma":[0.00036339296,0.00030486527,0.000005722378,0.003973135,0.00007912605,0.00023781722,0.00006161113,0.0006459176,0.0004704821,0.0024088281,0.9900529,0.0013961985],"about_ca_topic_score_codex":0.0003050531,"about_ca_topic_score_gemma":0.000017571798,"teacher_disagreement_score":0.8178793,"about_ca_system_score_codex":0.00015133059,"about_ca_system_score_gemma":0.00031151716,"threshold_uncertainty_score":0.9995394},"labels":[],"label_agreement":null},{"id":"W4230329051","doi":"10.32920/ryerson.14651793","title":"Unidirectional Multi-Bit FPGA Architecture For Area Efficient Implementation of Datapath Circuits","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor; Toronto Metropolitan University","funders":"","keywords":"Datapath; Field-programmable gate array; Routing (electronic design automation); Computer science; Computer architecture; Electronic circuit; Place and route; Process (computing); Exploit; Embedded system; Parallel computing; Computer hardware; Engineering; Electrical engineering","score_opus":0.060715299251894936,"score_gpt":0.3352505310166028,"score_spread":0.27453523176470784,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230329051","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006767466,0.00016799195,0.9894387,0.00015581219,0.0007687599,0.0016956357,0.00021408324,0.0004518825,0.00033965087],"genre_scores_gemma":[0.58261484,0.000009393257,0.4161644,0.000082754814,0.00008002066,0.000511779,0.0003790933,0.000026838548,0.00013086874],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99727017,0.00018803963,0.00071064255,0.0009906724,0.0005303687,0.00031008624],"domain_scores_gemma":[0.99731076,0.00021082975,0.00051343616,0.0013472302,0.00053213787,0.00008557944],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00077682536,0.00032299696,0.00047999746,0.00032194328,0.000081686056,0.00019280463,0.0013461632,0.00024449886,0.00003370301],"category_scores_gemma":[0.000060560786,0.00031010713,0.00021450053,0.00028044562,0.000036503418,0.00010144898,0.0012573595,0.00032565685,0.0000012850832],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034991233,0.002194046,0.0020389135,0.0074499827,0.0015802038,0.00007433367,0.024833497,0.0752873,0.17542113,0.080288805,0.025095886,0.6057009],"study_design_scores_gemma":[0.0014310936,0.00035088262,0.002245594,0.0009252946,0.000093256785,0.00010007915,0.0008726732,0.1965139,0.7896138,0.0043324633,0.0020808475,0.0014401497],"about_ca_topic_score_codex":0.00042447104,"about_ca_topic_score_gemma":0.00029806021,"teacher_disagreement_score":0.61419266,"about_ca_system_score_codex":0.00017544156,"about_ca_system_score_gemma":0.00056511286,"threshold_uncertainty_score":0.9999351},"labels":[],"label_agreement":null},{"id":"W4230411144","doi":"10.32920/ryerson.14657358.v1","title":"Rapid And Efficient Multi Objective Design Space Exploration Methods In High Level Synthesis Of Computation Intensive Applications","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"High-level synthesis; Design space exploration; Computer science; Field-programmable gate array; Digital signal processing; Scheduling (production processes); Very-large-scale integration; Parametric statistics; Computer engineering; Embedded system; Mathematical optimization; Computer hardware; Mathematics","score_opus":0.1443077852460618,"score_gpt":0.37025355285924477,"score_spread":0.22594576761318297,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230411144","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00060945924,0.00040528577,0.995822,0.0002535098,0.00015236558,0.002384164,0.00000839779,0.0002515186,0.000113311195],"genre_scores_gemma":[0.30755305,0.000068429996,0.69116217,0.00002842555,0.000011751728,0.0011379867,0.000008103024,0.000016048494,0.000014030742],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9958021,0.0019474741,0.0007503532,0.0009967139,0.00029843068,0.00020492039],"domain_scores_gemma":[0.9952047,0.0019645947,0.0006231465,0.00079646136,0.0013446097,0.000066505134],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002064103,0.0003199142,0.00070287095,0.0005999267,0.000057663907,0.00017095766,0.00055991905,0.0003209493,0.0000021428457],"category_scores_gemma":[0.00061817653,0.00032370072,0.00009082621,0.00063854747,0.00009156448,0.00025569779,0.0009618114,0.00036739447,0.0000016383427],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051439656,0.00088383787,0.000110349676,0.0014431269,0.00036670518,0.000029062894,0.039940074,0.27060798,0.06929429,0.04806823,0.00030305272,0.5689019],"study_design_scores_gemma":[0.00015990165,0.0000440321,0.0006839345,0.00040718296,0.000024460676,0.000008159219,0.001866901,0.654955,0.33588135,0.0056453003,0.0000028531756,0.00032089822],"about_ca_topic_score_codex":0.00064267253,"about_ca_topic_score_gemma":0.000036842546,"teacher_disagreement_score":0.568581,"about_ca_system_score_codex":0.00024964177,"about_ca_system_score_gemma":0.000281806,"threshold_uncertainty_score":0.9999215},"labels":[],"label_agreement":null},{"id":"W4230500706","doi":"10.1002/spip.374","title":"Optimized mismatch resolution for COTS selection","year":2008,"lang":"en","type":"article","venue":"Software Process Improvement and Practice","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Process (computing); Selection (genetic algorithm); Reliability engineering; Software; Systems engineering; Computer science; Resource (disambiguation); Domain (mathematical analysis); Product (mathematics); Risk analysis (engineering); Engineering; Software engineering; Artificial intelligence; Operating system","score_opus":0.03436764899921617,"score_gpt":0.3129931203933215,"score_spread":0.2786254713941053,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230500706","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014143584,0.00038830988,0.99478555,0.0009748234,0.00016841621,0.0010401732,0.0000032232979,0.0007820271,0.0004431113],"genre_scores_gemma":[0.12671497,0.0001856929,0.8709362,0.00080265646,0.000111350346,0.00059777626,0.0000075004405,0.000022350796,0.0006214711],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998535,0.00010762341,0.00030516347,0.0004649044,0.00029908612,0.0002882557],"domain_scores_gemma":[0.9980934,0.0007420211,0.00031235727,0.00024411413,0.00052588776,0.000082186845],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010599308,0.00016965343,0.00018328635,0.000093297465,0.0004266696,0.00013595678,0.0003098392,0.000109177636,0.0000028818515],"category_scores_gemma":[0.0013639746,0.00016375152,0.00004004169,0.0002888213,0.000037977756,0.0020358344,0.00007746873,0.00013775904,0.0000041457397],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0052667507,0.0025830672,0.0024315023,0.005203763,0.000864461,0.00010061889,0.03846628,0.0008019785,0.070408754,0.035604008,0.10500201,0.73326683],"study_design_scores_gemma":[0.015726374,0.01107214,0.0004660303,0.00062980404,0.0004615389,0.0037867175,0.0017943868,0.24027239,0.4376045,0.08359318,0.1999739,0.004619048],"about_ca_topic_score_codex":0.000037832317,"about_ca_topic_score_gemma":0.0000017532435,"teacher_disagreement_score":0.72864777,"about_ca_system_score_codex":0.00006411455,"about_ca_system_score_gemma":0.00014770366,"threshold_uncertainty_score":0.6677593},"labels":[],"label_agreement":null},{"id":"W4231072303","doi":"10.32920/ryerson.14651793.v1","title":"Unidirectional Multi-Bit FPGA Architecture For Area Efficient Implementation of Datapath Circuits","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor; Toronto Metropolitan University","funders":"","keywords":"Datapath; Field-programmable gate array; Routing (electronic design automation); Computer science; Computer architecture; Exploit; Place and route; Electronic circuit; Process (computing); Embedded system; Parallel computing; Computer hardware; Engineering; Electrical engineering","score_opus":0.060715299251894936,"score_gpt":0.3352505310166028,"score_spread":0.27453523176470784,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231072303","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006767466,0.00016799195,0.9894387,0.00015581219,0.0007687599,0.0016956357,0.00021408324,0.0004518825,0.00033965087],"genre_scores_gemma":[0.58261484,0.000009393257,0.4161644,0.000082754814,0.00008002066,0.000511779,0.0003790933,0.000026838548,0.00013086874],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99727017,0.00018803963,0.00071064255,0.0009906724,0.0005303687,0.00031008624],"domain_scores_gemma":[0.99731076,0.00021082975,0.00051343616,0.0013472302,0.00053213787,0.00008557944],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00077682536,0.00032299696,0.00047999746,0.00032194328,0.000081686056,0.00019280463,0.0013461632,0.00024449886,0.00003370301],"category_scores_gemma":[0.000060560786,0.00031010713,0.00021450053,0.00028044562,0.000036503418,0.00010144898,0.0012573595,0.00032565685,0.0000012850832],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034991233,0.002194046,0.0020389135,0.0074499827,0.0015802038,0.00007433367,0.024833497,0.0752873,0.17542113,0.080288805,0.025095886,0.6057009],"study_design_scores_gemma":[0.0014310936,0.00035088262,0.002245594,0.0009252946,0.000093256785,0.00010007915,0.0008726732,0.1965139,0.7896138,0.0043324633,0.0020808475,0.0014401497],"about_ca_topic_score_codex":0.00042447104,"about_ca_topic_score_gemma":0.00029806021,"teacher_disagreement_score":0.61419266,"about_ca_system_score_codex":0.00017544156,"about_ca_system_score_gemma":0.00056511286,"threshold_uncertainty_score":0.9999351},"labels":[],"label_agreement":null},{"id":"W4231243824","doi":"10.3233/fi-2011-410","title":"Preface","year":2011,"lang":"la","type":"article","venue":"Fundamenta Informaticae","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Ninth; Selection (genetic algorithm); Computer science; Concurrency; Library science; Operations research; Political science; Artificial intelligence; Mathematics; Programming language; Physics","score_opus":0.11828248351902687,"score_gpt":0.24566814479212484,"score_spread":0.12738566127309797,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231243824","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00733154,0.00033631444,0.44675013,0.00017007822,0.001644008,0.0015791188,0.000029970748,0.0012177478,0.54094106],"genre_scores_gemma":[0.77788347,0.00008134889,0.21390073,0.0017646375,0.00014260488,0.00015493983,0.0000090180865,0.00004850335,0.006014747],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.996366,0.00018165016,0.0013660444,0.0004143908,0.00077502045,0.0008968602],"domain_scores_gemma":[0.9968393,0.0000968106,0.0005989237,0.0019365099,0.0001586393,0.00036983384],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0010705632,0.0004800796,0.00050886825,0.00028632657,0.0002467221,0.00056133315,0.0025473877,0.00026723015,0.0015259291],"category_scores_gemma":[0.00006458734,0.0004540155,0.0001939005,0.0005867894,0.00021252513,0.0033443137,0.0010178708,0.00042631006,0.0073887617],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000084772066,0.00084918004,0.0038765664,0.0018531034,0.00049044524,0.00010580055,0.22404273,0.000003868347,0.0006981002,0.53121644,0.1531877,0.083591275],"study_design_scores_gemma":[0.00480336,0.0067143994,0.014558241,0.004526447,0.0004129954,0.0011560298,0.011676197,0.1076506,0.1516826,0.051185578,0.63809144,0.007542094],"about_ca_topic_score_codex":0.00019514133,"about_ca_topic_score_gemma":0.0000067426513,"teacher_disagreement_score":0.7705519,"about_ca_system_score_codex":0.00025334232,"about_ca_system_score_gemma":0.00021190285,"threshold_uncertainty_score":0.99979115},"labels":[],"label_agreement":null},{"id":"W4231863508","doi":"10.32920/ryerson.14649993","title":"FPGA based computing platform with temporal partitioning mechanism","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Computer science; Control reconfiguration; Reconfigurable computing; Embedded system; Computer architecture; Computer hardware; Parallel computing","score_opus":0.03716357464105439,"score_gpt":0.26277771374970077,"score_spread":0.2256141391086464,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231863508","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005543186,0.00005081455,0.9839049,0.00023145824,0.00043295178,0.00058341154,0.0000021938201,0.00235022,0.006900875],"genre_scores_gemma":[0.52987695,8.1348026e-7,0.46959046,0.00027792592,0.00006267857,0.000044853175,0.000027196145,0.000022309823,0.00009681737],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970399,0.00014782518,0.0005767822,0.0010905073,0.00068008376,0.00046488963],"domain_scores_gemma":[0.99737316,0.00013364009,0.00043963158,0.0016001794,0.0003061865,0.00014722075],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00090358616,0.0004333136,0.000562585,0.00022311567,0.00019223994,0.001160331,0.00148532,0.00035374358,0.000045011537],"category_scores_gemma":[0.000024134164,0.0003775895,0.00015663795,0.00033139484,0.0000366259,0.00042369,0.0015841066,0.0007511774,0.0000140973525],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039926606,0.0006670191,0.002706544,0.0029014435,0.000637768,0.0026895283,0.00682828,0.024112053,0.0040651816,0.92345774,0.0062872623,0.02560725],"study_design_scores_gemma":[0.00036985974,0.00018067147,0.000070606715,0.0020739688,0.000022293212,0.000101802194,0.00019009739,0.8516022,0.12288911,0.021274926,0.00014403304,0.0010804102],"about_ca_topic_score_codex":0.00041729832,"about_ca_topic_score_gemma":0.0001203714,"teacher_disagreement_score":0.9021828,"about_ca_system_score_codex":0.00019069035,"about_ca_system_score_gemma":0.0006602613,"threshold_uncertainty_score":0.99987656},"labels":[],"label_agreement":null},{"id":"W4232808664","doi":"10.1109/iwsoc.2004.1319875","title":"A step towards intelligent translation from high-level design to RTL","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; Translation (biology); Computer architecture; Software engineering; Programming language","score_opus":0.11472329845482092,"score_gpt":0.294202456713398,"score_spread":0.17947915825857708,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4232808664","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00061144744,0.00006312273,0.99432355,0.0014716457,0.00037499884,0.00072174025,0.0000051538955,0.0009487709,0.001479542],"genre_scores_gemma":[0.39218777,0.0000033557808,0.60712355,0.0004319475,0.00007808378,0.000050650364,0.0000017191164,0.000010149586,0.00011279682],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99833983,0.00012137248,0.00036238995,0.0004939627,0.00041130575,0.00027113082],"domain_scores_gemma":[0.9989057,0.00008728477,0.000058537844,0.00069794233,0.00009355531,0.000156939],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00045765383,0.00018500627,0.00020989704,0.0001658188,0.000055976638,0.00017308588,0.0009776975,0.000107347005,0.00004066745],"category_scores_gemma":[0.000024082974,0.00016315065,0.00006416758,0.0004237415,0.000014258953,0.0004217643,0.00009544367,0.00009978696,0.00030821402],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034098546,0.00019273265,0.000020980193,0.000014710942,0.00006075171,0.000035426205,0.007353634,0.002929103,0.03617694,0.15271874,0.006686392,0.7937765],"study_design_scores_gemma":[0.00045351405,0.0004406833,0.00044839917,0.00010961727,0.000009408713,0.000008998282,0.000057571153,0.011515505,0.90625405,0.077373184,0.002795557,0.000533527],"about_ca_topic_score_codex":0.002435146,"about_ca_topic_score_gemma":0.00013458382,"teacher_disagreement_score":0.8700771,"about_ca_system_score_codex":0.00018656402,"about_ca_system_score_gemma":0.00013884439,"threshold_uncertainty_score":0.665309},"labels":[],"label_agreement":null},{"id":"W4233035441","doi":"10.7873/date.2013.053","title":"Multi-Pumping for Resource Reduction in FPGA High-Level Synthesis","year":2013,"lang":"en","type":"article","venue":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Shared resource; Field-programmable gate array; High-level synthesis; Computer science; Reduction (mathematics); Resource (disambiguation); Digital signal processing; Computer hardware; Embedded system; Clock rate; Computation; Operating system; Computer network; Algorithm; Chip; Telecommunications; Mathematics","score_opus":0.12094208404625441,"score_gpt":0.2960745367710751,"score_spread":0.1751324527248207,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233035441","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03181807,0.00005183997,0.9604786,0.001614337,0.0003488406,0.0033460353,0.000053508582,0.0016678296,0.0006209102],"genre_scores_gemma":[0.43292588,0.00007710845,0.5617868,0.00020552594,0.00012043289,0.0019431285,0.00025315143,0.0000939065,0.002594095],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9933461,0.001644003,0.0018364809,0.0014959174,0.0007332393,0.0009442444],"domain_scores_gemma":[0.9941417,0.0014905614,0.0009944985,0.0017550967,0.0013657016,0.0002524274],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0029055846,0.00069249433,0.0007690717,0.0013950636,0.00030738988,0.0010125787,0.001483858,0.00043483695,0.00034183374],"category_scores_gemma":[0.003144585,0.00073271204,0.0001246327,0.001878231,0.00016885492,0.0030978292,0.00027735785,0.00051353674,0.00300857],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007149522,0.0015006781,0.00070093106,0.00062415004,0.00005782834,0.000012847728,0.007748711,0.0042535127,0.80887663,0.012037767,0.11942745,0.04468797],"study_design_scores_gemma":[0.00815185,0.0008094938,0.06815261,0.010000559,0.00015333325,0.00068946974,0.0006270732,0.45964542,0.21917874,0.026454356,0.19683583,0.009301253],"about_ca_topic_score_codex":0.0011144261,"about_ca_topic_score_gemma":0.00046819946,"teacher_disagreement_score":0.5896979,"about_ca_system_score_codex":0.0003073696,"about_ca_system_score_gemma":0.00030320106,"threshold_uncertainty_score":0.9995124},"labels":[],"label_agreement":null},{"id":"W4233214088","doi":"10.32920/ryerson.14652543","title":"Design and implementation of portable and configurable RISC processor architecture","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Microprocessor; Computer science; Embedded system; Pipeline (software); Reduced instruction set computing; Application-specific integrated circuit; Field-programmable gate array; Software portability; Computer architecture; Computer hardware; Design flow; ARM architecture; Software; Instruction set; Operating system","score_opus":0.020177705245307796,"score_gpt":0.29192309953241447,"score_spread":0.27174539428710665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233214088","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007596424,0.001096693,0.9883551,0.00019338197,0.00006312065,0.0010365656,0.0000036568576,0.00019337947,0.0014616671],"genre_scores_gemma":[0.46026444,0.00012770036,0.5389906,0.00006414989,0.00001493224,0.00014299914,0.000009295352,0.000013385055,0.00037246555],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99832577,0.0001811882,0.0004246143,0.00061984995,0.0002521786,0.00019642877],"domain_scores_gemma":[0.9987349,0.00010602373,0.00034007384,0.0005449492,0.00020451026,0.00006957948],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007001674,0.00021699157,0.00040126682,0.00014247527,0.000046767986,0.00029907387,0.00041646944,0.00017422656,0.000040832496],"category_scores_gemma":[0.000017241244,0.00019293919,0.000031966592,0.00013519,0.00004328764,0.00020759866,0.0006206521,0.00024155586,4.4039913e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000979858,0.0005363318,0.012542843,0.029997643,0.0013323089,0.00036594374,0.071475305,0.0056874137,0.34925088,0.10627008,0.036257293,0.38618594],"study_design_scores_gemma":[0.0005528077,0.000274699,0.0009932151,0.0006477144,0.000057856392,0.00018149841,0.000989695,0.016371291,0.9347334,0.04395883,0.0004590761,0.00077995245],"about_ca_topic_score_codex":0.0006526013,"about_ca_topic_score_gemma":0.000053144693,"teacher_disagreement_score":0.5854825,"about_ca_system_score_codex":0.00002054106,"about_ca_system_score_gemma":0.0003044777,"threshold_uncertainty_score":0.78678316},"labels":[],"label_agreement":null},{"id":"W4234268053","doi":"10.32920/ryerson.14644968","title":"Power Efficient Rapid Design Space Exploration of Integrated Scheduling and Module Selection in High Level Synthesis","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Deutsche Forschungsgemeinschaft","keywords":"Computer science; Scheduling (production processes); Mathematical optimization; High-level synthesis; Power consumption; Distributed computing; Real-time computing; Algorithm; Power (physics); Mathematics; Embedded system; Field-programmable gate array","score_opus":0.06443000459481896,"score_gpt":0.26823792518020234,"score_spread":0.20380792058538338,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234268053","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.079241395,0.00024380418,0.9188835,0.00017968196,0.0002068911,0.0007305733,0.0000030351368,0.00032879072,0.00018229846],"genre_scores_gemma":[0.5592889,0.000039249175,0.44048226,0.000008923458,0.000008324264,0.00012304683,0.0000025970276,0.00001380604,0.000032886343],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970416,0.0007964544,0.0006486456,0.00088014884,0.00038651266,0.00024666562],"domain_scores_gemma":[0.99826664,0.00030270693,0.00037179026,0.0005672753,0.00043001695,0.000061571285],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0017311923,0.00031981387,0.0005714351,0.0006199619,0.00004616038,0.0002663153,0.00053351064,0.00039642202,0.00002149767],"category_scores_gemma":[0.00036652767,0.00030720752,0.000073967494,0.0007560125,0.000039730432,0.00044560133,0.0005781458,0.00045681023,0.0000018944834],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009641028,0.0008834989,0.0005572046,0.001038554,0.00025255838,0.000054636865,0.011082627,0.615511,0.2869037,0.052154955,0.00032098743,0.031143835],"study_design_scores_gemma":[0.00009144523,0.00005716312,0.0002505703,0.00068027887,0.0000075401135,0.0000071973463,0.00026980176,0.5374627,0.45955306,0.0013564446,0.0000027641438,0.00026100717],"about_ca_topic_score_codex":0.00079851534,"about_ca_topic_score_gemma":0.000045287004,"teacher_disagreement_score":0.48004752,"about_ca_system_score_codex":0.00028498203,"about_ca_system_score_gemma":0.0003776702,"threshold_uncertainty_score":0.999938},"labels":[],"label_agreement":null},{"id":"W4234719031","doi":"10.1109/iccad.1990.129896","title":"A global optimization approach for architectural synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Polytope; Computer science; Mathematical optimization; Integer programming; Scheduling (production processes); Simplex algorithm; Heuristic; Simplex; Job shop scheduling; Linear programming; Function (biology); Node (physics); Theoretical computer science; Algorithm; Mathematics; Discrete mathematics; Combinatorics","score_opus":0.03233881047253969,"score_gpt":0.24308991303920047,"score_spread":0.21075110256666077,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234719031","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000043230648,0.000037395657,0.95794845,0.0002085439,0.000041837622,0.00040504948,0.0000023573912,0.000792917,0.040520243],"genre_scores_gemma":[0.1931306,0.0000011008028,0.80622303,0.0001002036,0.00003123771,0.0001907256,6.9439e-7,0.0000047975573,0.00031760175],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991553,0.00005520403,0.00015888244,0.00028728857,0.00014601932,0.00019731653],"domain_scores_gemma":[0.99937135,0.0000875964,0.00004867913,0.00039190473,0.00005025664,0.00005024294],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017321485,0.000098811586,0.00011953063,0.000049679405,0.000062648025,0.000118524644,0.00060727383,0.000053371637,0.0000210458],"category_scores_gemma":[0.0000723855,0.00008120252,0.00006643408,0.00026824648,0.000016940621,0.00021960026,0.000069397945,0.000024598912,0.0000046943837],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000127204585,0.00032619943,0.00039033627,0.00017050089,0.00007778109,0.00000523154,0.0008577492,0.17876795,0.00022490295,0.42412335,0.037019536,0.35802373],"study_design_scores_gemma":[0.0000613782,0.000032991626,0.000008064473,0.0000050394597,0.0000028229351,0.000040004306,0.0000055341347,0.99780244,0.00094219344,0.00087445596,0.00011186606,0.00011323879],"about_ca_topic_score_codex":0.000014733007,"about_ca_topic_score_gemma":0.0000010487847,"teacher_disagreement_score":0.81903446,"about_ca_system_score_codex":0.000054645432,"about_ca_system_score_gemma":0.0000064919777,"threshold_uncertainty_score":0.33113426},"labels":[],"label_agreement":null},{"id":"W4234869996","doi":"10.1007/978-1-4939-7131-2_100559","title":"k-Core Decomposition","year":2018,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Decomposition; Core (optical fiber); Computer science; Chemistry; Telecommunications","score_opus":0.06203065476224482,"score_gpt":0.30552903516146257,"score_spread":0.24349838039921776,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234869996","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[7.1116557e-7,0.00005582912,0.44427404,0.00004255642,0.00021756385,0.00016683027,0.0000013739756,0.000843023,0.55439806],"genre_scores_gemma":[0.00048769749,0.000018234936,0.19157071,0.00037096324,0.00034777535,0.000013082261,0.0000090635085,0.000037747057,0.8071447],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9986417,0.000012398413,0.00031398147,0.00052458065,0.00032719751,0.00018013438],"domain_scores_gemma":[0.9983534,0.000044815682,0.00018742417,0.0011677367,0.00016753782,0.000079034995],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00022484425,0.00027156473,0.00027895963,0.00019774826,0.00006138367,0.00012876514,0.001177425,0.0003716644,0.00078576885],"category_scores_gemma":[0.000003692583,0.0002465402,0.00013578229,0.000027273609,0.000053997945,0.00023930172,0.00030964287,0.00018687664,0.0026141843],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.3126896e-7,0.0000026574082,3.4730834e-7,0.0000127118365,0.000014379131,0.000017443535,0.00005094332,3.1862477e-8,0.00015752544,0.875031,0.120874695,0.0038376509],"study_design_scores_gemma":[0.000053396918,0.00016108097,0.0000012746607,0.0002276137,0.000009135948,0.000099836405,6.9893423e-7,0.0008335755,0.0025354994,0.67439693,0.32123,0.00045096746],"about_ca_topic_score_codex":0.0000065892564,"about_ca_topic_score_gemma":0.0000070718497,"teacher_disagreement_score":0.25274664,"about_ca_system_score_codex":0.00009891795,"about_ca_system_score_gemma":0.000054332777,"threshold_uncertainty_score":0.9999987},"labels":[],"label_agreement":null},{"id":"W4235191568","doi":"10.1145/513950.513952","title":"High-Level specification and automatic generation of IP interface monitors","year":2002,"lang":"en","type":"article","venue":"Proceedings - ACM IEEE Design Automation Conference","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Verilog; VHDL; Embedded system; Block (permutation group theory); Interface (matter); Protocol (science); Hardware description language; Formal verification; System on a chip; Computer architecture; Programming language; Operating system; Field-programmable gate array","score_opus":0.2003871389227613,"score_gpt":0.2919260151815011,"score_spread":0.09153887625873977,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4235191568","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10549736,0.00008961634,0.891749,0.00046749646,0.00027173094,0.0007177856,0.0000029991327,0.00091743295,0.00028655058],"genre_scores_gemma":[0.66620374,0.000048656293,0.33344874,0.000021121466,0.00006572978,0.00010198598,0.0000012857344,0.000014762013,0.00009399501],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99773467,0.0000939916,0.000785233,0.00058386964,0.00053148286,0.00027074848],"domain_scores_gemma":[0.99775356,0.00016308033,0.0007270833,0.0005094829,0.0007403738,0.00010638994],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008200492,0.00028203317,0.00035638694,0.00037083574,0.00013915941,0.00045179244,0.0011434116,0.00017627334,0.000041602547],"category_scores_gemma":[0.0004220086,0.00028521733,0.000040803865,0.0005732947,0.000093263545,0.0018736545,0.00013213929,0.00016045256,0.00005174267],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000045220513,0.00011892015,0.00020042896,0.00030017272,0.00003685785,0.0000012182963,0.0068064216,0.00006885497,0.82387835,0.0628012,0.008439933,0.0973431],"study_design_scores_gemma":[0.00015845083,0.00011502623,0.0007870626,0.00012255186,0.000009746622,0.000019732033,0.000048757243,0.58119273,0.41253042,0.0047940034,0.00001888037,0.00020264149],"about_ca_topic_score_codex":0.000018240515,"about_ca_topic_score_gemma":6.351255e-7,"teacher_disagreement_score":0.5811239,"about_ca_system_score_codex":0.000113283124,"about_ca_system_score_gemma":0.000045117424,"threshold_uncertainty_score":0.99996},"labels":[],"label_agreement":null},{"id":"W4235258869","doi":"10.1145/2398857.2384653","title":"Taming MATLAB","year":2012,"lang":"en","type":"article","venue":"ACM SIGPLAN Notices","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"MATLAB; Computer science; Programming language; Extensibility; Python (programming language); Computational science; Software engineering","score_opus":0.035012490974413696,"score_gpt":0.2797654653868112,"score_spread":0.2447529744123975,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4235258869","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23276561,0.0027196428,0.67581415,0.001681816,0.0030278657,0.0007791013,0.00000681958,0.004399975,0.07880499],"genre_scores_gemma":[0.8530628,0.0000036617,0.14608075,0.00029265173,0.00023784096,0.000016649514,0.00000142854,0.0000111594,0.00029306207],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987332,0.00010591337,0.00021330365,0.00022705657,0.00028522554,0.00043524976],"domain_scores_gemma":[0.998201,0.00038116676,0.00012514833,0.0011259811,0.000037368718,0.00012930573],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00063601753,0.00013836131,0.00015651113,0.0001038547,0.000092806535,0.00016415272,0.0018048965,0.00007873266,0.000024039653],"category_scores_gemma":[0.00017987011,0.000121311496,0.000040585222,0.00023073585,0.000025138012,0.0013423269,0.00044218465,0.00011670122,0.00045277973],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016920203,0.00043869755,0.093510255,0.00043492267,0.00015753516,0.000091427806,0.034859523,0.000025582382,0.04251294,0.5756812,0.08299971,0.16927125],"study_design_scores_gemma":[0.0016711128,0.00077165914,0.060816366,0.0008365893,0.0001350078,0.00051209074,0.001981369,0.017373675,0.48682103,0.039120026,0.38510612,0.0048549725],"about_ca_topic_score_codex":0.000059032456,"about_ca_topic_score_gemma":0.0000029428945,"teacher_disagreement_score":0.6202972,"about_ca_system_score_codex":0.000034166544,"about_ca_system_score_gemma":0.00001790178,"threshold_uncertainty_score":0.5819718},"labels":[],"label_agreement":null},{"id":"W4237216861","doi":"10.32920/ryerson.14644746","title":"Hardware-Software Co-Synthesis for Distributed Memory Architectures","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Parallel computing; Scheduling (production processes); Distributed computing; Hypercube; Software; Distributed memory; Architecture; Encoder; Computer architecture; Shared memory; Programming language","score_opus":0.0328608777279287,"score_gpt":0.2894711218686866,"score_spread":0.25661024414075795,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237216861","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00084596185,0.00046111137,0.990551,0.0005183077,0.00072971464,0.0016122736,0.0004526255,0.0034034557,0.0014255475],"genre_scores_gemma":[0.11959935,0.000017916274,0.8758305,0.0003773042,0.00026858633,0.002734419,0.0002996069,0.000074772186,0.00079754146],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9962302,0.00036345122,0.000704863,0.0015273371,0.00058782316,0.00058631663],"domain_scores_gemma":[0.9947297,0.0013856374,0.00037760858,0.0028835451,0.0004273024,0.00019623517],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00082586025,0.0005930441,0.00092219014,0.00026707456,0.00016463177,0.0008559249,0.0034114444,0.0006161345,0.0000742785],"category_scores_gemma":[0.0012090863,0.0005441859,0.0006030206,0.0002345228,0.000074357726,0.00012333873,0.002046881,0.0006307295,0.000013949602],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011494317,0.00092572346,0.0009133591,0.010627521,0.0021753542,0.000675926,0.006762558,0.0071371007,0.006688049,0.019662816,0.49759328,0.44672337],"study_design_scores_gemma":[0.000544889,0.00018335381,0.00054893753,0.0022294184,0.00016916422,0.00017852592,0.00022212241,0.031096688,0.89507693,0.046453863,0.019835468,0.0034606385],"about_ca_topic_score_codex":0.000158272,"about_ca_topic_score_gemma":0.000041730764,"teacher_disagreement_score":0.8883889,"about_ca_system_score_codex":0.00021520528,"about_ca_system_score_gemma":0.00052405125,"threshold_uncertainty_score":0.99970096},"labels":[],"label_agreement":null},{"id":"W4237304536","doi":"10.1145/998300.997179","title":"ESys.Net","year":2004,"lang":"en","type":"article","venue":"ACM SIGPLAN Notices","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Computer science; Abstraction; Programming language; Software engineering; Task (project management); Systems engineering","score_opus":0.024783160107256598,"score_gpt":0.26727822276058694,"score_spread":0.24249506265333035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237304536","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.104196034,0.00076076295,0.8500983,0.0047279526,0.0012293606,0.0007011917,0.000008427833,0.00378637,0.034491595],"genre_scores_gemma":[0.8208065,0.0000051592383,0.178428,0.000473405,0.000107700136,0.000017817523,0.0000020606012,0.000011037546,0.00014833228],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99869055,0.00006312838,0.00024033028,0.00038019853,0.00031491465,0.00031090213],"domain_scores_gemma":[0.99815357,0.0001922988,0.00012088271,0.0013810454,0.00005268756,0.00009951399],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033293944,0.0001555863,0.00017819552,0.00011465279,0.00009175305,0.00021815885,0.0024875898,0.000090418216,0.000013869981],"category_scores_gemma":[0.00018388976,0.00013799973,0.000050058934,0.00028375236,0.000038491307,0.0006728759,0.00037095856,0.00013243087,0.00043905096],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019048588,0.00031388033,0.0038022972,0.00021087503,0.00011615061,0.0006215657,0.009621236,0.0009993418,0.027480587,0.8989861,0.023133809,0.03469512],"study_design_scores_gemma":[0.0025532616,0.001392973,0.007944033,0.00065587304,0.00005827266,0.0004148242,0.00037844523,0.0040714936,0.40990832,0.50758797,0.06233776,0.002696745],"about_ca_topic_score_codex":0.00016647148,"about_ca_topic_score_gemma":0.000059757363,"teacher_disagreement_score":0.7166105,"about_ca_system_score_codex":0.00005566494,"about_ca_system_score_gemma":0.0000668931,"threshold_uncertainty_score":0.5643258},"labels":[],"label_agreement":null},{"id":"W4238035143","doi":"10.1145/566225.513844","title":"Automatic formal verification for scheduled VLIW code","year":2002,"lang":"en","type":"article","venue":"ACM SIGPLAN Notices","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Very long instruction word; Computer science; Compiler; Parallel computing; Code generation; Instruction-level parallelism; Software pipelining; Code (set theory); Programming language; Instruction scheduling; Optimizing compiler; Parallelism (grammar); Computer architecture; Operating system; Dynamic priority scheduling; Key (lock); Schedule","score_opus":0.06075935433410936,"score_gpt":0.28524307403290516,"score_spread":0.2244837196987958,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238035143","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06940523,0.00034102148,0.9220481,0.00151982,0.00048079755,0.0011499384,0.000016052882,0.0019375721,0.0031014683],"genre_scores_gemma":[0.7019299,0.0000048561365,0.2974791,0.00017209348,0.0000755738,0.00014167966,0.000005700057,0.000012597027,0.00017846613],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99858326,0.00007704566,0.00035259724,0.00035790371,0.0002619292,0.00036723854],"domain_scores_gemma":[0.9978837,0.0005058447,0.00022668108,0.0012089494,0.00009437311,0.00008049131],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00051967165,0.00016081241,0.00020520082,0.00012585983,0.0001717889,0.00023018853,0.0017914431,0.00010544731,0.000044701097],"category_scores_gemma":[0.00040531,0.00014896198,0.00006707478,0.00022756825,0.000032515236,0.0012436943,0.00015941229,0.00009063737,0.00020099398],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037628335,0.0006570321,0.002290371,0.0015102072,0.00023733947,0.000041407653,0.013122532,0.00022095142,0.036589634,0.3966688,0.0825732,0.4660509],"study_design_scores_gemma":[0.0005233657,0.00027776146,0.0008462823,0.00009204939,0.00002344961,0.00002163116,0.00006346032,0.9592824,0.024505276,0.006159831,0.007804753,0.0003997586],"about_ca_topic_score_codex":0.000010953857,"about_ca_topic_score_gemma":0.000010320601,"teacher_disagreement_score":0.95906144,"about_ca_system_score_codex":0.000044745957,"about_ca_system_score_gemma":0.000018271836,"threshold_uncertainty_score":0.6074493},"labels":[],"label_agreement":null},{"id":"W4238334617","doi":"10.32920/ryerson.14649225.v1","title":"Generic framework for multi-objective design space exploration for dynamically reconfigurable systems","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; University of Toronto","funders":"","keywords":"Control reconfiguration; Computer science; Workload; Adaptation (eye); Distributed computing; Architecture; Process (computing); Convergence (economics); Graph; Real-time operating system; Design space exploration; Embedded system; Theoretical computer science; Operating system","score_opus":0.1350785342545211,"score_gpt":0.33148242207804546,"score_spread":0.19640388782352436,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238334617","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000029659102,0.0007903969,0.984162,0.00036656437,0.0031487576,0.009609282,0.00003471295,0.0015214884,0.0003371654],"genre_scores_gemma":[0.01942043,0.000080534286,0.964119,0.00012135917,0.00031568337,0.014052685,0.000084108004,0.000099948804,0.0017062512],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9955514,0.000636404,0.00094396074,0.0018269112,0.0003992251,0.00064209517],"domain_scores_gemma":[0.9941336,0.0014461819,0.0007986046,0.0020081345,0.0014473012,0.0001661767],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0019268568,0.00061853364,0.0010019401,0.00029026114,0.00021849257,0.0015879859,0.0018430909,0.0011603485,0.000004655392],"category_scores_gemma":[0.00081574044,0.0006135204,0.0004151295,0.00036741103,0.000036670845,0.0007723388,0.0004243589,0.00056728226,0.00000883532],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014137354,0.00055805605,0.000011917958,0.0046688044,0.0008487249,0.000028556273,0.0070866267,0.08874723,0.016728265,0.8519713,0.01633168,0.0128774075],"study_design_scores_gemma":[0.00028099146,0.00024967908,0.000002542788,0.0008851522,0.000037364916,0.000012688629,0.00043160914,0.9119752,0.02994316,0.055135064,0.0002935009,0.00075302325],"about_ca_topic_score_codex":0.00019678203,"about_ca_topic_score_gemma":0.000033844703,"teacher_disagreement_score":0.823228,"about_ca_system_score_codex":0.00062241417,"about_ca_system_score_gemma":0.00078551436,"threshold_uncertainty_score":0.99963164},"labels":[],"label_agreement":null},{"id":"W4238486323","doi":"10.1109/date.2001.915128","title":"Testability trade-offs for BIST RTL data paths: the case for three dimensional design space","year":2002,"lang":"en","type":"article","venue":"Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Testability; Design for testing; Overhead (engineering); Built-in self-test; Computer science; Dissipation; Embedded system; Reliability (semiconductor); Reliability engineering; Power (physics); Computer architecture; Parallel computing; Engineering","score_opus":0.13659100001470234,"score_gpt":0.28653588120508905,"score_spread":0.1499448811903867,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4238486323","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0058787954,0.00027491766,0.98720694,0.0031664863,0.00006247774,0.0026901257,0.00005281422,0.00042785087,0.00023957845],"genre_scores_gemma":[0.84001863,0.000107227825,0.15901154,0.00029183723,0.00006125485,0.0004070483,0.000016987025,0.000023487022,0.000061974235],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99806887,0.00009245643,0.0004931091,0.00076527696,0.00020927015,0.000371024],"domain_scores_gemma":[0.9972946,0.0015259418,0.00025900602,0.00037914386,0.00042020946,0.00012111472],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0023262633,0.00026484134,0.00026276527,0.00014909734,0.0004069969,0.0006054732,0.00051499886,0.00011005951,0.0000116467],"category_scores_gemma":[0.0014343646,0.00020854619,0.00002719038,0.00048240894,0.00015013595,0.0014044907,0.0001639489,0.00014936387,0.0000043529963],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025749844,0.0020423124,0.0072353687,0.002280692,0.000095558265,0.00024768463,0.01057673,0.00008499834,0.052379668,0.26557156,0.18152174,0.4777062],"study_design_scores_gemma":[0.000675245,0.00043129703,0.0009374797,0.0001536248,0.000019151,0.00062414416,0.0000914915,0.9824641,0.0017874287,0.01134191,0.0011701155,0.00030405668],"about_ca_topic_score_codex":0.000025948457,"about_ca_topic_score_gemma":0.000024909436,"teacher_disagreement_score":0.9823791,"about_ca_system_score_codex":0.000038401547,"about_ca_system_score_gemma":0.00006981972,"threshold_uncertainty_score":0.8504267},"labels":[],"label_agreement":null},{"id":"W4239308151","doi":"10.2514/6.iac-04-u.3.a.08","title":"Data Mapping and Clock Synchronization: the Essence of the COTS Software Integration Proces","year":2004,"lang":"en","type":"article","venue":"55th International Astronautical Congress of the International Astronautical Federation, the International Academy of Astronautics, and the International Institute of Space Law","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Space Agency","funders":"","keywords":"Computer science; Synchronization (alternating current); Clock synchronization; Software; Data synchronization; Embedded system; Software engineering; Real-time computing; Operating system; Computer network; Wireless sensor network","score_opus":0.03075877356618588,"score_gpt":0.2783069944345941,"score_spread":0.24754822086840822,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4239308151","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0486283,0.0005516444,0.5732545,0.36284906,0.008514669,0.0021260912,0.0012920515,0.00012155008,0.0026620706],"genre_scores_gemma":[0.9803158,0.00011437452,0.017152501,0.0011402371,0.000566194,0.00006785121,0.000098444696,0.000032571737,0.00051200297],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99296564,0.0002529769,0.0021229293,0.0008557025,0.003386711,0.00041604316],"domain_scores_gemma":[0.9943024,0.0010700051,0.0019937276,0.0010239632,0.001490215,0.0001196993],"candidate_categories":["metaepi_narrow","sts","open_science"],"consensus_categories":[],"category_scores_codex":[0.0021896823,0.00055152416,0.00064031105,0.00020840221,0.0006354898,0.00047762625,0.011234109,0.0002400431,0.000055753164],"category_scores_gemma":[0.0019512263,0.00029939454,0.0003469124,0.00037391062,0.004896329,0.0017513757,0.004704697,0.001021837,0.000003415521],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023464524,0.0002279429,0.0024472333,0.00004129673,0.0008168649,9.454331e-7,0.00035815584,0.0049625067,0.001828889,0.98657787,0.000804469,0.0016991948],"study_design_scores_gemma":[0.009830026,0.00037693977,0.04598235,0.003968602,0.0005298578,0.00062365475,0.0015451486,0.35798037,0.09486811,0.41761312,0.06535428,0.0013275507],"about_ca_topic_score_codex":0.0004297551,"about_ca_topic_score_gemma":0.00030559304,"teacher_disagreement_score":0.93168753,"about_ca_system_score_codex":0.0003200843,"about_ca_system_score_gemma":0.00042570554,"threshold_uncertainty_score":0.9999458},"labels":[],"label_agreement":null},{"id":"W4239851802","doi":"10.1109/ishls.1994.302346","title":"Timing analysis for synthesis in microprocessor interface design","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Interface (matter); Electronic design automation; Inscribed figure; Automation; Microprocessor; Interval arithmetic; Static timing analysis; Embedded system; Computer engineering; Theoretical computer science; Computer architecture; Parallel computing; Mathematics; Engineering","score_opus":0.09633294433291885,"score_gpt":0.2955480413066045,"score_spread":0.19921509697368567,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4239851802","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0007711861,0.00018806079,0.9962161,0.00031357296,0.00002891599,0.0003691153,7.4002907e-7,0.0003572562,0.0017550383],"genre_scores_gemma":[0.55916613,0.0000051931324,0.43991068,0.00005707786,0.0000072313173,0.00014571253,6.9617336e-8,0.0000065392446,0.0007013666],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987207,0.00011287895,0.00032728296,0.00042119552,0.00013817858,0.00027972972],"domain_scores_gemma":[0.9986965,0.0005877614,0.0000893323,0.0005070147,0.0000722001,0.000047172813],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007171277,0.00013476182,0.00028918445,0.00053810206,0.0000454729,0.00013644756,0.0009204809,0.00007497458,0.000064362575],"category_scores_gemma":[0.00016168116,0.000120554796,0.00011301235,0.0012721982,0.00001592248,0.00035871856,0.00008686803,0.00006222916,0.000038680828],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001044528,0.0018689678,0.012525181,0.000952487,0.002862429,0.00014576445,0.027219025,0.027720334,0.2976185,0.053106893,0.09937198,0.47650397],"study_design_scores_gemma":[0.000076422926,0.000040497067,0.000045643596,0.000031790296,0.000033980672,0.0000041544467,0.00003396956,0.6750545,0.3234124,0.00079625496,0.00027595388,0.00019443982],"about_ca_topic_score_codex":0.000046649562,"about_ca_topic_score_gemma":0.000028270955,"teacher_disagreement_score":0.64733416,"about_ca_system_score_codex":0.000076806595,"about_ca_system_score_gemma":0.000009926419,"threshold_uncertainty_score":0.49160817},"labels":[],"label_agreement":null},{"id":"W4241818016","doi":"10.1109/tvlsi.2016.2529040","title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Very-large-scale integration; Computer science; Scale (ratio); Computer architecture; Embedded system; Geography","score_opus":0.014511902391248502,"score_gpt":0.24253111909895483,"score_spread":0.22801921670770633,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241818016","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005239658,0.00012835398,0.9751998,0.00046098183,0.01100074,0.0030581541,0.0009849248,0.002539425,0.0013879319],"genre_scores_gemma":[0.9887494,0.00021366576,0.0037169412,0.0003954328,0.00038994502,0.0019254219,0.00006332912,0.00012363939,0.004422257],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9911046,0.0012490551,0.0026666455,0.0014613642,0.0021272702,0.0013910427],"domain_scores_gemma":[0.9941965,0.00067192107,0.001049925,0.0023271102,0.0012428607,0.00051173003],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.002812322,0.0011952864,0.0012181286,0.0012154407,0.0014480185,0.001435573,0.0015581396,0.0011866018,0.00009581802],"category_scores_gemma":[0.00002963244,0.00094947754,0.001075481,0.0017578426,0.00018083601,0.0076918965,0.0000071878326,0.0012934775,0.0012718529],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0021852546,0.012950713,0.00019716045,0.004196462,0.003433924,0.00010474639,0.09252674,0.09038585,0.31514192,0.03703686,0.15198873,0.28985164],"study_design_scores_gemma":[0.0045930534,0.0017008478,0.000054955395,0.005049086,0.00025798456,0.00034055792,0.009005701,0.6348253,0.32117173,0.000261649,0.019969806,0.0027693426],"about_ca_topic_score_codex":0.00048232047,"about_ca_topic_score_gemma":0.00067662937,"teacher_disagreement_score":0.9835097,"about_ca_system_score_codex":0.0019975007,"about_ca_system_score_gemma":0.0004198507,"threshold_uncertainty_score":0.99985194},"labels":[],"label_agreement":null},{"id":"W4242762119","doi":"10.2118/2008-073","title":"Analysis of Threaded Connection Reliability for Compression Applications","year":2008,"lang":"en","type":"article","venue":"Canadian International Petroleum Conference","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"BP (Canada)","funders":"","keywords":"Computer science; Reliability (semiconductor); Reliability engineering; Connection (principal bundle); Compression (physics); Materials science; Engineering; Structural engineering; Composite material","score_opus":0.03934225804929934,"score_gpt":0.2807013324026511,"score_spread":0.24135907435335177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242762119","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.058807813,0.000019684467,0.9325532,0.00071580335,0.00019128497,0.00030697606,0.0001154926,0.00010216367,0.0071875826],"genre_scores_gemma":[0.9856945,0.0000112913,0.013449662,0.00009339385,0.00003836093,0.00029114238,0.00007047156,0.0000056423323,0.0003455118],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99877596,0.00004937995,0.00036251318,0.0003779003,0.00025126347,0.00018297917],"domain_scores_gemma":[0.9981467,0.00017706167,0.00019996121,0.00054520986,0.00075906597,0.00017195936],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024963228,0.00010902811,0.00024178793,0.00074037554,0.00013698508,0.000044223045,0.0010186062,0.000083189196,0.000051821145],"category_scores_gemma":[0.00009302276,0.00011515848,0.00014378718,0.00048052726,0.000070465314,0.00027589966,0.000046373523,0.00008510512,0.0000065209774],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032949465,0.00014857943,0.065992646,0.00005197961,0.00082992075,0.0000085177,0.00094645075,0.0106808515,0.008277787,0.9046877,0.0047065415,0.0036361015],"study_design_scores_gemma":[0.00038294846,0.00009346942,0.042759847,0.00003937738,0.0000922831,0.00001973163,0.000050422088,0.9094703,0.0071638194,0.009785543,0.029803691,0.00033853922],"about_ca_topic_score_codex":0.017934056,"about_ca_topic_score_gemma":0.016535511,"teacher_disagreement_score":0.92688674,"about_ca_system_score_codex":0.00027579442,"about_ca_system_score_gemma":0.0004628558,"threshold_uncertainty_score":0.9886056},"labels":[],"label_agreement":null},{"id":"W4243129105","doi":"10.1109/aspdac.2005.1466217","title":"Scalable interprocedural register allocation for high level synthesis","year":2005,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Register allocation; Speedup; Scalability; Parallel computing; Relation (database); Branch predictor; Theoretical computer science; Programming language; Compiler","score_opus":0.03924881455436664,"score_gpt":0.24645044981976824,"score_spread":0.20720163526540158,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243129105","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012333405,0.00011833222,0.9720211,0.0050926465,0.00023034737,0.0022905043,0.000032376367,0.0007435486,0.0071377107],"genre_scores_gemma":[0.81118655,0.000017192635,0.18372016,0.00008835478,0.00010145935,0.00041012024,0.00000259307,0.000029600837,0.004443979],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9972078,0.0000742738,0.00087257114,0.000691535,0.00057067844,0.0005831318],"domain_scores_gemma":[0.99758065,0.00021465652,0.0008982252,0.0004463548,0.00072353485,0.0001365837],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0018108336,0.00039271684,0.00052259,0.00033720417,0.00030569854,0.0005386045,0.0012900257,0.00026192373,0.000029076724],"category_scores_gemma":[0.0003880589,0.00031053825,0.00013913782,0.00034002552,0.00017573131,0.0014721516,0.00018335819,0.0001931958,0.000028477576],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032137978,0.00060957397,0.0020770812,0.001702761,0.0004458288,0.0000010439941,0.023258086,0.00013969936,0.124493614,0.60713273,0.15813573,0.08168249],"study_design_scores_gemma":[0.0014586853,0.0003270949,0.0028456042,0.0017589569,0.00022268451,0.000098094184,0.0036189707,0.4743777,0.47611544,0.0329673,0.0047012367,0.0015082485],"about_ca_topic_score_codex":0.000010721443,"about_ca_topic_score_gemma":0.000003633171,"teacher_disagreement_score":0.79885316,"about_ca_system_score_codex":0.00014468486,"about_ca_system_score_gemma":0.0002260712,"threshold_uncertainty_score":0.9999347},"labels":[],"label_agreement":null},{"id":"W4243152329","doi":"10.32920/ryerson.14654814","title":"Self-Restoration Mechanism for Run-Time Reconfigurable Data-Stream Processors","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Data scrubbing; Virtex; Embedded system; Degradation (telecommunications); Operating system; Telecommunications","score_opus":0.05146514785449329,"score_gpt":0.29443913210809275,"score_spread":0.24297398425359945,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243152329","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00020939142,0.00016307161,0.9799885,0.00062046736,0.0008262569,0.0023370902,0.00006971186,0.0032077283,0.012577793],"genre_scores_gemma":[0.015439202,0.000073260344,0.97573745,0.00028106113,0.0002565679,0.0011078131,0.00091351423,0.00006396333,0.006127154],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9962712,0.00020850719,0.000745005,0.0018387227,0.00050166313,0.00043492118],"domain_scores_gemma":[0.9939505,0.00017504845,0.00056545145,0.004288925,0.000889763,0.00013034038],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0014217086,0.00045785165,0.00063696573,0.00021649439,0.00014928081,0.0013014897,0.004650712,0.00062080653,0.000053048],"category_scores_gemma":[0.00021125225,0.0004511171,0.00013657084,0.00027401984,0.000015150935,0.0013582635,0.0017534182,0.00041605128,0.00006729494],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028370714,0.0010268507,0.000013657413,0.008176286,0.0010485662,0.0000994435,0.0053544883,0.0002284248,0.031515483,0.6639173,0.26460692,0.023984207],"study_design_scores_gemma":[0.0002724931,0.00016284439,0.0000011503267,0.0005014532,0.000081242346,0.00004670941,0.000073280265,0.66514975,0.22600198,0.09897927,0.0076124463,0.00111741],"about_ca_topic_score_codex":0.00016359313,"about_ca_topic_score_gemma":0.00006270179,"teacher_disagreement_score":0.6649213,"about_ca_system_score_codex":0.00021204898,"about_ca_system_score_gemma":0.0010353022,"threshold_uncertainty_score":0.99979407},"labels":[],"label_agreement":null},{"id":"W4243315213","doi":"10.1109/dac.2018.8465799","title":"An Architecture-Agnostic Integer Linear Programming Approach to CGRA Mapping","year":2018,"lang":"en","type":"article","venue":"2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Architecture; Computer architecture; Integer programming; Parallel computing; Integer (computer science); Set (abstract data type); Linear programming; Programming language; Algorithm","score_opus":0.09188084650747681,"score_gpt":0.3160060538151676,"score_spread":0.2241252073076908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243315213","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004086748,0.000027203114,0.9852208,0.0005847565,0.0009367045,0.0028347438,0.000007847772,0.0038731475,0.0024280355],"genre_scores_gemma":[0.4790271,0.000002382917,0.51937187,0.00051059615,0.0004038776,0.00044642837,0.000016227914,0.000051796273,0.00016973083],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9936467,0.0011224367,0.0011965295,0.0016909332,0.0011016475,0.0012417836],"domain_scores_gemma":[0.9940302,0.0005432035,0.0005962786,0.0031252836,0.001064104,0.00064093963],"candidate_categories":["metaepi_narrow","scholarly_communication","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0026242023,0.00076001574,0.000736952,0.0010328004,0.000529895,0.001233414,0.0044819615,0.00043186257,0.000056616802],"category_scores_gemma":[0.0010542466,0.0007180451,0.00015986217,0.0017328984,0.00029595388,0.0016348561,0.00042757427,0.00055560056,0.00080975523],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021990782,0.0020682013,0.0007581626,0.0009428681,0.0004079404,0.000102732374,0.07718537,0.005056264,0.24808079,0.08560627,0.045761168,0.5338103],"study_design_scores_gemma":[0.0006268617,0.0017089929,0.0007166843,0.00065166276,0.000034491077,0.00018826716,0.00027885125,0.90842056,0.06443999,0.012242595,0.008996555,0.0016945142],"about_ca_topic_score_codex":0.00011436662,"about_ca_topic_score_gemma":0.000023026098,"teacher_disagreement_score":0.9033643,"about_ca_system_score_codex":0.0002672644,"about_ca_system_score_gemma":0.00055898854,"threshold_uncertainty_score":0.99996823},"labels":[],"label_agreement":null},{"id":"W4243919580","doi":"10.1186/1687-3963-2006-069484","title":"Signal Processing with Teams of Embedded Workhorse Processors","year":2006,"lang":"en","type":"article","venue":"EURASIP Journal on Embedded Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Computer architecture; Signal processing; SIGNAL (programming language); Embedded system; Computer hardware; Digital signal processing; Programming language","score_opus":0.01109470940657199,"score_gpt":0.24147337343423653,"score_spread":0.23037866402766455,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243919580","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08269058,0.0018806081,0.8951765,0.00016969789,0.0006817088,0.00132516,0.0000063159887,0.0009392515,0.0171302],"genre_scores_gemma":[0.97429234,0.0000114225095,0.023531634,0.00006585836,0.00073948514,0.0000785283,0.0000028274123,0.000097140204,0.0011807365],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99319726,0.0009182525,0.0019339101,0.00083978503,0.0021631753,0.00094762124],"domain_scores_gemma":[0.9950208,0.00027259847,0.002271872,0.000998897,0.0010910381,0.00034478953],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0030507923,0.0006797278,0.0010912433,0.00083983096,0.00041814343,0.000967186,0.0021752452,0.00028011118,0.000014768943],"category_scores_gemma":[0.000067153946,0.0004977072,0.00024128011,0.0016796684,0.00017109835,0.0015204846,0.000111822614,0.00096530607,0.000043778055],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.003397637,0.009415832,0.035370864,0.00955682,0.0019781198,0.010785927,0.04444741,0.1562116,0.22294219,0.22678392,0.115973964,0.16313574],"study_design_scores_gemma":[0.018183758,0.018012801,0.0041323216,0.04403113,0.00062115915,0.0514023,0.017377242,0.4959276,0.29814515,0.018915225,0.020952892,0.0122984275],"about_ca_topic_score_codex":0.000049483726,"about_ca_topic_score_gemma":0.0000063892276,"teacher_disagreement_score":0.8916018,"about_ca_system_score_codex":0.00030071524,"about_ca_system_score_gemma":0.0006388058,"threshold_uncertainty_score":0.99974746},"labels":[],"label_agreement":null},{"id":"W4244493900","doi":"10.1017/cbo9781316162651.022","title":"System-level design","year":2015,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science","score_opus":0.10241683942811702,"score_gpt":0.22947655493575334,"score_spread":0.1270597155076363,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244493900","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[1.2894408e-7,0.00018013187,0.4682692,0.0000043192167,0.00027037476,0.00055630517,0.00005813462,0.001055818,0.52960557],"genre_scores_gemma":[0.000415409,0.000013692575,0.03807926,0.000026809275,0.00013646152,0.0000032493997,0.000010106517,0.00006973997,0.9612453],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99721396,0.00022721088,0.0003697002,0.0009928327,0.00074441615,0.0004518921],"domain_scores_gemma":[0.9964135,0.00013508786,0.00048986374,0.0020074195,0.0005760642,0.00037801045],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00068620755,0.0006067961,0.00072667253,0.00041409148,0.00018606122,0.00017027851,0.0031807877,0.0007123146,8.167589e-7],"category_scores_gemma":[0.000014648861,0.00070598535,0.0002511043,0.000021204909,0.00016059203,0.00032497477,0.0012125138,0.0005694452,0.00009401586],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015048806,0.000003860917,5.711473e-8,0.00011483472,0.0000749466,0.00069210277,0.000044201322,0.0000039227984,0.000039623606,0.78614944,0.21204956,0.00081238523],"study_design_scores_gemma":[0.00044992293,0.00014456916,4.269267e-7,0.00068974285,0.0001096134,0.0002083767,0.000021102333,0.0022483957,0.0011687602,0.00014512513,0.9938422,0.00097180856],"about_ca_topic_score_codex":0.00013099342,"about_ca_topic_score_gemma":5.9392863e-7,"teacher_disagreement_score":0.78600436,"about_ca_system_score_codex":0.0010495814,"about_ca_system_score_gemma":0.0004954522,"threshold_uncertainty_score":0.99953914},"labels":[],"label_agreement":null},{"id":"W4244922563","doi":"10.1017/cbo9781316162651.002","title":"The digital abstraction","year":2015,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Abstraction; Computer science; Programming language; Epistemology; Philosophy","score_opus":0.03822641742769643,"score_gpt":0.21704766413871568,"score_spread":0.17882124671101923,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244922563","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000014234631,0.00020096159,0.059233524,0.000022529846,0.00039024063,0.00036461643,0.00004124867,0.00063720887,0.93910825],"genre_scores_gemma":[0.0016609693,0.000034166602,0.00043485663,0.000013401306,0.000117155556,9.646742e-7,0.000008625563,0.000027547208,0.9977023],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99856496,0.000035191664,0.00020407667,0.00047354723,0.0004664884,0.0002557563],"domain_scores_gemma":[0.99793345,0.00013139127,0.00031639275,0.0011862207,0.00027167014,0.00016087326],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00024845035,0.00029431932,0.00024355689,0.000110671295,0.00027057788,0.0004316476,0.001859532,0.00031949414,3.0270212e-7],"category_scores_gemma":[0.000015071845,0.00026829002,0.00016364592,0.00000901909,0.00017331145,0.00038896967,0.0006890317,0.00046654223,0.000053151398],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000845311,0.000002201288,1.0478339e-7,0.000009826439,0.00003667493,0.00011149627,0.000018737292,6.5334103e-7,0.000008704941,0.8327963,0.15847383,0.008533013],"study_design_scores_gemma":[0.00011858707,0.00004426529,0.0000010474246,0.00006439517,0.000020134548,0.000050688082,0.000009853664,0.00017496757,0.00016487876,0.0003634218,0.99869126,0.00029648317],"about_ca_topic_score_codex":0.00003819446,"about_ca_topic_score_gemma":0.0000010435951,"teacher_disagreement_score":0.8402174,"about_ca_system_score_codex":0.0003568908,"about_ca_system_score_gemma":0.00018050286,"threshold_uncertainty_score":0.99997693},"labels":[],"label_agreement":null},{"id":"W4244938795","doi":"10.1109/dac.2003.1219137","title":"Design of a 17-million gate network processor using a design factory","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Factory (object-oriented programming); Computer science; Network processor; Computer network; Programming language","score_opus":0.08659970242603296,"score_gpt":0.2826864506209027,"score_spread":0.19608674819486974,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244938795","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0039279214,0.00016491818,0.9879499,0.000095387266,0.0006842845,0.0042614127,0.000005702103,0.0023275232,0.0005829722],"genre_scores_gemma":[0.2687608,0.00010347369,0.72988594,0.00019592998,0.00021795451,0.0005129004,0.0000052599758,0.00010152744,0.00021622861],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9931157,0.00038791663,0.0019016666,0.0016030765,0.001536545,0.001455072],"domain_scores_gemma":[0.99096185,0.0003291145,0.0020879656,0.0008220287,0.0053691287,0.00042989134],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0038415676,0.0010298877,0.001212255,0.0007107625,0.00046193018,0.00081688684,0.002524805,0.00066515873,0.000045451518],"category_scores_gemma":[0.00090889435,0.0010431359,0.00016355683,0.0035141422,0.00027494237,0.0036068156,0.0002163036,0.0005211868,0.00015582787],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023430164,0.00050126365,0.00014285052,0.0010068134,0.00022322449,0.00003856445,0.008870601,0.12495776,0.8289344,0.016419731,0.014794486,0.00387602],"study_design_scores_gemma":[0.0009161667,0.0006522014,0.000043452488,0.001208718,0.00006909372,0.00011927588,0.0001151324,0.72808886,0.2548965,0.012790476,0.00006881161,0.0010313038],"about_ca_topic_score_codex":0.00006593804,"about_ca_topic_score_gemma":0.000001540465,"teacher_disagreement_score":0.6031311,"about_ca_system_score_codex":0.00087704556,"about_ca_system_score_gemma":0.0030951828,"threshold_uncertainty_score":0.9992019},"labels":[],"label_agreement":null},{"id":"W4245156829","doi":"10.1109/icppw.2004.1328063","title":"Nicarus: A distributed verilog compiler","year":2005,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Compiler; Computer science; Speedup; Verilog; Parallel computing; Compiler correctness; Overhead (engineering); Process (computing); Software; Computer architecture; Optimizing compiler; Programming language; Embedded system; Field-programmable gate array","score_opus":0.016478396830681,"score_gpt":0.2555109113542436,"score_spread":0.23903251452356258,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245156829","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00090345985,0.000065897206,0.9622966,0.0014670347,0.0000913481,0.00015582367,0.0000035738362,0.0015134135,0.033502873],"genre_scores_gemma":[0.7771669,0.0000036425429,0.22133386,0.0007007752,0.0000836157,0.000021540813,0.0000036705858,0.0000062503477,0.00067972427],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99898803,0.000065820146,0.00022721957,0.00028121672,0.00020394528,0.00023378278],"domain_scores_gemma":[0.99900675,0.000059272003,0.00005244491,0.0007376815,0.000060905,0.00008293424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002355571,0.000107996,0.00014472807,0.00005458052,0.00005197593,0.00010649078,0.00094619504,0.000063147585,0.00008251249],"category_scores_gemma":[0.000019682204,0.00009106676,0.000054589884,0.0002611234,0.000027457274,0.0004319778,0.00021440162,0.000091320246,0.00045684652],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000045874763,0.00013930738,0.00068314426,0.000011638807,0.000027364806,0.000017665141,0.00035026643,0.000045448403,0.005590597,0.54780805,0.4027755,0.042546403],"study_design_scores_gemma":[0.00067422434,0.00021591657,0.0026857608,0.000051704024,0.000007572115,0.00012403069,0.000029894214,0.13268037,0.0818539,0.011002948,0.7698637,0.000809952],"about_ca_topic_score_codex":0.000020856021,"about_ca_topic_score_gemma":0.000010813374,"teacher_disagreement_score":0.7762635,"about_ca_system_score_codex":0.00007008258,"about_ca_system_score_gemma":0.000029994153,"threshold_uncertainty_score":0.58719903},"labels":[],"label_agreement":null},{"id":"W4245328478","doi":"10.32920/ryerson.14664399","title":"A Delta diagram synthesis for IoT optimization with grey wolf driven multi-objective automation","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; Brock University","funders":"","keywords":"Computer science; Exploit; Distributed computing; Smart objects; Automation; Domain (mathematical analysis); Process (computing); Sequence diagram; Particle swarm optimization; Internet of Things; Embedded system; Algorithm; Unified Modeling Language; Engineering; Computer security","score_opus":0.02643247327682159,"score_gpt":0.27408054671551285,"score_spread":0.24764807343869127,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245328478","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000607512,0.000060944425,0.9933425,0.00022916748,0.00028588434,0.0028189633,0.000020309537,0.002166619,0.00046808764],"genre_scores_gemma":[0.18105333,0.000015740241,0.8157022,0.00006527551,0.000059681617,0.0028424119,0.000054227865,0.000047987443,0.00015917006],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997102,0.0003413834,0.0005383411,0.0012263439,0.0004393473,0.00035255047],"domain_scores_gemma":[0.9964357,0.00046498075,0.000542013,0.0014017894,0.0010483688,0.00010711827],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005650365,0.00044615075,0.0006022531,0.0003366633,0.00014563034,0.0008374558,0.0012262849,0.00048294655,0.000014145459],"category_scores_gemma":[0.00042802712,0.00038788014,0.00019729768,0.00040055308,0.00004341114,0.00044191247,0.00078536035,0.00030233111,0.000003568351],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000057826874,0.00079295767,0.0008756658,0.0016423839,0.0009295222,0.00006623174,0.009386162,0.89088583,0.0007991615,0.015139685,0.0019199541,0.077504635],"study_design_scores_gemma":[0.00020848298,0.00009616167,0.00019134166,0.0006420193,0.00005231204,0.000017053882,0.00010159179,0.9817998,0.01593981,0.00042436525,0.000012576642,0.0005144971],"about_ca_topic_score_codex":0.00036276728,"about_ca_topic_score_gemma":0.00032756198,"teacher_disagreement_score":0.18044582,"about_ca_system_score_codex":0.00038061303,"about_ca_system_score_gemma":0.0006111357,"threshold_uncertainty_score":0.9998573},"labels":[],"label_agreement":null},{"id":"W4245580698","doi":"10.1109/date.2007.364403","title":"Seamless Hardware/Software Performance Co-Monitoring in a Codesign Simulation Environment with RTOS Support","year":2007,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Polytechnique Montréal","funders":"","keywords":"Computer science; Debugging; SystemC; Embedded system; Software; Embedded software; Co-simulation; Real-time operating system; Computer hardware; Computer architecture; Operating system","score_opus":0.027489742176580314,"score_gpt":0.2795363664217608,"score_spread":0.2520466242451805,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245580698","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.118682645,0.000013107363,0.87869793,0.000012921551,0.000050942417,0.00046564828,6.173376e-7,0.000480711,0.0015954489],"genre_scores_gemma":[0.8366791,0.000006354877,0.16278641,0.000035588444,0.00004274349,0.000035482186,0.0000016317954,0.00001688268,0.00039582283],"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981065,0.000062646715,0.00039265907,0.00045159788,0.0005534053,0.00043323557],"domain_scores_gemma":[0.99903363,0.00018788099,0.00012162259,0.00050999835,0.00004197211,0.000104886676],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012119774,0.00019994803,0.00020783738,0.00021504315,0.000081579354,0.00008767064,0.0005727711,0.00009877336,0.000021911424],"category_scores_gemma":[0.000012288169,0.00017246637,0.00002797691,0.00027496536,0.000033849235,0.00080952665,0.00008796749,0.00017217606,0.00006618296],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012010937,0.00028170604,0.8441564,0.00019172586,0.000032474014,0.0003275036,0.003758414,0.057037693,0.008343643,0.0013418777,0.00028949697,0.084118955],"study_design_scores_gemma":[0.0016514686,0.0014412538,0.22433619,0.00046651872,0.000011844575,0.00010818629,0.00023038167,0.18317059,0.5834639,0.00021508327,0.0034603018,0.001444269],"about_ca_topic_score_codex":0.000026586604,"about_ca_topic_score_gemma":0.0000059834865,"teacher_disagreement_score":0.7179964,"about_ca_system_score_codex":0.00029045567,"about_ca_system_score_gemma":0.00005836644,"threshold_uncertainty_score":0.70329744},"labels":[],"label_agreement":null},{"id":"W4245640387","doi":"10.32920/14640150.v1","title":"Run-Time Mitigation of Power Budget Variations and Hardware Faults by Structural Adaptation of FPGA-Based Multi-Modal SoPC","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Control reconfiguration; Field-programmable gate array; Embedded system; Computer science; Task (project management); Power budget; Process (computing); Adaptation (eye); Reconfigurable computing; Power (physics); Computer hardware; Electric power system; Engineering","score_opus":0.01489748031364767,"score_gpt":0.26010286238373664,"score_spread":0.24520538207008896,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245640387","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0605954,0.00016183747,0.9375499,0.0002085416,0.00021188201,0.0006941834,0.00016524112,0.00024174,0.00017129409],"genre_scores_gemma":[0.6366574,0.0000026312034,0.36290264,0.000034765075,0.000009902345,0.000035596826,0.00022362462,0.000013368757,0.000120048375],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99751073,0.00031737008,0.000800578,0.00066875335,0.0005176552,0.00018488691],"domain_scores_gemma":[0.9972938,0.0001763146,0.000779035,0.0008708928,0.00079983234,0.00008014741],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00039140266,0.00029445987,0.00052974443,0.00023228754,0.00006156599,0.000115372604,0.000644469,0.00037360855,0.00004224408],"category_scores_gemma":[0.00012812651,0.00029488915,0.00013988145,0.00024097195,0.000077372955,0.00040144124,0.00044148526,0.00026097053,0.0000015679448],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000115813076,0.0010825784,0.004001298,0.004949841,0.0011568868,0.000035817015,0.042678125,0.04471984,0.8063408,0.05791324,0.0070666904,0.029939042],"study_design_scores_gemma":[0.00045561275,0.00008977461,0.002536118,0.0003054336,0.000026794882,0.0000041744293,0.00011937068,0.8434208,0.15142356,0.0012751934,0.000012774527,0.0003303829],"about_ca_topic_score_codex":0.00081554666,"about_ca_topic_score_gemma":0.000054670894,"teacher_disagreement_score":0.798701,"about_ca_system_score_codex":0.00008514462,"about_ca_system_score_gemma":0.00037607827,"threshold_uncertainty_score":0.99995035},"labels":[],"label_agreement":null},{"id":"W4246775085","doi":"10.1145/611819.611820","title":"Architectures and algorithms for synthesizable embedded programmable logic cores","year":2003,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Programmable logic device; Computer science; Simple programmable logic device; Programmable Array Logic; Application-specific integrated circuit; Programmable logic array; Overhead (engineering); Computer architecture; Logic synthesis; Logic gate; Embedded system; Logic optimization; Logic family; Task (project management); Algorithm; Engineering","score_opus":0.0371157982109852,"score_gpt":0.29012102195419764,"score_spread":0.25300522374321244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246775085","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00093837455,0.00039133627,0.9839014,0.00013957795,0.0000978053,0.0010453012,0.0000015072767,0.00086805923,0.012616665],"genre_scores_gemma":[0.17394193,0.000007645551,0.8236935,0.00024030305,0.000023958888,0.00033852077,6.1191446e-7,0.000015941872,0.0017375604],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9985161,0.0001367023,0.00024360187,0.00049278873,0.00018381949,0.00042702007],"domain_scores_gemma":[0.9988226,0.0003612116,0.00008299675,0.00053701404,0.00008631475,0.00010980838],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007525672,0.00018850737,0.00025441858,0.00011472225,0.00014509671,0.00026629269,0.00048646133,0.000091666254,0.000011980464],"category_scores_gemma":[0.0002157277,0.00014389263,0.00006280516,0.00021131498,0.00006675326,0.00015392478,0.00007710039,0.00008150325,0.000006616239],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008963097,0.00010162494,0.00019694277,0.00014452357,0.000040637,0.000013595925,0.0005380016,0.00004705012,0.004784406,0.9286757,0.0062894425,0.059159074],"study_design_scores_gemma":[0.0006542738,0.0008014643,0.000056978428,0.00007749474,0.000017213815,0.00029911447,0.000117084826,0.062679194,0.34496245,0.5530534,0.036504224,0.00077710225],"about_ca_topic_score_codex":0.000028001237,"about_ca_topic_score_gemma":0.000008496243,"teacher_disagreement_score":0.37562233,"about_ca_system_score_codex":0.000021780455,"about_ca_system_score_gemma":0.00005150133,"threshold_uncertainty_score":0.5867771},"labels":[],"label_agreement":null},{"id":"W4247122681","doi":"10.1017/cbo9781316162651.019","title":"Microcode","year":2015,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Microcode; Computer science; Computer hardware","score_opus":0.0460671372104481,"score_gpt":0.22203861544565223,"score_spread":0.17597147823520415,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247122681","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000010816084,0.0003212192,0.14837655,0.000012995272,0.00024036145,0.00045909808,0.000056872657,0.00095508643,0.8495767],"genre_scores_gemma":[0.00013924562,0.000028055138,0.010335127,0.000060821752,0.000112401256,0.000001172787,0.000011711293,0.00004770457,0.9892638],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99810404,0.000070722985,0.00024395292,0.0007786397,0.00045995644,0.00034268553],"domain_scores_gemma":[0.997424,0.0000537466,0.000314001,0.0015624028,0.00036836672,0.0002774795],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00026326132,0.00044250902,0.0004934378,0.0002915084,0.00011843463,0.00011754867,0.0026039954,0.00053344097,0.0000013475563],"category_scores_gemma":[0.0000073800697,0.0005319445,0.00021607759,0.000012605556,0.0001479722,0.0002452694,0.0012716643,0.0005139383,0.000074163996],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000063480343,0.0000031698835,1.0956752e-7,0.000032362434,0.00004101507,0.00033381974,0.000037124864,3.3166933e-7,0.0001124003,0.72319496,0.2751658,0.0010725678],"study_design_scores_gemma":[0.00024417823,0.00005903363,3.0999678e-7,0.00016934982,0.000042465268,0.00006978337,0.000004359361,0.00016781574,0.0014226086,0.00027948202,0.99698484,0.00055575505],"about_ca_topic_score_codex":0.0000932719,"about_ca_topic_score_gemma":0.0000012002963,"teacher_disagreement_score":0.7229155,"about_ca_system_score_codex":0.00044659822,"about_ca_system_score_gemma":0.00027885285,"threshold_uncertainty_score":0.9997132},"labels":[],"label_agreement":null},{"id":"W4247622642","doi":"10.32920/ryerson.14653857.v1","title":"A rapid design space exploration approach for multi-objective optimization of DSP filter designs","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Design space exploration; Computer science; Digital signal processing; Process (computing); High-level synthesis; Design process; Resource (disambiguation); Filter (signal processing); Architecture; Embedded system; Computer architecture; Computer engineering; Field-programmable gate array; Computer hardware; Work in process; Engineering","score_opus":0.19308010396781486,"score_gpt":0.3163942160850191,"score_spread":0.12331411211720425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247622642","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000005899993,0.00029038766,0.9932614,0.00007460076,0.00029725902,0.0045680474,0.000010296315,0.00066424377,0.0008278895],"genre_scores_gemma":[0.019879539,0.000083464525,0.97686005,0.00005359025,0.00007488784,0.0024868972,0.00012264356,0.00005553079,0.00038342006],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9962714,0.00092638144,0.0007745519,0.0012471271,0.000440477,0.00034012],"domain_scores_gemma":[0.99619246,0.00032615277,0.00074942264,0.0015049413,0.001137479,0.00008952018],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015937482,0.00046013948,0.00073167344,0.00039846622,0.00009125594,0.00038108378,0.0012786258,0.0005706358,0.000014486049],"category_scores_gemma":[0.00026334444,0.00045020375,0.00029409575,0.00043912893,0.00005316111,0.0009855756,0.00080217887,0.0003219192,0.000001271122],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051339786,0.00051236764,0.000006647148,0.0008764198,0.00022513473,0.0000045910783,0.008864383,0.9686701,0.0061956323,0.0074800816,0.0029948698,0.0041184165],"study_design_scores_gemma":[0.00031164885,0.00016964016,0.0000021924836,0.00015243524,0.000028415414,0.000005272432,0.00033153754,0.8270332,0.17067964,0.0008923131,0.000008415973,0.0003852855],"about_ca_topic_score_codex":0.00006803832,"about_ca_topic_score_gemma":0.0000032811784,"teacher_disagreement_score":0.16448401,"about_ca_system_score_codex":0.00020955765,"about_ca_system_score_gemma":0.00051783706,"threshold_uncertainty_score":0.99979496},"labels":[],"label_agreement":null},{"id":"W4248032177","doi":"10.1007/978-1-4614-6170-8_100435","title":"W3C XML Path Language","year":2014,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"XML; Computer science; Programming language; Path (computing); World Wide Web","score_opus":0.013732683254749358,"score_gpt":0.23269593307367092,"score_spread":0.21896324981892157,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4248032177","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[3.1027437e-7,0.00018840516,0.4618898,0.000054809574,0.00016604511,0.00016523055,0.0000019011356,0.0010056676,0.5365278],"genre_scores_gemma":[0.001959447,0.000020591038,0.074562296,0.0006964567,0.00028279808,0.000015641082,0.0000063059365,0.000052827152,0.92240363],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9983103,0.00003669492,0.00036036363,0.0006057571,0.0004333297,0.00025354198],"domain_scores_gemma":[0.9977681,0.00009032124,0.00021881475,0.0017324878,0.000081313105,0.000108945045],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00041580744,0.0003477429,0.0004242034,0.0001852529,0.000043907,0.00015158302,0.0016525945,0.00040279026,0.00027757036],"category_scores_gemma":[0.000014244103,0.00029497955,0.0001695166,0.00002908842,0.000037307665,0.00011944564,0.00040635603,0.00031675835,0.0015725575],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.2619727e-7,0.000002129026,4.5235288e-7,0.000029097862,0.000012959237,0.00005076197,0.00014828394,7.089977e-8,0.0001267643,0.92472064,0.056970913,0.01793761],"study_design_scores_gemma":[0.00013811974,0.0001789664,0.0000017216128,0.0004033139,0.000015868138,0.00010702936,0.000006041925,0.0013954511,0.002636873,0.111366086,0.8827105,0.0010400288],"about_ca_topic_score_codex":0.000038534352,"about_ca_topic_score_gemma":0.000012359466,"teacher_disagreement_score":0.82573956,"about_ca_system_score_codex":0.000069484886,"about_ca_system_score_gemma":0.0000599441,"threshold_uncertainty_score":0.99995023},"labels":[],"label_agreement":null},{"id":"W4248348138","doi":"10.1145/500050.500052","title":"Methods for optimizing register placement in synchronous circuits derived using software pipelining techniques","year":2001,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Software pipelining; Computer science; Schedule; Register allocation; Parallel computing; Electronic circuit; Time complexity; Shift register; Integer (computer science); Software; Linear programming; Algorithm; Compiler","score_opus":0.08099842134840811,"score_gpt":0.38249111540384556,"score_spread":0.30149269405543744,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4248348138","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009935014,0.0002272902,0.9935704,0.00008903513,0.00015207098,0.0012531057,5.3063656e-7,0.0015413718,0.0021726992],"genre_scores_gemma":[0.030699618,0.00001977992,0.9682441,0.00037265444,0.00006451503,0.00029729243,0.0000014527742,0.000038476468,0.00026213677],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99747443,0.00033504507,0.00069513894,0.00070505374,0.00020357379,0.00058675243],"domain_scores_gemma":[0.9981661,0.0005014791,0.0002459889,0.0008310083,0.00016171711,0.0000936932],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002423893,0.00027831865,0.00043089257,0.00041368042,0.00013963743,0.0002298114,0.00095365563,0.00018235296,0.000011769639],"category_scores_gemma":[0.0002293233,0.00027490617,0.00011167428,0.00048874144,0.0000370444,0.0007182436,0.00030568312,0.00017606263,0.0000023267648],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024478257,0.0001516001,0.0008376938,0.00020167902,0.000046057237,0.00007611763,0.0029084987,0.0011007561,0.22957644,0.0049488014,0.0008426341,0.7592853],"study_design_scores_gemma":[0.0008692148,0.00042357936,0.000048381742,0.00091285934,0.000022261425,0.000395619,0.000356347,0.48653013,0.49834573,0.0061326693,0.004758971,0.0012042295],"about_ca_topic_score_codex":0.000112383816,"about_ca_topic_score_gemma":0.000013816986,"teacher_disagreement_score":0.758081,"about_ca_system_score_codex":0.0004309653,"about_ca_system_score_gemma":0.00012985732,"threshold_uncertainty_score":0.9999703},"labels":[],"label_agreement":null},{"id":"W4249320635","doi":"10.32920/ryerson.14652543.v1","title":"Design and implementation of portable and configurable RISC processor architecture","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Microprocessor; Embedded system; Computer science; Pipeline (software); Software portability; Field-programmable gate array; Application-specific integrated circuit; Reduced instruction set computing; Computer architecture; Computer hardware; Design flow; ARM architecture; Software; Instruction set; Operating system","score_opus":0.020177705245307796,"score_gpt":0.29192309953241447,"score_spread":0.27174539428710665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249320635","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007596424,0.001096693,0.9883551,0.00019338197,0.00006312065,0.0010365656,0.0000036568576,0.00019337947,0.0014616671],"genre_scores_gemma":[0.46026444,0.00012770036,0.5389906,0.00006414989,0.00001493224,0.00014299914,0.000009295352,0.000013385055,0.00037246555],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99832577,0.0001811882,0.0004246143,0.00061984995,0.0002521786,0.00019642877],"domain_scores_gemma":[0.9987349,0.00010602373,0.00034007384,0.0005449492,0.00020451026,0.00006957948],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007001674,0.00021699157,0.00040126682,0.00014247527,0.000046767986,0.00029907387,0.00041646944,0.00017422656,0.000040832496],"category_scores_gemma":[0.000017241244,0.00019293919,0.000031966592,0.00013519,0.00004328764,0.00020759866,0.0006206521,0.00024155586,4.4039913e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000979858,0.0005363318,0.012542843,0.029997643,0.0013323089,0.00036594374,0.071475305,0.0056874137,0.34925088,0.10627008,0.036257293,0.38618594],"study_design_scores_gemma":[0.0005528077,0.000274699,0.0009932151,0.0006477144,0.000057856392,0.00018149841,0.000989695,0.016371291,0.9347334,0.04395883,0.0004590761,0.00077995245],"about_ca_topic_score_codex":0.0006526013,"about_ca_topic_score_gemma":0.000053144693,"teacher_disagreement_score":0.5854825,"about_ca_system_score_codex":0.00002054106,"about_ca_system_score_gemma":0.0003044777,"threshold_uncertainty_score":0.78678316},"labels":[],"label_agreement":null},{"id":"W4249703131","doi":"10.1109/hsc.1994.336715","title":"Flexible modeling environment for embedded systems design","year":2002,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Computer science; Software; Set (abstract data type); Code (set theory); Embedded system; Embedded software; Design cycle; Instruction set; Computer architecture; Programming language; Systems engineering","score_opus":0.13170148871144033,"score_gpt":0.25480898034996574,"score_spread":0.12310749163852541,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249703131","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000019662568,0.0005108543,0.9908316,0.00019892366,0.00017662713,0.0011772605,9.825833e-7,0.0011708994,0.0059131486],"genre_scores_gemma":[0.32662117,0.000036578556,0.6680795,0.00018261769,0.000046312845,0.00047694345,6.0022734e-7,0.000021939873,0.004534367],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982949,0.00020656247,0.00037448606,0.0004719125,0.00029691556,0.00035526033],"domain_scores_gemma":[0.9987642,0.00020062656,0.00008289554,0.0008114162,0.000043654127,0.00009717765],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011922882,0.00018203804,0.00022598833,0.000117770505,0.0001024172,0.00024507372,0.00080984924,0.00009255042,0.000027418775],"category_scores_gemma":[0.000026013084,0.00016113959,0.0000815224,0.000117537704,0.000012725658,0.00053072337,0.00011687222,0.000076118326,0.00016532862],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000075594085,0.00019848214,0.000005048424,0.000120320685,0.000057393765,0.000010220167,0.0018157997,0.39176166,0.00902209,0.5415567,0.04314317,0.01230152],"study_design_scores_gemma":[0.00017297798,0.000113845774,1.13512016e-7,0.000026447886,0.0000037273708,0.000017914868,0.00003290243,0.98558044,0.0074948776,0.0035846524,0.002757708,0.00021438122],"about_ca_topic_score_codex":0.000024735578,"about_ca_topic_score_gemma":2.3855765e-7,"teacher_disagreement_score":0.5938188,"about_ca_system_score_codex":0.000094951356,"about_ca_system_score_gemma":0.000014224995,"threshold_uncertainty_score":0.6571082},"labels":[],"label_agreement":null},{"id":"W4250192995","doi":"10.1109/pads.2003.1207433","title":"DVS: an object-oriented framework for distributed Verilog simulation","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Verilog; Correctness; Logic simulation; Bottleneck; Computer architecture; Distributed computing; Hardware description language; Workstation; Processor design; Time to market; Embedded system; Parallel computing; Field-programmable gate array; Logic gate; Operating system; Programming language","score_opus":0.029337628261237904,"score_gpt":0.3257848325026065,"score_spread":0.29644720424136856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250192995","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0033637106,0.000013788801,0.9936429,0.000208102,0.00026928424,0.0006183314,0.000011297951,0.0015343244,0.00033825307],"genre_scores_gemma":[0.5611893,4.032602e-7,0.43852144,0.00013736672,0.000058499412,0.00004708878,0.000019110917,0.0000079531355,0.00001883585],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99879134,0.000051196526,0.00026946573,0.00040272405,0.00021520704,0.00027008788],"domain_scores_gemma":[0.998682,0.00020014409,0.000096642914,0.00074131467,0.0001806056,0.000099273246],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028663513,0.00014033976,0.0001616465,0.00007888155,0.000120180695,0.00012514522,0.0005622732,0.00015603233,0.0000069725575],"category_scores_gemma":[0.00020003437,0.00012838632,0.00006349757,0.0004092943,0.000023182454,0.00070709933,0.00007455078,0.00009751806,0.000018504783],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011949062,0.000084122184,0.00007715071,0.000013267595,0.000009287239,0.0000029002047,0.00045649885,0.008602952,0.0006598794,0.98761654,0.00019579411,0.0022696669],"study_design_scores_gemma":[0.00069870375,0.000723673,0.0004915421,0.000085910455,0.000007896695,0.0000070727083,0.00006791346,0.28298634,0.037868652,0.6728122,0.0038047312,0.00044530968],"about_ca_topic_score_codex":0.000042673288,"about_ca_topic_score_gemma":0.0000094100715,"teacher_disagreement_score":0.55782557,"about_ca_system_score_codex":0.00013885912,"about_ca_system_score_gemma":0.00006741562,"threshold_uncertainty_score":0.52354425},"labels":[],"label_agreement":null},{"id":"W4250667294","doi":"10.1109/date.2003.1253831","title":"SystemC modeling of a bluetooth transceiver: dynamic management of packet type in a noisy channel","year":2005,"lang":"en","type":"article","venue":"2003 Design, Automation and Test in Europe Conference and Exhibition","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Federation for the Humanities and Social Sciences","keywords":"SystemC; Bluetooth; Computer science; Transceiver; Network packet; Channel (broadcasting); Embedded system; Computer network; Wireless; Telecommunications","score_opus":0.031304633161317375,"score_gpt":0.25338926527804717,"score_spread":0.2220846321167298,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250667294","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18808004,0.00027836135,0.8100431,0.000085008745,0.000033455104,0.00071700057,0.000028953036,0.00011226718,0.00062181643],"genre_scores_gemma":[0.98385596,0.0004865642,0.015567759,0.000022324653,0.0000033748656,0.000020915017,0.000024086119,0.00000618752,0.000012841184],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99887073,0.00015926568,0.00044630092,0.00024135903,0.00015054138,0.00013181844],"domain_scores_gemma":[0.9993719,0.00004502208,0.00014181671,0.00017705212,0.00023283776,0.00003135612],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005251478,0.00011987994,0.0002128294,0.00023408122,0.000022542014,0.000040610805,0.00013770376,0.000051848547,0.0000033943636],"category_scores_gemma":[0.00003465131,0.00011788914,0.000011020564,0.0006946029,0.00002982501,0.00039208995,0.000026084927,0.00006639492,0.0000035458468],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042024284,0.0036468827,0.005789526,0.012991754,0.00018802959,0.00029934483,0.04566478,0.05989216,0.32436588,0.38542348,0.0015808718,0.15973707],"study_design_scores_gemma":[0.00043211618,0.00017055767,0.0018089279,0.00095304236,0.000006418562,0.00001288662,0.000113546535,0.99311185,0.002342805,0.0009130675,0.000008792185,0.00012600944],"about_ca_topic_score_codex":0.000033744716,"about_ca_topic_score_gemma":0.00003645639,"teacher_disagreement_score":0.9332197,"about_ca_system_score_codex":0.00002856261,"about_ca_system_score_gemma":0.000041630323,"threshold_uncertainty_score":0.48073795},"labels":[],"label_agreement":null},{"id":"W4250964340","doi":"10.32920/ryerson.14643954","title":"Hardware software partitioning using directed acyclic data dependence graph with precedence","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Directed acyclic graph; Computer science; Parallel computing; Dependency graph; Dependency (UML); Software; Graph; Overhead (engineering); Theoretical computer science; Algorithm; Programming language","score_opus":0.09433096415842884,"score_gpt":0.31561755110037837,"score_spread":0.22128658694194953,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250964340","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0060983975,0.000764839,0.9865442,0.00007794332,0.00049627334,0.0008114453,0.000050191644,0.0045151464,0.00064157555],"genre_scores_gemma":[0.25334004,0.00006779826,0.7458709,0.00009782377,0.00008087072,0.00011805164,0.00019057721,0.000048426446,0.00018553315],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9945311,0.0005234769,0.00068598613,0.002556059,0.0010732103,0.000630189],"domain_scores_gemma":[0.9913353,0.0002665275,0.000577834,0.006976603,0.0006294744,0.00021426048],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":["open_science"],"category_scores_codex":[0.0008524481,0.0005965619,0.00070014794,0.00048332405,0.00032411815,0.0018774417,0.0069287815,0.00042974303,0.00004985305],"category_scores_gemma":[0.00040445835,0.00054208015,0.00011008864,0.0014992589,0.00011591905,0.00220369,0.010113488,0.0010297947,0.000009882587],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034397727,0.0043286453,0.3565881,0.026039852,0.00895013,0.0177327,0.04029599,0.14570409,0.07320291,0.039547637,0.06232333,0.22494265],"study_design_scores_gemma":[0.00081577717,0.0002712251,0.0045285746,0.023851255,0.00040238313,0.002173093,0.0006075965,0.8462086,0.10057497,0.013244845,0.00077232486,0.0065493956],"about_ca_topic_score_codex":0.0012000233,"about_ca_topic_score_gemma":0.0008113683,"teacher_disagreement_score":0.7005045,"about_ca_system_score_codex":0.00018294815,"about_ca_system_score_gemma":0.0009767514,"threshold_uncertainty_score":0.99970305},"labels":[],"label_agreement":null},{"id":"W4251421009","doi":"10.32920/ryerson.14653857","title":"A rapid design space exploration approach for multi-objective optimization of DSP filter designs","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Design space exploration; Computer science; Process (computing); High-level synthesis; Digital signal processing; Resource (disambiguation); Design process; Architecture; Filter (signal processing); Mathematical optimization; Distributed computing; Embedded system; Work in process; Mathematics; Field-programmable gate array; Engineering; Computer hardware","score_opus":0.19308010396781486,"score_gpt":0.3163942160850191,"score_spread":0.12331411211720425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251421009","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000005899993,0.00029038766,0.9932614,0.00007460076,0.00029725902,0.0045680474,0.000010296315,0.00066424377,0.0008278895],"genre_scores_gemma":[0.019879539,0.000083464525,0.97686005,0.00005359025,0.00007488784,0.0024868972,0.00012264356,0.00005553079,0.00038342006],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9962714,0.00092638144,0.0007745519,0.0012471271,0.000440477,0.00034012],"domain_scores_gemma":[0.99619246,0.00032615277,0.00074942264,0.0015049413,0.001137479,0.00008952018],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015937482,0.00046013948,0.00073167344,0.00039846622,0.00009125594,0.00038108378,0.0012786258,0.0005706358,0.000014486049],"category_scores_gemma":[0.00026334444,0.00045020375,0.00029409575,0.00043912893,0.00005316111,0.0009855756,0.00080217887,0.0003219192,0.000001271122],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000051339786,0.00051236764,0.000006647148,0.0008764198,0.00022513473,0.0000045910783,0.008864383,0.9686701,0.0061956323,0.0074800816,0.0029948698,0.0041184165],"study_design_scores_gemma":[0.00031164885,0.00016964016,0.0000021924836,0.00015243524,0.000028415414,0.000005272432,0.00033153754,0.8270332,0.17067964,0.0008923131,0.000008415973,0.0003852855],"about_ca_topic_score_codex":0.00006803832,"about_ca_topic_score_gemma":0.0000032811784,"teacher_disagreement_score":0.16448401,"about_ca_system_score_codex":0.00020955765,"about_ca_system_score_gemma":0.00051783706,"threshold_uncertainty_score":0.99979496},"labels":[],"label_agreement":null},{"id":"W4251859441","doi":"10.1109/fccm.2014.11","title":"Separation Logic-Assisted Code Transformations for Efficient High-Level Synthesis","year":2014,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Kensington Health","funders":"","keywords":"Computer science; Pointer (user interface); Parallel computing; Data structure; High-level synthesis; Pointer analysis; Concurrent data structure; Embedded system; Field-programmable gate array; Computer architecture; Programming language; Static analysis; Computer hardware","score_opus":0.05630144109311612,"score_gpt":0.3047774496775456,"score_spread":0.24847600858442948,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251859441","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009798624,0.000005980859,0.9873839,0.0012105219,0.00015320045,0.00064776494,0.000015885053,0.00086154084,0.008741344],"genre_scores_gemma":[0.6389518,7.257443e-7,0.3602182,0.00017998755,0.000024855699,0.00030811646,0.0000041481603,0.0000064951696,0.00030566333],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987775,0.00012841982,0.00035722888,0.00028300958,0.0002263996,0.00022743247],"domain_scores_gemma":[0.99865687,0.000514266,0.00009814246,0.0005028439,0.00016279232,0.00006505859],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00079790957,0.00013212541,0.00018871081,0.00013276667,0.00017766788,0.00014798572,0.0005712576,0.000092131515,0.000011774697],"category_scores_gemma":[0.00012619837,0.00010870489,0.00008639739,0.00023456766,0.000021057584,0.0002763341,0.000029073475,0.000048032045,0.000051521827],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004408909,0.00007379429,0.0000040916925,0.000038852977,0.000012037363,2.058851e-7,0.00031238428,0.00071940647,0.008787084,0.96113026,0.0061945836,0.022722878],"study_design_scores_gemma":[0.0002898687,0.00015245946,0.00062644965,0.000041003736,0.000016596383,0.000013376734,0.000021540896,0.81395423,0.16375491,0.014889433,0.005927284,0.00031286417],"about_ca_topic_score_codex":0.000022554124,"about_ca_topic_score_gemma":0.00003341159,"teacher_disagreement_score":0.94624084,"about_ca_system_score_codex":0.0000654302,"about_ca_system_score_gemma":0.000034434775,"threshold_uncertainty_score":0.44328567},"labels":[],"label_agreement":null},{"id":"W4252163372","doi":"10.1109/iwsoc.2004.1319898","title":"A customizable embedded SoC platform architecture","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Multithreading; Embedded system; Scalability; Computer architecture; Software; Architecture; Operating system; Software architecture; Thread (computing)","score_opus":0.015804625508014578,"score_gpt":0.24524199863824406,"score_spread":0.2294373731302295,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252163372","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0018682823,0.00005737866,0.9224107,0.00058330235,0.00014510877,0.00029711158,6.302103e-7,0.001834973,0.07280248],"genre_scores_gemma":[0.47143838,0.0000037928185,0.5260096,0.000731885,0.00006898684,0.000045406978,9.775605e-7,0.000016301508,0.0016846767],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99857,0.000027446169,0.0002638774,0.0004100852,0.00032572375,0.000402828],"domain_scores_gemma":[0.99880177,0.000045885605,0.00007670671,0.00088812795,0.000060398605,0.00012711452],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032125541,0.00018610473,0.00021132037,0.00016640988,0.00010730568,0.00018149386,0.0011933739,0.00012355293,0.000039727318],"category_scores_gemma":[0.00002632178,0.00014887411,0.000095769436,0.00042016478,0.000036821486,0.0005306953,0.00023544705,0.00020975474,0.00028902138],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008375391,0.000101379694,0.000022704788,0.000036690555,0.000030106345,0.000078351026,0.0028252224,0.0012201032,0.011581826,0.95267123,0.011190046,0.020233948],"study_design_scores_gemma":[0.0014704859,0.00031081124,0.000040365867,0.0001168897,0.00000791673,0.00046638702,0.00011894229,0.0046598753,0.32045913,0.6556282,0.015864842,0.0008561551],"about_ca_topic_score_codex":0.00010866123,"about_ca_topic_score_gemma":0.000032147203,"teacher_disagreement_score":0.4695701,"about_ca_system_score_codex":0.00012331059,"about_ca_system_score_gemma":0.00014419707,"threshold_uncertainty_score":0.607091},"labels":[],"label_agreement":null},{"id":"W4252663327","doi":"10.7763/ijiet.2011.v1.71","title":"A Processor Design Course Project: Creating Soft-Core MIPS Processor Using Step-by-Step Components’ Integration Approach","year":2011,"lang":"en","type":"article","venue":"International Journal of Information and Education Technology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Course (navigation); Core (optical fiber); Multi-core processor; Computer architecture; Parallel computing; Engineering","score_opus":0.05966706280995344,"score_gpt":0.31103899431040405,"score_spread":0.2513719315004506,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252663327","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014319062,0.00025869202,0.98287785,0.00036805577,0.0004955591,0.0004951298,0.000003848035,0.00017856382,0.0010032229],"genre_scores_gemma":[0.4487832,0.000051715855,0.55075914,0.00021480971,0.00006228288,0.00006204656,0.000014953213,0.0000086585505,0.000043205164],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99804443,0.00006588365,0.0010370569,0.00016806368,0.0004971696,0.00018741374],"domain_scores_gemma":[0.99591994,0.000045513796,0.0016188291,0.00020388773,0.0021423094,0.00006953438],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00081588037,0.0001923273,0.00024043338,0.0011904718,0.0001249273,0.00023784002,0.0011145275,0.00021044738,0.0000061328965],"category_scores_gemma":[0.00030882395,0.00016862141,0.000050511237,0.0005452201,0.00009781341,0.0034519832,0.000110426845,0.00031930205,0.0000050752838],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032416848,0.0018562494,0.0049732104,0.0003325895,0.00040383768,0.000007844749,0.02515264,0.00007021274,0.013397014,0.11569853,0.030619921,0.8071638],"study_design_scores_gemma":[0.004205622,0.0018951567,0.0016030105,0.0025594998,0.00018649732,0.010279523,0.03665991,0.7703606,0.11753457,0.029354125,0.023432476,0.0019290459],"about_ca_topic_score_codex":0.000066202876,"about_ca_topic_score_gemma":0.000001113098,"teacher_disagreement_score":0.80523473,"about_ca_system_score_codex":0.0002049261,"about_ca_system_score_gemma":0.00085071585,"threshold_uncertainty_score":0.68761814},"labels":[],"label_agreement":null},{"id":"W4252965232","doi":"10.32920/14640150","title":"Run-Time Mitigation of Power Budget Variations and Hardware Faults by Structural Adaptation of FPGA-Based Multi-Modal SoPC","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Control reconfiguration; Field-programmable gate array; Embedded system; Computer science; Task (project management); Process (computing); Adaptation (eye); Power budget; Reconfigurable computing; Power (physics); Computer hardware; Real-time computing; Electric power system; Engineering","score_opus":0.01489748031364767,"score_gpt":0.26010286238373664,"score_spread":0.24520538207008896,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252965232","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0605954,0.00016183747,0.9375499,0.0002085416,0.00021188201,0.0006941834,0.00016524112,0.00024174,0.00017129409],"genre_scores_gemma":[0.6366574,0.0000026312034,0.36290264,0.000034765075,0.000009902345,0.000035596826,0.00022362462,0.000013368757,0.000120048375],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99751073,0.00031737008,0.000800578,0.00066875335,0.0005176552,0.00018488691],"domain_scores_gemma":[0.9972938,0.0001763146,0.000779035,0.0008708928,0.00079983234,0.00008014741],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00039140266,0.00029445987,0.00052974443,0.00023228754,0.00006156599,0.000115372604,0.000644469,0.00037360855,0.00004224408],"category_scores_gemma":[0.00012812651,0.00029488915,0.00013988145,0.00024097195,0.000077372955,0.00040144124,0.00044148526,0.00026097053,0.0000015679448],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000115813076,0.0010825784,0.004001298,0.004949841,0.0011568868,0.000035817015,0.042678125,0.04471984,0.8063408,0.05791324,0.0070666904,0.029939042],"study_design_scores_gemma":[0.00045561275,0.00008977461,0.002536118,0.0003054336,0.000026794882,0.0000041744293,0.00011937068,0.8434208,0.15142356,0.0012751934,0.000012774527,0.0003303829],"about_ca_topic_score_codex":0.00081554666,"about_ca_topic_score_gemma":0.000054670894,"teacher_disagreement_score":0.798701,"about_ca_system_score_codex":0.00008514462,"about_ca_system_score_gemma":0.00037607827,"threshold_uncertainty_score":0.99995035},"labels":[],"label_agreement":null},{"id":"W4253159728","doi":"10.1504/ijhpcn.2017.084246","title":"pvFPGA: paravirtualising an FPGA-based hardware accelerator towards general purpose computing","year":2017,"lang":"en","type":"article","venue":"International Journal of High Performance Computing and Networking","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Field-programmable gate array; Pipeline (software); Embedded system; Hardware acceleration; FPGA prototype; Direct memory access; Context (archaeology); Computer hardware; Operating system; Transfer (computing)","score_opus":0.03970748224866133,"score_gpt":0.3243428409415965,"score_spread":0.28463535869293516,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253159728","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6294427,0.00029200836,0.36690897,0.00026932394,0.0028118629,0.00006801562,8.9746214e-7,0.000091578884,0.00011464894],"genre_scores_gemma":[0.91744256,0.00008888865,0.07855761,0.0003191211,0.0035549428,7.835158e-7,0.000002637574,0.000021520522,0.000011905219],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974877,0.00015420704,0.00084525615,0.0003608417,0.0007686173,0.0003833334],"domain_scores_gemma":[0.9969933,0.00010781419,0.0015287838,0.000503375,0.0006972327,0.00016946839],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0017686404,0.00025881015,0.00041204537,0.00027440145,0.0008506185,0.001972372,0.00271642,0.00010561041,0.0000020080686],"category_scores_gemma":[0.00004468355,0.00023822016,0.000105877,0.00009218474,0.00009850053,0.0016607599,0.00057639234,0.00046973262,0.0000015081832],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000060496062,0.00007401754,0.021859324,0.000031969852,0.00010443317,0.00022307296,0.0007853371,0.012317147,0.0007745889,0.0012741013,0.0002603555,0.96223515],"study_design_scores_gemma":[0.0009505798,0.00031893366,0.023341432,0.0012875295,0.000014455855,0.00060878816,0.00002175976,0.9631339,0.008033859,0.00038469955,0.0015320363,0.0003720816],"about_ca_topic_score_codex":0.00006773765,"about_ca_topic_score_gemma":0.000003540787,"teacher_disagreement_score":0.9618631,"about_ca_system_score_codex":0.00013287249,"about_ca_system_score_gemma":0.00017356506,"threshold_uncertainty_score":0.9990637},"labels":[],"label_agreement":null},{"id":"W4254094014","doi":"10.32920/ryerson.14644746.v1","title":"Hardware-Software Co-Synthesis for Distributed Memory Architectures","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Parallel computing; Scheduling (production processes); Distributed computing; Hypercube; Distributed memory; Software; Computer architecture; Shared memory; Programming language","score_opus":0.0328608777279287,"score_gpt":0.2894711218686866,"score_spread":0.25661024414075795,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254094014","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00084596185,0.00046111137,0.990551,0.0005183077,0.00072971464,0.0016122736,0.0004526255,0.0034034557,0.0014255475],"genre_scores_gemma":[0.11959935,0.000017916274,0.8758305,0.0003773042,0.00026858633,0.002734419,0.0002996069,0.000074772186,0.00079754146],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9962302,0.00036345122,0.000704863,0.0015273371,0.00058782316,0.00058631663],"domain_scores_gemma":[0.9947297,0.0013856374,0.00037760858,0.0028835451,0.0004273024,0.00019623517],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00082586025,0.0005930441,0.00092219014,0.00026707456,0.00016463177,0.0008559249,0.0034114444,0.0006161345,0.0000742785],"category_scores_gemma":[0.0012090863,0.0005441859,0.0006030206,0.0002345228,0.000074357726,0.00012333873,0.002046881,0.0006307295,0.000013949602],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011494317,0.00092572346,0.0009133591,0.010627521,0.0021753542,0.000675926,0.006762558,0.0071371007,0.006688049,0.019662816,0.49759328,0.44672337],"study_design_scores_gemma":[0.000544889,0.00018335381,0.00054893753,0.0022294184,0.00016916422,0.00017852592,0.00022212241,0.031096688,0.89507693,0.046453863,0.019835468,0.0034606385],"about_ca_topic_score_codex":0.000158272,"about_ca_topic_score_gemma":0.000041730764,"teacher_disagreement_score":0.8883889,"about_ca_system_score_codex":0.00021520528,"about_ca_system_score_gemma":0.00052405125,"threshold_uncertainty_score":0.99970096},"labels":[],"label_agreement":null},{"id":"W4254533757","doi":"10.32920/ryerson.14643954.v1","title":"Hardware software partitioning using directed acyclic data dependence graph with precedence","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Directed acyclic graph; Computer science; Parallel computing; Dependency (UML); Software; Dependency graph; Graph; Overhead (engineering); Graph partition; Theoretical computer science; Algorithm; Programming language","score_opus":0.09433096415842884,"score_gpt":0.31561755110037837,"score_spread":0.22128658694194953,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254533757","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0060983975,0.000764839,0.9865442,0.00007794332,0.00049627334,0.0008114453,0.000050191644,0.0045151464,0.00064157555],"genre_scores_gemma":[0.25334004,0.00006779826,0.7458709,0.00009782377,0.00008087072,0.00011805164,0.00019057721,0.000048426446,0.00018553315],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9945311,0.0005234769,0.00068598613,0.002556059,0.0010732103,0.000630189],"domain_scores_gemma":[0.9913353,0.0002665275,0.000577834,0.006976603,0.0006294744,0.00021426048],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":["open_science"],"category_scores_codex":[0.0008524481,0.0005965619,0.00070014794,0.00048332405,0.00032411815,0.0018774417,0.0069287815,0.00042974303,0.00004985305],"category_scores_gemma":[0.00040445835,0.00054208015,0.00011008864,0.0014992589,0.00011591905,0.00220369,0.010113488,0.0010297947,0.000009882587],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034397727,0.0043286453,0.3565881,0.026039852,0.00895013,0.0177327,0.04029599,0.14570409,0.07320291,0.039547637,0.06232333,0.22494265],"study_design_scores_gemma":[0.00081577717,0.0002712251,0.0045285746,0.023851255,0.00040238313,0.002173093,0.0006075965,0.8462086,0.10057497,0.013244845,0.00077232486,0.0065493956],"about_ca_topic_score_codex":0.0012000233,"about_ca_topic_score_gemma":0.0008113683,"teacher_disagreement_score":0.7005045,"about_ca_system_score_codex":0.00018294815,"about_ca_system_score_gemma":0.0009767514,"threshold_uncertainty_score":0.99970305},"labels":[],"label_agreement":null},{"id":"W4255393635","doi":"10.32920/ryerson.14664279.v1","title":"Co-synthesis of multiple processor embedded systems for real time applications","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"CMC Microsystems; Natural Sciences and Engineering Research Council of Canada; Northwestern University","keywords":"Computer science; Scheduling (production processes); Multiprocessing; Prioritization; Distributed computing; Automation; Process (computing); Real-time operating system; Embedded system; Real-time computing; Parallel computing; Engineering; Operating system","score_opus":0.030320616212720114,"score_gpt":0.29824890706514007,"score_spread":0.26792829085242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4255393635","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00032587122,0.00029761528,0.98192036,0.00006323911,0.00016122607,0.004846869,0.00013526937,0.0012527365,0.010996811],"genre_scores_gemma":[0.35048026,0.00013430852,0.6185162,0.000024613497,0.00023496817,0.027172267,0.00013036857,0.0000858074,0.0032211794],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99675125,0.0002699755,0.0010290798,0.0011058938,0.0004923052,0.0003515048],"domain_scores_gemma":[0.99434507,0.0013735822,0.00083960843,0.002372757,0.00095056894,0.00011844113],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012596064,0.00038248926,0.0009736975,0.0002536224,0.00009349324,0.00034936302,0.0024820305,0.00051845936,0.000011640955],"category_scores_gemma":[0.0002821423,0.00036795318,0.00030547046,0.00031060725,0.0000613821,0.00021891575,0.0005829721,0.00022633189,0.000024345785],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013046453,0.0037461312,0.001347518,0.07336809,0.0030066334,0.000045309534,0.011093606,0.005664394,0.4655087,0.24178322,0.14026664,0.054039296],"study_design_scores_gemma":[0.00031946006,0.00008517597,0.00003346247,0.001370343,0.000101701604,0.00002825583,0.00030452272,0.43561155,0.5560927,0.0022290065,0.0026980296,0.001125813],"about_ca_topic_score_codex":0.00034360055,"about_ca_topic_score_gemma":0.000010570392,"teacher_disagreement_score":0.42994714,"about_ca_system_score_codex":0.00013692003,"about_ca_system_score_gemma":0.00058873615,"threshold_uncertainty_score":0.9998772},"labels":[],"label_agreement":null},{"id":"W4255888795","doi":"10.7873/date.2013.330","title":"Hybrid Prototyping of Multicore Embedded Systems","year":2013,"lang":"en","type":"article","venue":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Multi-core processor; Computer science; Rapid prototyping; Computer architecture; Embedded system; Software prototyping; Operating system; Engineering; Software; Software development","score_opus":0.06588903091087986,"score_gpt":0.2818523499947444,"score_spread":0.21596331908386454,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4255888795","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039127268,0.00017728604,0.94948566,0.0003377106,0.00044188095,0.006025158,0.000040544648,0.0019780374,0.0023864824],"genre_scores_gemma":[0.7180879,0.00013632374,0.27659413,0.00016267592,0.00011650098,0.0020604145,0.00028786834,0.00010698625,0.0024472023],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9924111,0.0020484624,0.0022782316,0.0012894942,0.0010854213,0.0008873086],"domain_scores_gemma":[0.99227804,0.0009982721,0.0015228677,0.0022626028,0.0026272594,0.00031094722],"candidate_categories":["metaepi_narrow","scholarly_communication","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0026004568,0.00074211566,0.0009565678,0.0010300315,0.00022870362,0.001044601,0.0018457067,0.00030200562,0.0005013845],"category_scores_gemma":[0.0018141479,0.00073237316,0.00013697696,0.0015594354,0.0002263027,0.0030707966,0.0003671424,0.00054342044,0.0056000077],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006371467,0.0018537295,0.0025168117,0.0022745358,0.00012868714,0.00004085277,0.009565832,0.004087461,0.77082026,0.051367063,0.13538195,0.021899104],"study_design_scores_gemma":[0.004387308,0.0007981276,0.01457129,0.009036561,0.000100558835,0.0007957483,0.00023807939,0.75092477,0.07583507,0.012861161,0.12491758,0.0055337474],"about_ca_topic_score_codex":0.0008283539,"about_ca_topic_score_gemma":0.000078668054,"teacher_disagreement_score":0.7468373,"about_ca_system_score_codex":0.00016016919,"about_ca_system_score_gemma":0.00041030505,"threshold_uncertainty_score":0.99999243},"labels":[],"label_agreement":null},{"id":"W4255920325","doi":"10.1007/978-1-4939-7131-2_101447","title":"W3C XML Path Language","year":2018,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"XML; Computer science; Programming language; Path (computing); World Wide Web","score_opus":0.01801432442251728,"score_gpt":0.24759893085149573,"score_spread":0.22958460642897846,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4255920325","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000013720083,0.00025297853,0.3252165,0.000045224115,0.00026071141,0.00022264407,0.0000041773064,0.0012528204,0.67274356],"genre_scores_gemma":[0.00058745977,0.000021886355,0.09439026,0.00049533765,0.00042507288,0.000013716834,0.0000058196033,0.0000501843,0.9040103],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9982928,0.000027008778,0.00034818816,0.00063387246,0.00043556243,0.0002625671],"domain_scores_gemma":[0.9977713,0.000058046226,0.00020645869,0.0017361072,0.00012277419,0.00010531274],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00034837905,0.00034314953,0.000367458,0.00018854228,0.000050360035,0.00016198088,0.001711687,0.00041081404,0.0012398473],"category_scores_gemma":[0.000012225931,0.00029009528,0.0001548849,0.000036288642,0.00006679597,0.00021328745,0.00049441104,0.00026068182,0.0032482303],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.787964e-7,0.00000419383,4.2573035e-7,0.00002554098,0.00001998036,0.00009490395,0.0005132578,1.1475937e-8,0.0001778746,0.8136003,0.17920722,0.0063557047],"study_design_scores_gemma":[0.00013983416,0.00030187337,0.0000015728277,0.0004819037,0.000017980075,0.00014101123,0.000018806846,0.00063674635,0.0058446396,0.20176397,0.7895059,0.0011457374],"about_ca_topic_score_codex":0.000032197706,"about_ca_topic_score_gemma":0.000016409054,"teacher_disagreement_score":0.6118363,"about_ca_system_score_codex":0.00008183344,"about_ca_system_score_gemma":0.00008367288,"threshold_uncertainty_score":0.9999551},"labels":[],"label_agreement":null},{"id":"W4256426403","doi":"10.22360/springsim.2016.tmsdevs.027","title":"A Kernel for Embedded systems development and simulation using the Boost Library","year":2016,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"DEVS; Computer science; Kernel (algebra); Usability; Principal (computer security); Computer architecture; Development (topology); Embedded system; Software engineering; Operating system; Distributed computing; Modeling and simulation; Simulation","score_opus":0.05056802130237704,"score_gpt":0.2854736056170074,"score_spread":0.23490558431463038,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4256426403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010119182,0.000113458584,0.98758173,0.0003317025,0.00010629519,0.0006597419,9.558447e-7,0.0004146651,0.0006722824],"genre_scores_gemma":[0.7997847,0.0000019544502,0.1987442,0.0001758333,0.000033529403,0.00006091495,2.5836806e-7,0.000011148209,0.001187453],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991233,0.0001132465,0.00023450742,0.00023573622,0.0001371158,0.00015611756],"domain_scores_gemma":[0.99895173,0.00055230595,0.000091334776,0.00032143484,0.00004244682,0.000040715473],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005486032,0.000098538985,0.000107165746,0.000055834524,0.000113775066,0.0002513807,0.0003418898,0.000047048423,0.0000017884079],"category_scores_gemma":[0.000033315086,0.000048500893,0.000021207832,0.00009368716,0.000020259267,0.00089476415,0.00016173175,0.000023685392,0.0000034572126],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039208044,0.000075666016,0.0018560363,0.0002986198,0.00011682908,0.000008856248,0.00896892,0.002999599,0.04307632,0.8333463,0.007037802,0.10217585],"study_design_scores_gemma":[0.00035459295,0.000043836364,0.00016232247,0.00023877989,0.000004370673,0.000023604243,0.000104293475,0.940937,0.03760361,0.003441176,0.016821504,0.0002649414],"about_ca_topic_score_codex":0.0000061661694,"about_ca_topic_score_gemma":9.4566536e-7,"teacher_disagreement_score":0.9379374,"about_ca_system_score_codex":0.00003003606,"about_ca_system_score_gemma":0.00008805039,"threshold_uncertainty_score":0.24240698},"labels":[],"label_agreement":null},{"id":"W4285234937","doi":"10.1007/978-3-031-10363-6_5","title":"A Case Study in the Automated Translation of BSV Hardware to PVS Formal Logic with Subsequent Verification","year":2022,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Computer science; Translation (biology); Programming language; Chemistry","score_opus":0.050191414335830166,"score_gpt":0.29135527608880873,"score_spread":0.24116386175297858,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285234937","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0062300125,0.000082538914,0.9898966,0.00028964557,0.0002293234,0.002491791,0.0000058676305,0.00033045682,0.00044375204],"genre_scores_gemma":[0.8455858,0.0000019177041,0.15393212,0.00028388496,0.000034013352,0.0001339155,0.0000036668748,0.000017320031,0.0000073101387],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99634737,0.00024328084,0.00067673926,0.0010454388,0.001263905,0.00042326],"domain_scores_gemma":[0.9975139,0.00035873454,0.0003498183,0.0015148887,0.00019729462,0.00006538721],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002616897,0.00036996958,0.00044520423,0.000987755,0.00022002497,0.00023611829,0.0028388628,0.00013334461,0.0000075272355],"category_scores_gemma":[0.000025907833,0.00026731548,0.000064017324,0.0014788768,0.00018165626,0.000700038,0.0003960719,0.00057838025,0.00000248037],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012507071,0.0007799014,0.00097298244,0.0003258843,0.000060971543,0.012166631,0.15491256,0.22181368,0.0014130299,0.043843176,0.00004685653,0.56353927],"study_design_scores_gemma":[0.001012203,0.0047424887,0.0008919753,0.00051941385,0.00003239466,0.005917563,0.000064182765,0.9701604,0.0016278989,0.013362689,0.00036998233,0.001298789],"about_ca_topic_score_codex":0.00039070984,"about_ca_topic_score_gemma":0.000872582,"teacher_disagreement_score":0.8393558,"about_ca_system_score_codex":0.0003589392,"about_ca_system_score_gemma":0.0003836698,"threshold_uncertainty_score":0.9999779},"labels":[],"label_agreement":null},{"id":"W4285464549","doi":"10.32920/ryerson.14665812.v1","title":"Adaptive embedded technologies: hardware acceleration","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Embedded system; Computer science; Computer architecture; Software; System integration; Architecture; Acceleration; Programmable logic device; Hardware acceleration; Field-programmable gate array; Systems engineering; Operating system; Engineering","score_opus":0.05144241058286971,"score_gpt":0.284868818821694,"score_spread":0.2334264082388243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285464549","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00040064414,0.0007157623,0.96750325,0.0006763556,0.0007950817,0.0009243006,0.000005485939,0.009596592,0.0193825],"genre_scores_gemma":[0.48228478,0.00008947926,0.5159084,0.00013641242,0.00006099977,0.0004577963,0.000025572315,0.000027620823,0.0010088854],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.996791,0.00022455784,0.0006013973,0.0014133471,0.00056958094,0.0004000931],"domain_scores_gemma":[0.99586725,0.00009945523,0.00037004647,0.0030541497,0.00054845755,0.00006066226],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00045855372,0.00047131893,0.0006032903,0.00035691896,0.000109979,0.0011587818,0.0034169974,0.0009874695,0.000043798238],"category_scores_gemma":[0.00011103667,0.00044662447,0.00023482458,0.00048816256,0.00006025346,0.00069750956,0.0054134917,0.0010376325,0.000054476262],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018375596,0.000473215,0.00012627378,0.0009070634,0.0006598323,0.00084205245,0.012048024,0.001121382,0.015396482,0.4410602,0.105266534,0.42208058],"study_design_scores_gemma":[0.00040212518,0.000324715,0.00009665345,0.0017080628,0.000050940882,0.00014052687,0.005765892,0.2758635,0.591979,0.1178082,0.002891103,0.0029692645],"about_ca_topic_score_codex":0.00008844007,"about_ca_topic_score_gemma":0.000038675124,"teacher_disagreement_score":0.57658255,"about_ca_system_score_codex":0.0002880302,"about_ca_system_score_gemma":0.00049181905,"threshold_uncertainty_score":0.9998781},"labels":[],"label_agreement":null},{"id":"W4285464699","doi":"10.32920/ryerson.14657430","title":"Adaptive embedded technologies: hardware acceleration","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Embedded system; Computer architecture; Acceleration; Software; Architecture; System integration; Hardware acceleration; Programmable logic device; Field-programmable gate array; Operating system","score_opus":0.05144241058286971,"score_gpt":0.284868818821694,"score_spread":0.2334264082388243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285464699","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00040064414,0.0007157623,0.96750325,0.0006763556,0.0007950817,0.0009243006,0.000005485939,0.009596592,0.0193825],"genre_scores_gemma":[0.48228478,0.00008947926,0.5159084,0.00013641242,0.00006099977,0.0004577963,0.000025572315,0.000027620823,0.0010088854],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.996791,0.00022455784,0.0006013973,0.0014133471,0.00056958094,0.0004000931],"domain_scores_gemma":[0.99586725,0.00009945523,0.00037004647,0.0030541497,0.00054845755,0.00006066226],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00045855372,0.00047131893,0.0006032903,0.00035691896,0.000109979,0.0011587818,0.0034169974,0.0009874695,0.000043798238],"category_scores_gemma":[0.00011103667,0.00044662447,0.00023482458,0.00048816256,0.00006025346,0.00069750956,0.0054134917,0.0010376325,0.000054476262],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018375596,0.000473215,0.00012627378,0.0009070634,0.0006598323,0.00084205245,0.012048024,0.001121382,0.015396482,0.4410602,0.105266534,0.42208058],"study_design_scores_gemma":[0.00040212518,0.000324715,0.00009665345,0.0017080628,0.000050940882,0.00014052687,0.005765892,0.2758635,0.591979,0.1178082,0.002891103,0.0029692645],"about_ca_topic_score_codex":0.00008844007,"about_ca_topic_score_gemma":0.000038675124,"teacher_disagreement_score":0.57658255,"about_ca_system_score_codex":0.0002880302,"about_ca_system_score_gemma":0.00049181905,"threshold_uncertainty_score":0.9998781},"labels":[],"label_agreement":null},{"id":"W4285464728","doi":"10.32920/ryerson.14657430.v1","title":"Adaptive embedded technologies: hardware acceleration","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Embedded system; Computer architecture; Acceleration; Software; Architecture; System integration; Programmable logic device; Operating system","score_opus":0.05144241058286971,"score_gpt":0.284868818821694,"score_spread":0.2334264082388243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285464728","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00040064414,0.0007157623,0.96750325,0.0006763556,0.0007950817,0.0009243006,0.000005485939,0.009596592,0.0193825],"genre_scores_gemma":[0.48228478,0.00008947926,0.5159084,0.00013641242,0.00006099977,0.0004577963,0.000025572315,0.000027620823,0.0010088854],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.996791,0.00022455784,0.0006013973,0.0014133471,0.00056958094,0.0004000931],"domain_scores_gemma":[0.99586725,0.00009945523,0.00037004647,0.0030541497,0.00054845755,0.00006066226],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00045855372,0.00047131893,0.0006032903,0.00035691896,0.000109979,0.0011587818,0.0034169974,0.0009874695,0.000043798238],"category_scores_gemma":[0.00011103667,0.00044662447,0.00023482458,0.00048816256,0.00006025346,0.00069750956,0.0054134917,0.0010376325,0.000054476262],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018375596,0.000473215,0.00012627378,0.0009070634,0.0006598323,0.00084205245,0.012048024,0.001121382,0.015396482,0.4410602,0.105266534,0.42208058],"study_design_scores_gemma":[0.00040212518,0.000324715,0.00009665345,0.0017080628,0.000050940882,0.00014052687,0.005765892,0.2758635,0.591979,0.1178082,0.002891103,0.0029692645],"about_ca_topic_score_codex":0.00008844007,"about_ca_topic_score_gemma":0.000038675124,"teacher_disagreement_score":0.57658255,"about_ca_system_score_codex":0.0002880302,"about_ca_system_score_gemma":0.00049181905,"threshold_uncertainty_score":0.9998781},"labels":[],"label_agreement":null},{"id":"W4285464779","doi":"10.32920/ryerson.14648967","title":"Adaptive embedded technologies: hardware acceleration","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Embedded system; Computer architecture; Acceleration; Software; Architecture; System integration; Hardware acceleration; Programmable logic device; Field-programmable gate array; Operating system","score_opus":0.05144241058286971,"score_gpt":0.284868818821694,"score_spread":0.2334264082388243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285464779","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00040064414,0.0007157623,0.96750325,0.0006763556,0.0007950817,0.0009243006,0.000005485939,0.009596592,0.0193825],"genre_scores_gemma":[0.48228478,0.00008947926,0.5159084,0.00013641242,0.00006099977,0.0004577963,0.000025572315,0.000027620823,0.0010088854],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.996791,0.00022455784,0.0006013973,0.0014133471,0.00056958094,0.0004000931],"domain_scores_gemma":[0.99586725,0.00009945523,0.00037004647,0.0030541497,0.00054845755,0.00006066226],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00045855372,0.00047131893,0.0006032903,0.00035691896,0.000109979,0.0011587818,0.0034169974,0.0009874695,0.000043798238],"category_scores_gemma":[0.00011103667,0.00044662447,0.00023482458,0.00048816256,0.00006025346,0.00069750956,0.0054134917,0.0010376325,0.000054476262],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018375596,0.000473215,0.00012627378,0.0009070634,0.0006598323,0.00084205245,0.012048024,0.001121382,0.015396482,0.4410602,0.105266534,0.42208058],"study_design_scores_gemma":[0.00040212518,0.000324715,0.00009665345,0.0017080628,0.000050940882,0.00014052687,0.005765892,0.2758635,0.591979,0.1178082,0.002891103,0.0029692645],"about_ca_topic_score_codex":0.00008844007,"about_ca_topic_score_gemma":0.000038675124,"teacher_disagreement_score":0.57658255,"about_ca_system_score_codex":0.0002880302,"about_ca_system_score_gemma":0.00049181905,"threshold_uncertainty_score":0.9998781},"labels":[],"label_agreement":null},{"id":"W4285464785","doi":"10.32920/ryerson.14648967.v1","title":"Adaptive embedded technologies: hardware acceleration","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Embedded system; Computer science; Computer architecture; Software; Architecture; System integration; Acceleration; Time to market; Programmable logic device; Field-programmable gate array; Operating system","score_opus":0.05144241058286971,"score_gpt":0.284868818821694,"score_spread":0.2334264082388243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285464785","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00040064414,0.0007157623,0.96750325,0.0006763556,0.0007950817,0.0009243006,0.000005485939,0.009596592,0.0193825],"genre_scores_gemma":[0.48228478,0.00008947926,0.5159084,0.00013641242,0.00006099977,0.0004577963,0.000025572315,0.000027620823,0.0010088854],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.996791,0.00022455784,0.0006013973,0.0014133471,0.00056958094,0.0004000931],"domain_scores_gemma":[0.99586725,0.00009945523,0.00037004647,0.0030541497,0.00054845755,0.00006066226],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00045855372,0.00047131893,0.0006032903,0.00035691896,0.000109979,0.0011587818,0.0034169974,0.0009874695,0.000043798238],"category_scores_gemma":[0.00011103667,0.00044662447,0.00023482458,0.00048816256,0.00006025346,0.00069750956,0.0054134917,0.0010376325,0.000054476262],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018375596,0.000473215,0.00012627378,0.0009070634,0.0006598323,0.00084205245,0.012048024,0.001121382,0.015396482,0.4410602,0.105266534,0.42208058],"study_design_scores_gemma":[0.00040212518,0.000324715,0.00009665345,0.0017080628,0.000050940882,0.00014052687,0.005765892,0.2758635,0.591979,0.1178082,0.002891103,0.0029692645],"about_ca_topic_score_codex":0.00008844007,"about_ca_topic_score_gemma":0.000038675124,"teacher_disagreement_score":0.57658255,"about_ca_system_score_codex":0.0002880302,"about_ca_system_score_gemma":0.00049181905,"threshold_uncertainty_score":0.9998781},"labels":[],"label_agreement":null},{"id":"W4285684928","doi":"10.5220/0011356000003271","title":"Robust Gain-scheduling LPV Control for a Reconfigurable Robot","year":2022,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Computer science; Scheduling (production processes); Gain scheduling; Robust control; Robot; Processor scheduling; Automatic gain control; Control (management); Control system; Engineering; Artificial intelligence; Computer network; Operations management","score_opus":0.0492794215740549,"score_gpt":0.255569737131453,"score_spread":0.20629031555739807,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285684928","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000111919304,0.00012687339,0.97878104,0.0012877592,0.00037521205,0.0009320282,0.0000060692305,0.0009533099,0.017425789],"genre_scores_gemma":[0.55611813,0.0000014204877,0.43745375,0.0013583981,0.000068145746,0.0010521958,0.0000025120644,0.000019676236,0.0039258003],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983388,0.00018020206,0.00034094724,0.0004733228,0.00027591953,0.00039081756],"domain_scores_gemma":[0.9986922,0.00032508324,0.00013527824,0.0006627557,0.000103008366,0.00008168916],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014396948,0.0001444983,0.0002503345,0.00013272451,0.00037720456,0.00015746382,0.0012020079,0.00004357079,0.00016140648],"category_scores_gemma":[0.00006174066,0.00014346027,0.00012326578,0.00029346906,0.000014211433,0.0003093593,0.00012458782,0.00017446694,0.000018020093],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000055495173,0.00020189221,0.00012700717,0.00009014443,0.000105682564,0.00003411953,0.0010249814,0.1410739,0.04890654,0.7282351,0.06077702,0.019368086],"study_design_scores_gemma":[0.0009924137,0.00041869085,0.0000076023307,0.0000146550665,0.000009047065,0.000079120735,0.00018993246,0.93968266,0.022761762,0.014619061,0.020831404,0.00039364607],"about_ca_topic_score_codex":0.00006470491,"about_ca_topic_score_gemma":0.0000068395216,"teacher_disagreement_score":0.7986088,"about_ca_system_score_codex":0.00014003117,"about_ca_system_score_gemma":0.000110437635,"threshold_uncertainty_score":0.58501405},"labels":[],"label_agreement":null},{"id":"W4288481254","doi":"10.48550/arxiv.1903.06693","title":"Module-per-Object: a Human-Driven Methodology for C++-based High-Level\\n Synthesis Design","year":2019,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; High-level synthesis; VHDL; Field-programmable gate array; Computer architecture; Hardware description language; Embedded system; Programming language","score_opus":0.3257916249055172,"score_gpt":0.2629199947484691,"score_spread":0.06287163015704811,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4288481254","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007725059,0.000040038994,0.9869902,0.00011573002,0.00080839277,0.0025036228,0.00008786636,0.0012114742,0.00051758933],"genre_scores_gemma":[0.60355306,0.000010195425,0.3953048,0.000103382496,0.00007950872,0.00005079271,0.000014104406,0.000057252575,0.0008269021],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9937512,0.0022209457,0.0005498844,0.0024668665,0.0002013191,0.0008097536],"domain_scores_gemma":[0.9916855,0.0034242764,0.0007875053,0.0033783524,0.0005038265,0.00022055028],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002154336,0.00074925285,0.0012658443,0.0009298744,0.00028301828,0.00018869313,0.0049096234,0.0010581729,0.000036560275],"category_scores_gemma":[0.00034134486,0.0008678621,0.0006112971,0.00054704514,0.00017910307,0.00038990728,0.0015532038,0.0007302633,0.000116308285],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017490918,0.00028006383,0.0004105506,0.00083606626,0.0005014891,0.00023902614,0.00034404517,0.56029546,0.0072484887,0.42509902,0.003462656,0.0011082496],"study_design_scores_gemma":[0.0009322563,0.00044759442,0.00021926357,0.00043998542,0.00029067614,0.000010455463,0.00003727105,0.78988564,0.05228008,0.15362045,0.00029648925,0.0015398426],"about_ca_topic_score_codex":0.00045655065,"about_ca_topic_score_gemma":0.000041851203,"teacher_disagreement_score":0.595828,"about_ca_system_score_codex":0.00065233384,"about_ca_system_score_gemma":0.0006608334,"threshold_uncertainty_score":0.9993772},"labels":[],"label_agreement":null},{"id":"W4288821692","doi":"10.1109/tvlsi.2018.2889286","title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Very-large-scale integration; Computer science; Scale (ratio); Parallel computing; Computer architecture; Embedded system","score_opus":0.015491888474873051,"score_gpt":0.25037215036191374,"score_spread":0.2348802618870407,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4288821692","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018017156,0.00027166432,0.9525414,0.00022028173,0.018292077,0.0042438935,0.0006456706,0.0025810509,0.003186775],"genre_scores_gemma":[0.9820828,0.00011692621,0.0024935587,0.00029949116,0.00042545205,0.0017093571,0.000066528635,0.00020436796,0.012601521],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.98944,0.0017952377,0.002568517,0.0023136565,0.0022902652,0.0015922796],"domain_scores_gemma":[0.99362504,0.0006784503,0.0009201049,0.0031775131,0.001023184,0.00057570875],"candidate_categories":["metaepi_narrow","scholarly_communication","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0027704763,0.0013912922,0.0016280814,0.001788335,0.0011724853,0.0015564493,0.0019694576,0.0012458044,0.00019043572],"category_scores_gemma":[0.000020200629,0.0012960867,0.0009934996,0.0021835188,0.00013770977,0.0035890816,0.0000073639367,0.002047107,0.0024948402],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0026409815,0.020579336,0.00043572087,0.005168354,0.0032752007,0.00034955773,0.05535846,0.33585805,0.40692815,0.039773416,0.058744512,0.07088828],"study_design_scores_gemma":[0.0029563708,0.0018273154,0.000046691046,0.0034988918,0.00020673433,0.00037106196,0.0063376627,0.7488056,0.22487749,0.00015798105,0.008594188,0.0023199962],"about_ca_topic_score_codex":0.0008335591,"about_ca_topic_score_gemma":0.0012709792,"teacher_disagreement_score":0.9640656,"about_ca_system_score_codex":0.0016418272,"about_ca_system_score_gemma":0.00041755545,"threshold_uncertainty_score":0.9998838},"labels":[],"label_agreement":null},{"id":"W4289812333","doi":"","title":"Embedded Vapor Chamber in Microelectronics Devices","year":2017,"lang":"en","type":"preprint","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut interdisciplinaire d'innovation technologique; Université de Sherbrooke","funders":"","keywords":"Microelectronics; Materials science; Optoelectronics; Computer science","score_opus":0.018339920313408815,"score_gpt":0.2565834708659711,"score_spread":0.2382435505525623,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4289812333","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038933784,0.0042406265,0.857071,0.008901632,0.0005808782,0.0014277938,0.000027632237,0.0012851564,0.087531514],"genre_scores_gemma":[0.7748929,0.00061064836,0.216625,0.00015177131,0.00003764644,0.0002581881,0.00010408424,0.00007231413,0.007247406],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9903697,0.0058367555,0.00090241875,0.0015080661,0.00063296204,0.0007501219],"domain_scores_gemma":[0.9890432,0.00096603774,0.0012459145,0.0068176202,0.0017206809,0.00020657168],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.009011875,0.00056040083,0.00071547774,0.0004667306,0.000383336,0.0015525012,0.0056734486,0.0006157503,0.000029453362],"category_scores_gemma":[0.0010815737,0.00061740965,0.00027202626,0.00038746186,0.00020600483,0.0005350694,0.00424084,0.0013234739,0.00007324026],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025114514,0.0018265801,0.00620328,0.0011455166,0.0003626574,0.0002428406,0.048584197,0.00013767519,0.016135842,0.7667467,0.0110940775,0.14749554],"study_design_scores_gemma":[0.0024932143,0.0000039672796,0.00889612,0.017296812,0.00012538166,0.00024133567,0.00018330521,0.261065,0.49266973,0.14469582,0.067557275,0.0047720303],"about_ca_topic_score_codex":0.0021286595,"about_ca_topic_score_gemma":0.0062117735,"teacher_disagreement_score":0.7359592,"about_ca_system_score_codex":0.00037092002,"about_ca_system_score_gemma":0.0008343705,"threshold_uncertainty_score":0.9997063},"labels":[],"label_agreement":null},{"id":"W4289827569","doi":"10.1109/ipdpsw55747.2022.00107","title":"The First International Workshop on Coarse-Grained Reconfigurable Architectures for High-Performance Computing (CGRA4HPC)","year":2022,"lang":"en","type":"article","venue":"2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Computer architecture; Supercomputer; Reconfigurable computing; Parallel computing; Embedded system; Field-programmable gate array","score_opus":0.017772684397848657,"score_gpt":0.2646691317398033,"score_spread":0.24689644734195462,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4289827569","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039037623,0.00074602047,0.91237015,0.03592999,0.005430943,0.0013744764,0.00035920955,0.00096387445,0.0037877096],"genre_scores_gemma":[0.99041146,0.00008722203,0.0054977103,0.0010334942,0.0004526182,0.00070485857,0.00028821983,0.000042845757,0.0014815682],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99660695,0.00014085924,0.00076513697,0.00090048724,0.0009845728,0.0006020136],"domain_scores_gemma":[0.9974854,0.0009803766,0.00057237735,0.0005182505,0.00032009653,0.00012348722],"candidate_categories":["metaepi_narrow","sts","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0011754568,0.00040948423,0.0003325992,0.0002494709,0.0023437284,0.0010727243,0.0026867045,0.00011699483,0.000025597737],"category_scores_gemma":[0.0001447164,0.0003495769,0.00013457293,0.00054617296,0.00015716984,0.00027671878,0.00043577747,0.0007064373,0.0000052539513],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019349789,0.00072767027,0.0020685487,0.00025964624,0.00068162713,0.00006611206,0.002967804,0.65801626,0.0024920334,0.046479803,0.100269996,0.18403551],"study_design_scores_gemma":[0.0016588862,0.00028738115,0.0007039351,0.0003806423,0.00002575812,0.00016202197,0.00041154752,0.9236782,0.0013660889,0.009184623,0.061343975,0.0007969415],"about_ca_topic_score_codex":0.000024825087,"about_ca_topic_score_gemma":0.00001752776,"teacher_disagreement_score":0.9513738,"about_ca_system_score_codex":0.00036689363,"about_ca_system_score_gemma":0.00012960382,"threshold_uncertainty_score":0.99996424},"labels":[],"label_agreement":null},{"id":"W4289827859","doi":"10.1109/ipdpsw55747.2022.00115","title":"Elastic Multi-Context CGRAs","year":2022,"lang":"en","type":"article","venue":"2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Dataflow; Parallel computing; Context (archaeology); Context switch; Overhead (engineering); Traverse; Reconfigurability; Computer architecture; Embedded system; Programming language; Operating system","score_opus":0.023453037932155838,"score_gpt":0.27448031860093414,"score_spread":0.2510272806687783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4289827859","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005633586,0.0014459456,0.98536235,0.0036138084,0.001577436,0.00039702805,0.0001401716,0.0007602651,0.0010694019],"genre_scores_gemma":[0.9841222,0.000063606574,0.01213109,0.00070994935,0.00018447895,0.00050581887,0.00021235965,0.00003622626,0.0020342271],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.996693,0.00023119772,0.00067134673,0.0009330359,0.00095637987,0.00051504874],"domain_scores_gemma":[0.9984665,0.00019834658,0.00039843493,0.00048875605,0.00024699283,0.00020100616],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006471943,0.00038021719,0.00035978286,0.0002830954,0.0008134855,0.00066339533,0.0019035573,0.00012008513,0.00009871893],"category_scores_gemma":[0.00007299551,0.00039453592,0.00013570924,0.00072379695,0.00011926763,0.0008261654,0.0007813913,0.0006620388,0.00002446551],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015001326,0.006395714,0.02805054,0.0011181142,0.0017809735,0.0021854015,0.023426216,0.19371916,0.07803545,0.16498132,0.29370373,0.20510323],"study_design_scores_gemma":[0.0032064337,0.00034648244,0.0016932163,0.0003276426,0.00007095484,0.0010109583,0.0015371474,0.9234085,0.0014926487,0.009557762,0.055529006,0.0018192228],"about_ca_topic_score_codex":0.000053542786,"about_ca_topic_score_gemma":0.000015055343,"teacher_disagreement_score":0.9784887,"about_ca_system_score_codex":0.0003424528,"about_ca_system_score_gemma":0.0001808299,"threshold_uncertainty_score":0.99985063},"labels":[],"label_agreement":null},{"id":"W4290519822","doi":"10.1007/s11227-022-04741-8","title":"Toward a context-driven deployment optimization for embedded systems: a product line approach","year":2022,"lang":"en","type":"article","venue":"The Journal of Supercomputing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Horizon 2020 Framework Programme","keywords":"Computer science; MPSoC; Variety (cybernetics); Context (archaeology); Software deployment; Resource (disambiguation); Product (mathematics); Semantics (computer science); Probabilistic logic; Product line; Dependency (UML); Software engineering; Embedded system; System on a chip; Programming language; Artificial intelligence; Manufacturing engineering","score_opus":0.058165799714744,"score_gpt":0.26956840739685667,"score_spread":0.21140260768211266,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4290519822","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007883694,0.0012550509,0.98819894,0.00082899723,0.00056069944,0.0010035635,0.0000030286537,0.00014904447,0.00011700812],"genre_scores_gemma":[0.7420798,0.000010775732,0.25739127,0.00019808278,0.00023165684,0.000038943,0.000001790133,0.000022013784,0.000025683308],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967617,0.0012481126,0.0008505981,0.0002290607,0.0006247895,0.00028575043],"domain_scores_gemma":[0.99799824,0.00048871484,0.00060611055,0.00044002366,0.00039886916,0.00006804218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0070185997,0.00017317623,0.0003832649,0.0002031604,0.00038563638,0.0001653751,0.0016256061,0.000028080593,0.0000029590863],"category_scores_gemma":[0.00016190435,0.00012460779,0.00014607498,0.00038640987,0.000027439872,0.00044855746,0.00047879515,0.0003914043,5.6324114e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004537635,0.00014151672,0.00002452728,0.000109131586,0.000087731336,0.000008942436,0.013754683,0.97165406,0.0018735214,0.0059535545,0.0021330938,0.0042138766],"study_design_scores_gemma":[0.0004989524,0.0004638472,0.0000037273928,0.000086396576,0.000031858413,0.0014712407,0.0030676876,0.9928109,0.0007805769,0.0001577314,0.0004767368,0.00015032808],"about_ca_topic_score_codex":0.000029961822,"about_ca_topic_score_gemma":3.3801277e-7,"teacher_disagreement_score":0.73419607,"about_ca_system_score_codex":0.0002559113,"about_ca_system_score_gemma":0.00020763441,"threshold_uncertainty_score":0.5081358},"labels":[],"label_agreement":null},{"id":"W4293211116","doi":"10.1007/978-3-031-02181-7_3","title":"Multi-Stage Architectures for Reranking","year":2022,"lang":"en","type":"book-chapter","venue":"Synthesis lectures on human language technologies","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"sort; Computer science; Class (philosophy); Ranking (information retrieval); Relevance (law); Task (project management); Information retrieval; Artificial intelligence; Section (typography); Natural language processing; Machine learning; Engineering","score_opus":0.0727885303514739,"score_gpt":0.32770005942335584,"score_spread":0.25491152907188197,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4293211116","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0014583068,0.028516542,0.36540198,0.0031655645,0.0015779171,0.014165874,0.0013600112,0.09299479,0.49135903],"genre_scores_gemma":[0.4507814,0.0001761897,0.2951677,0.0009771629,0.0004244637,0.0055710967,0.00008940752,0.00089403556,0.24591854],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99599236,0.000114929055,0.00071434735,0.0016540904,0.00076697924,0.00075730204],"domain_scores_gemma":[0.9945002,0.0013304586,0.000725602,0.0033101202,0.000080166305,0.000053446267],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00070380763,0.0010242395,0.0010919396,0.0016822484,0.0007696629,0.00028732748,0.0050163255,0.0009854852,0.00031576838],"category_scores_gemma":[0.00086006476,0.0009095461,0.0006197828,0.00014573151,0.00030809618,0.00007599804,0.0011408626,0.0015381626,0.00002450235],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004088308,0.000084294334,0.0000026375287,0.000527884,0.00039002075,0.00042052625,0.0020323782,0.00016094028,0.016773587,0.79768693,0.005284154,0.17659576],"study_design_scores_gemma":[0.00088005466,0.0016548479,0.000013582235,0.0017872769,0.00022470689,0.00015167793,0.0006781874,0.0008919627,0.39845327,0.27728727,0.31295425,0.0050229155],"about_ca_topic_score_codex":0.000043159755,"about_ca_topic_score_gemma":0.00011403444,"teacher_disagreement_score":0.52039963,"about_ca_system_score_codex":0.00041087106,"about_ca_system_score_gemma":0.00008067513,"threshold_uncertainty_score":0.9993355},"labels":[],"label_agreement":null},{"id":"W4296610317","doi":"","title":"Semi-formal verification tool implementation using introspection mechanisms in a System-Level Design environment","year":2006,"lang":"en","type":"preprint","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal; Computer Research Institute of Montréal","funders":"","keywords":"Introspection; Computer science; Formal verification; Electronic system-level design and verification; Formal methods; Software engineering; Functional verification; Programming language; Psychology","score_opus":0.029993887856501568,"score_gpt":0.24821705833833296,"score_spread":0.2182231704818314,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4296610317","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01231995,0.00017357069,0.98273665,0.00048654992,0.00029494445,0.0018468313,0.00003872727,0.00068395486,0.0014187985],"genre_scores_gemma":[0.49393007,0.000042122585,0.5052119,0.000016411488,0.000021337517,0.00031943308,0.00017961604,0.000038402268,0.00024074058],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9893349,0.0067077945,0.0012846139,0.0012706905,0.0008190211,0.0005830006],"domain_scores_gemma":[0.99483037,0.000437726,0.0012080224,0.0027121992,0.00070432725,0.00010735976],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.011072714,0.0004985616,0.0005144819,0.000580326,0.00036267642,0.00076317735,0.0018871307,0.00044924318,0.00002073066],"category_scores_gemma":[0.00013824634,0.00058989343,0.00017870565,0.0005323592,0.00007874097,0.0008129656,0.001484491,0.00062554795,0.000027346057],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000258855,0.00079512986,0.0010556055,0.0007563831,0.00011117578,0.000027003578,0.010216397,0.010142714,0.10987351,0.79412603,0.00069448375,0.07217568],"study_design_scores_gemma":[0.0007138908,0.0000021048543,0.0029228046,0.0016872517,0.00004103271,0.00004758969,0.00019625982,0.70009744,0.27937445,0.013852261,0.00022157967,0.0008433293],"about_ca_topic_score_codex":0.004268397,"about_ca_topic_score_gemma":0.00047653614,"teacher_disagreement_score":0.7802738,"about_ca_system_score_codex":0.0019333358,"about_ca_system_score_gemma":0.00037908996,"threshold_uncertainty_score":0.99965525},"labels":[],"label_agreement":null},{"id":"W4297097408","doi":"10.1109/hcs55958.2022.9895626","title":"DFX: A Low-latency Multi-FPGA Appliance for Accelerating Transformer-based Text Generation","year":2022,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Kootenay Association for Science & Technology","funders":"","keywords":"Field-programmable gate array; Computer science; Transformer; Latency (audio); Embedded system; Computer hardware; Electrical engineering; Engineering; Voltage; Telecommunications","score_opus":0.08992952588324667,"score_gpt":0.2985828970172116,"score_spread":0.20865337113396493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4297097408","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0029885431,0.00006559961,0.99282163,0.0004770269,0.00025091207,0.0015217821,0.00000994908,0.00076361635,0.0011009387],"genre_scores_gemma":[0.55916315,0.0000010329959,0.43764532,0.00060979184,0.000066169756,0.0018053917,0.0000118069165,0.000017791222,0.00067955337],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99821687,0.00011459829,0.00042878685,0.000547902,0.0003424145,0.00034940633],"domain_scores_gemma":[0.99911004,0.000087347806,0.00012766918,0.0005075313,0.00010100316,0.00006640292],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007117132,0.0001832477,0.00019999218,0.00012656001,0.0005619961,0.00018354086,0.0009013912,0.000055912587,0.00007414812],"category_scores_gemma":[0.000018945206,0.0001809625,0.000115846015,0.0004107909,0.000016269434,0.0004695668,0.00006087168,0.00016001493,0.00000987874],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027765838,0.0005615277,0.00015463046,0.00024067005,0.00003427172,0.0000145860395,0.0022604305,0.009476619,0.72278965,0.06616116,0.0147204,0.18355829],"study_design_scores_gemma":[0.00051973556,0.00018469398,0.000011150175,0.0000095364485,0.000002824649,0.0000061716614,0.000039060673,0.7767981,0.21959352,0.0003397507,0.0022611846,0.00023425366],"about_ca_topic_score_codex":0.000052892254,"about_ca_topic_score_gemma":0.00003367441,"teacher_disagreement_score":0.7673215,"about_ca_system_score_codex":0.00014954462,"about_ca_system_score_gemma":0.00015277922,"threshold_uncertainty_score":0.73794365},"labels":[],"label_agreement":null},{"id":"W4297804426","doi":"","title":"Ultra-perfect Sorting Scenarios","year":2010,"lang":"en","type":"preprint","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Computer science; Sorting; Algorithm","score_opus":0.01593502269392634,"score_gpt":0.24160163293646675,"score_spread":0.22566661024254042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4297804426","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018378526,0.00054805545,0.8949167,0.005144259,0.000670676,0.00086870184,0.000014843478,0.002045434,0.07741278],"genre_scores_gemma":[0.6650123,0.00011983067,0.33090517,0.00014037018,0.000054088006,0.00016456807,0.00006934981,0.00006455589,0.0034697775],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9890262,0.006868158,0.0010149366,0.0015902598,0.0008167042,0.0006837478],"domain_scores_gemma":[0.9880031,0.0019445264,0.0011313506,0.0061121252,0.002500643,0.00030829135],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.01220702,0.00058714725,0.0006500335,0.00038688257,0.00050777936,0.0014595451,0.0058254353,0.0008023015,0.000060294195],"category_scores_gemma":[0.002727068,0.000627171,0.00038239482,0.0005853401,0.0002410037,0.00043533082,0.0027760563,0.0021968705,0.00011420298],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008016459,0.0009695277,0.0026474248,0.0007623873,0.0002006653,0.000059150258,0.030280663,0.00012270776,0.1463208,0.6349234,0.0060439003,0.17766137],"study_design_scores_gemma":[0.0005746049,0.0000011861353,0.00078841357,0.0047623888,0.000054751665,0.0001189491,0.00006768219,0.114546396,0.8187554,0.044030197,0.0144589,0.0018411587],"about_ca_topic_score_codex":0.001380476,"about_ca_topic_score_gemma":0.0010150269,"teacher_disagreement_score":0.67243457,"about_ca_system_score_codex":0.0001805234,"about_ca_system_score_gemma":0.0005907326,"threshold_uncertainty_score":0.99961793},"labels":[],"label_agreement":null},{"id":"W4297929165","doi":"10.21428/594757db.09aa0c75","title":"Bridging Reality Gap Between Virtual and Physical Robot through Domain Randomization and Induced Noise","year":2022,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ontario Tech University","funders":"","keywords":"Bridging (networking); Computer science; Virtual reality; Noise (video); Human–computer interaction; Artificial intelligence; Computer network","score_opus":0.046127334306923055,"score_gpt":0.29632359948395576,"score_spread":0.2501962651770327,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4297929165","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29405174,0.000014852189,0.703906,0.0004975829,0.000039686824,0.00030411338,0.0000029780874,0.00028500488,0.0008980486],"genre_scores_gemma":[0.9803095,0.0000028706331,0.019298824,0.00016134241,0.000096633135,0.000059318787,0.0000046486916,0.000009749687,0.00005713021],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99830824,0.00053349975,0.00023216287,0.0004286389,0.00031311766,0.00018434605],"domain_scores_gemma":[0.9992348,0.00021799936,0.00010281988,0.00035304922,0.000028967565,0.000062360814],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00091698096,0.00012983139,0.00028512464,0.000060057653,0.00028132103,0.00013308397,0.00030528865,0.00003596675,0.000003516792],"category_scores_gemma":[0.000032495762,0.00012195412,0.000033413162,0.0002742004,0.000040473074,0.0005383845,0.0006168099,0.00017624792,0.0000010584428],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002173439,0.00028797155,0.005984932,0.0001043985,0.00015131956,0.00005254857,0.035328757,0.00040372543,0.1892254,0.6543799,0.005713747,0.10814993],"study_design_scores_gemma":[0.022380628,0.0026396173,0.018576387,0.00013856718,0.00012133896,0.00033685417,0.0019902163,0.3856592,0.18516247,0.3784414,0.0015626515,0.0029906959],"about_ca_topic_score_codex":0.00024073797,"about_ca_topic_score_gemma":0.0000036302542,"teacher_disagreement_score":0.6862577,"about_ca_system_score_codex":0.000057132278,"about_ca_system_score_gemma":0.000031269425,"threshold_uncertainty_score":0.49731448},"labels":[],"label_agreement":null},{"id":"W4300590701","doi":"","title":"Abstraction of clocks in synchronous data-flow systems","year":2008,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Prevention of Organ Failure","funders":"","keywords":"Computer science; Abstraction; Flow (mathematics); Data flow diagram; Programming language; Embedded system; Distributed computing; Operating system; Database","score_opus":0.059867474210503695,"score_gpt":0.279056907449379,"score_spread":0.2191894332388753,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4300590701","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017241303,0.00022195312,0.9685542,0.000035861405,0.00034213834,0.00032119954,0.0000040114887,0.00037241902,0.012906929],"genre_scores_gemma":[0.93767166,0.00002887176,0.061882403,0.000013836497,0.000037917707,0.00001457558,0.000004242959,0.000006151743,0.00034035477],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987193,0.000085227744,0.00043178018,0.0003337394,0.00026251853,0.00016747286],"domain_scores_gemma":[0.9983245,0.00008493601,0.0001439394,0.0013471962,0.00006105978,0.000038365302],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005343263,0.000093489696,0.00021130724,0.00016291025,0.000030398418,0.000026116257,0.0011916382,0.00008377273,0.0000064197056],"category_scores_gemma":[0.000027675966,0.00008458559,0.000021316702,0.00027808518,0.00003085368,0.00076768425,0.00020846937,0.00010582657,0.000032591237],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000832799,0.003375432,0.07932925,0.0024495577,0.00033365385,0.0024899223,0.012669067,0.02864739,0.1333168,0.2647402,0.3055403,0.16702516],"study_design_scores_gemma":[0.00041969997,0.00019423927,0.00928007,0.00018967784,0.0000041665594,0.00083800475,0.00010713593,0.96671116,0.018010192,0.00045267193,0.0033766143,0.00041634732],"about_ca_topic_score_codex":0.0012943996,"about_ca_topic_score_gemma":0.000040236402,"teacher_disagreement_score":0.9380638,"about_ca_system_score_codex":0.000068116395,"about_ca_system_score_gemma":0.00008699518,"threshold_uncertainty_score":0.34493005},"labels":[],"label_agreement":null},{"id":"W4301509430","doi":"10.1109/tvlsi.2017.2760503","title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"","keywords":"Very-large-scale integration; Computer science; Scale (ratio); Computer architecture; Parallel computing; Electronic engineering; Embedded system; Engineering; Physics","score_opus":0.024449206273598846,"score_gpt":0.2750310020746216,"score_spread":0.25058179580102274,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4301509430","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008284206,0.00023079554,0.9630087,0.00038131248,0.018233664,0.003282478,0.0007548476,0.0022376615,0.003586338],"genre_scores_gemma":[0.9845446,0.0001538055,0.0028214608,0.00021588456,0.000609687,0.001956075,0.000046918427,0.0001927938,0.0094588045],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9900053,0.001520296,0.0024517633,0.0022506714,0.0021851133,0.0015868576],"domain_scores_gemma":[0.9916645,0.0005223579,0.001386065,0.00469264,0.0010969231,0.00063748605],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0030319046,0.0013912878,0.00158441,0.0014494113,0.0035434673,0.003377814,0.0030665034,0.0012469961,0.00009299367],"category_scores_gemma":[0.000047056437,0.001297765,0.0009998389,0.0010085683,0.00026439663,0.004817395,0.000010808059,0.0020229171,0.0010339117],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0035599535,0.029383427,0.0005513747,0.005716798,0.0049521765,0.0009545953,0.07251153,0.1865016,0.3462017,0.057855934,0.10394754,0.18786336],"study_design_scores_gemma":[0.0032843845,0.0015765886,0.00011827622,0.0041868514,0.00028689197,0.00043526033,0.0048077,0.70995,0.26355463,0.00027212792,0.008891716,0.0026355628],"about_ca_topic_score_codex":0.001476363,"about_ca_topic_score_gemma":0.002914538,"teacher_disagreement_score":0.97626036,"about_ca_system_score_codex":0.0014494738,"about_ca_system_score_gemma":0.00041161917,"threshold_uncertainty_score":0.9998838},"labels":[],"label_agreement":null},{"id":"W4302572474","doi":"","title":"A new dictionary-based preprocessor that uses radix-190 numbering","year":2016,"lang":"en","type":"article","venue":"DergiPark (Istanbul University)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Numbering; Radix (gastropod); Preprocessor; Computer science; Arithmetic; Natural language processing; Artificial intelligence; Programming language; Mathematics; Biology","score_opus":0.017591456377527022,"score_gpt":0.19683122636284917,"score_spread":0.17923976998532215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4302572474","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0054959487,0.00007205635,0.9722809,0.000779587,0.00021113257,0.00025232966,0.000006139069,0.0014036653,0.01949823],"genre_scores_gemma":[0.8987417,0.000027803926,0.0833459,0.000119045966,0.00007776258,0.0000034944935,0.000001680988,0.000027513326,0.017655075],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981892,0.00014508008,0.00018903553,0.0007005595,0.00037564835,0.00040044],"domain_scores_gemma":[0.99825805,0.0002742866,0.00018457719,0.00095234014,0.00008525366,0.00024546188],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016803811,0.00024132991,0.00024085931,0.0004036481,0.0002084125,0.000120163364,0.001458905,0.00012948926,0.00008430448],"category_scores_gemma":[0.000032274842,0.00021583264,0.00012857463,0.00079888693,0.000071233284,0.0013420277,0.00025922817,0.00010895971,0.000079297824],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00049392186,0.0004310589,0.02939221,0.00033331642,0.00037613718,0.0024740095,0.0038567265,0.0005109168,0.04839691,0.7801777,0.0826581,0.050898958],"study_design_scores_gemma":[0.0037819215,0.0003441573,0.00203798,0.0008803418,0.00007407372,0.00017161148,0.00042727374,0.004942941,0.15187289,0.0122224,0.8214126,0.0018317979],"about_ca_topic_score_codex":0.00006843712,"about_ca_topic_score_gemma":0.000026585316,"teacher_disagreement_score":0.89324576,"about_ca_system_score_codex":0.0002762342,"about_ca_system_score_gemma":0.00032744458,"threshold_uncertainty_score":0.88013995},"labels":[],"label_agreement":null},{"id":"W4302788823","doi":"10.1109/ccece.2006.277692","title":"Transaction Level Modeling in Hardware/Software System Design using .Net Framework","year":2006,"lang":"","type":"article","venue":"PolyPublie (École Polytechnique de Montréal)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Computer science; Transaction-level modeling; Abstraction; Interoperability; Component (thermodynamics); XML; .NET Framework; Object-oriented programming; Software; Component-based software engineering; Database transaction; Computer architecture; Programming language; Software engineering; Electronic system-level design and verification; Embedded system; Software system; Operating system","score_opus":0.04856213178107259,"score_gpt":0.25513564178561454,"score_spread":0.20657351000454194,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4302788823","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012574875,0.0052311784,0.9712091,0.0004777202,0.0010085693,0.0045805033,0.00011872593,0.004680559,0.000118787255],"genre_scores_gemma":[0.5060539,0.000088525965,0.4923074,0.00022032073,0.0003411123,0.0006337105,0.000010749899,0.00020863964,0.00013560469],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.98609173,0.0024525183,0.0036301622,0.0027270813,0.0019277072,0.0031707766],"domain_scores_gemma":[0.9929303,0.00071434875,0.001315099,0.003683944,0.000676095,0.0006802286],"candidate_categories":["metaepi_narrow","scholarly_communication","research_integrity"],"consensus_categories":["metaepi_narrow","research_integrity"],"category_scores_codex":[0.0055752317,0.0018199021,0.0020530766,0.0028984793,0.00095470506,0.0018338218,0.0034436488,0.0026436811,0.00002230836],"category_scores_gemma":[0.00036024235,0.0021772056,0.000737223,0.004059987,0.00020588208,0.0029523796,0.0005094605,0.0027364239,0.00003792265],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":true,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023709948,0.0006646682,0.003813292,0.0008523506,0.0001044346,0.0007956619,0.0014149043,0.9243928,0.010107177,0.03996445,0.00041822894,0.017234892],"study_design_scores_gemma":[0.0007686685,0.00028829763,0.0005754688,0.003989769,0.000118293276,0.0009118291,0.0002863627,0.9621517,0.018043915,0.010861092,0.000044206357,0.0019603733],"about_ca_topic_score_codex":0.08762373,"about_ca_topic_score_gemma":0.0030172223,"teacher_disagreement_score":0.49347907,"about_ca_system_score_codex":0.0074536526,"about_ca_system_score_gemma":0.0017145645,"threshold_uncertainty_score":0.9995643},"labels":[],"label_agreement":null},{"id":"W4308099064","doi":"10.32920/21493950","title":"Macro-Programmable Reconfigurable Stream Processor for Collaborative Multi-Agent Systems","year":2022,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Computer science; Embedded system; Macro; Process (computing); Stream processing; Computer architecture; Reconfigurable computing; Data stream mining; Computer hardware; Operating system","score_opus":0.06678115743636578,"score_gpt":0.3213045243377996,"score_spread":0.25452336690143385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308099064","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00016047068,0.0022392145,0.96316653,0.00027459202,0.0028183984,0.011861587,0.0003062366,0.0030566677,0.01611627],"genre_scores_gemma":[0.095210865,0.00021116516,0.77824384,0.00020501185,0.00032418987,0.053322963,0.00030647707,0.00020282755,0.07197263],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99486125,0.00047510554,0.0011256221,0.0019301185,0.00073677895,0.0008711119],"domain_scores_gemma":[0.9950468,0.0002750979,0.0010153025,0.0022715377,0.0011613694,0.00022987605],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0019425438,0.0007063726,0.001055137,0.00035598542,0.00042937472,0.0016024923,0.0037192777,0.00046807903,0.000082238985],"category_scores_gemma":[0.00013106717,0.00067049015,0.00027468428,0.00078219105,0.000055972494,0.00044327148,0.001439237,0.0007451307,0.000032302014],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023750398,0.003116914,0.00069384987,0.022348411,0.002397657,0.0002855036,0.015331106,0.030616932,0.004240799,0.46538833,0.41164932,0.043693688],"study_design_scores_gemma":[0.0019640997,0.00137779,0.00001638248,0.00091631385,0.000121725614,0.000049292747,0.0034596361,0.52790534,0.04117793,0.012279019,0.40737104,0.003361407],"about_ca_topic_score_codex":0.00079923315,"about_ca_topic_score_gemma":0.00007778092,"teacher_disagreement_score":0.49728844,"about_ca_system_score_codex":0.0007849261,"about_ca_system_score_gemma":0.0013128824,"threshold_uncertainty_score":0.9995746},"labels":[],"label_agreement":null},{"id":"W4308099071","doi":"10.32920/21493950.v1","title":"Macro-Programmable Reconfigurable Stream Processor for Collaborative Multi-Agent Systems","year":2022,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Computer science; Embedded system; Macro; Process (computing); Computer architecture; Stream processing; Reconfigurable computing; Data stream mining; Computer hardware; Distributed computing; Operating system","score_opus":0.06678115743636578,"score_gpt":0.3213045243377996,"score_spread":0.25452336690143385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308099071","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00016047068,0.0022392145,0.96316653,0.00027459202,0.0028183984,0.011861587,0.0003062366,0.0030566677,0.01611627],"genre_scores_gemma":[0.095210865,0.00021116516,0.77824384,0.00020501185,0.00032418987,0.053322963,0.00030647707,0.00020282755,0.07197263],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99486125,0.00047510554,0.0011256221,0.0019301185,0.00073677895,0.0008711119],"domain_scores_gemma":[0.9950468,0.0002750979,0.0010153025,0.0022715377,0.0011613694,0.00022987605],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0019425438,0.0007063726,0.001055137,0.00035598542,0.00042937472,0.0016024923,0.0037192777,0.00046807903,0.000082238985],"category_scores_gemma":[0.00013106717,0.00067049015,0.00027468428,0.00078219105,0.000055972494,0.00044327148,0.001439237,0.0007451307,0.000032302014],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023750398,0.003116914,0.00069384987,0.022348411,0.002397657,0.0002855036,0.015331106,0.030616932,0.004240799,0.46538833,0.41164932,0.043693688],"study_design_scores_gemma":[0.0019640997,0.00137779,0.00001638248,0.00091631385,0.000121725614,0.000049292747,0.0034596361,0.52790534,0.04117793,0.012279019,0.40737104,0.003361407],"about_ca_topic_score_codex":0.00079923315,"about_ca_topic_score_gemma":0.00007778092,"teacher_disagreement_score":0.49728844,"about_ca_system_score_codex":0.0007849261,"about_ca_system_score_gemma":0.0013128824,"threshold_uncertainty_score":0.9995746},"labels":[],"label_agreement":null},{"id":"W4308207443","doi":"10.32920/21502167.v1","title":"Cost Effective Reconfigurable Architecture for Stream Processing Applications","year":2022,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Computer science; Computer architecture; Architecture; Reconfigurable computing; Embedded system; Mode (computer interface); Stream processing; Real-time computing; Distributed computing; Operating system","score_opus":0.032687491290916706,"score_gpt":0.3196575092846379,"score_spread":0.2869700179937212,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308207443","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000012568288,0.000334016,0.94774663,0.0003961451,0.000196707,0.014500929,0.00006453013,0.0017113116,0.035037156],"genre_scores_gemma":[0.038912427,0.000014395513,0.7891311,0.0003611952,0.0002666894,0.1673913,0.00014773042,0.000077510515,0.003697668],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9976663,0.00018451623,0.00038721538,0.0011213621,0.00028650046,0.0003540827],"domain_scores_gemma":[0.9975186,0.00038549205,0.00037217684,0.0014191564,0.00021209332,0.00009249287],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007189043,0.00033301295,0.00042079543,0.0002528045,0.0003316717,0.00042360337,0.0022223287,0.00023723482,0.000039982646],"category_scores_gemma":[0.000039996386,0.00031667898,0.00018756276,0.00031853298,0.000035134057,0.00014156708,0.00082755816,0.0007703679,0.000007880596],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008277046,0.000099990066,0.000017247488,0.0010971249,0.00005557878,0.0000022144234,0.0009918055,0.0018438314,0.000608384,0.029225776,0.007782113,0.9582676],"study_design_scores_gemma":[0.00047059616,0.00035066655,0.000042014322,0.00046668726,0.000061666535,0.000057022717,0.0001980919,0.057345998,0.044635624,0.38292757,0.51184493,0.0015991159],"about_ca_topic_score_codex":0.00007530836,"about_ca_topic_score_gemma":0.000023651657,"teacher_disagreement_score":0.95666856,"about_ca_system_score_codex":0.0003187602,"about_ca_system_score_gemma":0.00035154857,"threshold_uncertainty_score":0.99992853},"labels":[],"label_agreement":null},{"id":"W4308277383","doi":"10.32920/21502167","title":"Cost Effective Reconfigurable Architecture for Stream Processing Applications","year":2022,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Computer science; Computer architecture; Reconfigurable computing; Architecture; Embedded system; Stream processing; Mode (computer interface); Real-time computing; Distributed computing; Operating system","score_opus":0.032687491290916706,"score_gpt":0.3196575092846379,"score_spread":0.2869700179937212,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308277383","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000012568288,0.000334016,0.94774663,0.0003961451,0.000196707,0.014500929,0.00006453013,0.0017113116,0.035037156],"genre_scores_gemma":[0.038912427,0.000014395513,0.7891311,0.0003611952,0.0002666894,0.1673913,0.00014773042,0.000077510515,0.003697668],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9976663,0.00018451623,0.00038721538,0.0011213621,0.00028650046,0.0003540827],"domain_scores_gemma":[0.9975186,0.00038549205,0.00037217684,0.0014191564,0.00021209332,0.00009249287],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007189043,0.00033301295,0.00042079543,0.0002528045,0.0003316717,0.00042360337,0.0022223287,0.00023723482,0.000039982646],"category_scores_gemma":[0.000039996386,0.00031667898,0.00018756276,0.00031853298,0.000035134057,0.00014156708,0.00082755816,0.0007703679,0.000007880596],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008277046,0.000099990066,0.000017247488,0.0010971249,0.00005557878,0.0000022144234,0.0009918055,0.0018438314,0.000608384,0.029225776,0.007782113,0.9582676],"study_design_scores_gemma":[0.00047059616,0.00035066655,0.000042014322,0.00046668726,0.000061666535,0.000057022717,0.0001980919,0.057345998,0.044635624,0.38292757,0.51184493,0.0015991159],"about_ca_topic_score_codex":0.00007530836,"about_ca_topic_score_gemma":0.000023651657,"teacher_disagreement_score":0.95666856,"about_ca_system_score_codex":0.0003187602,"about_ca_system_score_gemma":0.00035154857,"threshold_uncertainty_score":0.99992853},"labels":[],"label_agreement":null},{"id":"W4310292365","doi":"","title":"Four grid cell modules can code for a precise location at a low error","year":2022,"lang":"en","type":"preprint","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Computer science; Code (set theory); Grid; Programming language; Geology; Geodesy","score_opus":0.026616754932075094,"score_gpt":0.24870897168357078,"score_spread":0.22209221675149568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4310292365","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015744694,0.00087539706,0.9659294,0.0054281782,0.0007361288,0.0025191533,0.00043347213,0.0012003302,0.0071332734],"genre_scores_gemma":[0.5450464,0.00019288382,0.4315002,0.00016502388,0.000065309294,0.0025558476,0.0008112546,0.00011440472,0.019548679],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99017334,0.0057963133,0.00091587263,0.0016675487,0.0008400623,0.0006068715],"domain_scores_gemma":[0.9888136,0.0017812795,0.0011641529,0.005182169,0.0027951847,0.00026365666],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.007606561,0.00054622936,0.0006069499,0.000400848,0.0007491178,0.0006249025,0.0050716484,0.00037121095,0.000066771194],"category_scores_gemma":[0.0010444574,0.0006294362,0.0003600941,0.000665639,0.00017947413,0.00027182655,0.0052917716,0.00072274206,0.000023804747],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022043083,0.006109948,0.0026633376,0.010042539,0.00066866475,0.00009458542,0.17649859,0.012162809,0.06298043,0.44551814,0.17180666,0.111233875],"study_design_scores_gemma":[0.0014522865,0.0000056091394,0.00074113556,0.0032143062,0.00010093984,0.000054802556,0.00027172244,0.5650343,0.3372503,0.026059369,0.06372867,0.0020866233],"about_ca_topic_score_codex":0.0009196711,"about_ca_topic_score_gemma":0.0033220425,"teacher_disagreement_score":0.55287147,"about_ca_system_score_codex":0.0009048106,"about_ca_system_score_gemma":0.00067475653,"threshold_uncertainty_score":0.99961567},"labels":[],"label_agreement":null},{"id":"W4311647892","doi":"10.21203/rs.3.rs-2304402/v1","title":"The Good, the Bad and the Ugly: Practices and Perspectives on Hardware Acceleration for Embedded Image Processing","year":2022,"lang":"en","type":"preprint","venue":"Research Square","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Acceleration; Hardware acceleration; Computer science; Computer hardware; Embedded system; Image processing; Image (mathematics); Artificial intelligence; Field-programmable gate array; Physics","score_opus":0.1317529555918843,"score_gpt":0.4445473984524885,"score_spread":0.3127944428606042,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4311647892","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024604864,0.087072305,0.44512397,0.3456637,0.0010600425,0.05417137,0.00022842847,0.001973356,0.040101964],"genre_scores_gemma":[0.9750899,0.003372969,0.011500564,0.0001817066,0.00036351522,0.008117033,0.000013647696,0.00006229112,0.0012983455],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9928228,0.0040663434,0.0003228945,0.0009507261,0.0013575053,0.00047972516],"domain_scores_gemma":[0.9895509,0.0074604065,0.00054470426,0.0014543667,0.00092015794,0.00006946814],"candidate_categories":["sts","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.015456986,0.00026162725,0.00027594555,0.00016740008,0.0032536285,0.005621721,0.0022301166,0.00013398257,0.000005691197],"category_scores_gemma":[0.0039906506,0.00012691728,0.00010160135,0.00037786888,0.0006640832,0.0006749598,0.0031561141,0.0020133818,0.0000016999727],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00079100626,0.0001886859,0.00014287607,0.0019890924,0.00021639826,0.000025043491,0.16118933,0.00007981049,0.0008933354,0.73335606,0.013468117,0.08766022],"study_design_scores_gemma":[0.003545963,0.0023056262,0.0037165466,0.002676611,0.00010872984,0.00015229794,0.24424738,0.34491006,0.0046430365,0.30465153,0.08735831,0.0016839018],"about_ca_topic_score_codex":0.00016396707,"about_ca_topic_score_gemma":0.00006741906,"teacher_disagreement_score":0.95048505,"about_ca_system_score_codex":0.00020566859,"about_ca_system_score_gemma":0.00059585297,"threshold_uncertainty_score":0.998044},"labels":[],"label_agreement":null},{"id":"W4318328344","doi":"10.1145/3559009.3569671","title":"mu-grind","year":2022,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Compiler; Computer science; Grind; Tracing; Programming language; Computer architecture; Embedded system; Parallel computing; Engineering","score_opus":0.012652232410296204,"score_gpt":0.2222264955870743,"score_spread":0.2095742631767781,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4318328344","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0016856693,0.000037606325,0.8675515,0.00052060897,0.00022891261,0.00012551296,4.626485e-7,0.00096510566,0.12888463],"genre_scores_gemma":[0.89429,4.801912e-7,0.098087564,0.0006853948,0.000021108524,0.00008277151,3.128266e-7,0.000004648178,0.0068277293],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992837,0.00008626932,0.00009841519,0.00017999182,0.00023039238,0.00012127106],"domain_scores_gemma":[0.999435,0.000028241167,0.00002765403,0.00046483357,0.000013945659,0.000030315588],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003306395,0.000045639328,0.00005797904,0.000064069725,0.00012212487,0.000044618857,0.000923281,0.000010136741,0.000255549],"category_scores_gemma":[0.0000051908996,0.00004311763,0.00002687103,0.0002460569,0.000006224344,0.00014923853,0.0006050074,0.00008871417,0.000063413994],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.7800104e-7,0.000038165326,0.00037048355,0.000003588526,0.000005135397,0.00003811944,0.00042978176,0.000029956114,0.0038977808,0.88351315,0.097429655,0.014243418],"study_design_scores_gemma":[0.00044608524,0.0006368739,0.0011115453,0.000006894579,0.000003446182,0.00054118945,0.000301704,0.059619125,0.07863525,0.099366575,0.75852126,0.0008100571],"about_ca_topic_score_codex":0.0000349037,"about_ca_topic_score_gemma":0.000001607783,"teacher_disagreement_score":0.8926043,"about_ca_system_score_codex":0.000046809208,"about_ca_system_score_gemma":0.000026715488,"threshold_uncertainty_score":0.27980822},"labels":[],"label_agreement":null},{"id":"W4319870556","doi":"10.1145/3543622.3579026","title":"Open-source and FPGAs","year":2023,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Open source; Open source software; Computer science; Public domain software; Operating system; The Internet; Software; Open source hardware; Field-programmable gate array; Open platform; Reduced instruction set computing; Field (mathematics); World Wide Web; Software engineering; Embedded system; Instruction set; Computer hardware","score_opus":0.03954429350027732,"score_gpt":0.29950976715642047,"score_spread":0.25996547365614314,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4319870556","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0041284887,0.000028173852,0.90537614,0.0013192092,0.0000799989,0.00024078472,1.8860501e-7,0.0024320676,0.08639497],"genre_scores_gemma":[0.7954085,0.000022508819,0.15310617,0.0009309663,0.000040945837,0.000061166975,7.036501e-7,0.000016276108,0.050412778],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993833,0.000043421463,0.00009610889,0.00023249091,0.00010514221,0.00013955633],"domain_scores_gemma":[0.99942964,0.00006551079,0.000022090111,0.00041194118,0.000019571391,0.000051260096],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004601411,0.00005542011,0.00008191319,0.00007610878,0.000056198987,0.00035544677,0.001120034,0.000029648372,0.000009941135],"category_scores_gemma":[0.000020149508,0.00004601007,0.000010616084,0.00039071945,0.000015076345,0.00041952508,0.0013151246,0.000039566818,0.00025745074],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011034613,0.000013719585,0.00067794876,0.000018466111,0.000009310285,0.000034942987,0.0010791873,0.0000072853672,0.0051446217,0.60740143,0.2886969,0.0969151],"study_design_scores_gemma":[0.0007346297,0.0003402176,0.0046902443,0.00010884711,0.000004742376,0.00021150595,0.00028639848,0.2284382,0.076853834,0.14079121,0.54661006,0.00093011616],"about_ca_topic_score_codex":0.00009243513,"about_ca_topic_score_gemma":0.0000072022276,"teacher_disagreement_score":0.79128,"about_ca_system_score_codex":0.000008161949,"about_ca_system_score_gemma":0.000014851285,"threshold_uncertainty_score":0.34275812},"labels":[],"label_agreement":null},{"id":"W4321496277","doi":"10.1145/3579990","title":"Proceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization","year":2023,"lang":"en","type":"paratext","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Code generation; Computer science; Code (set theory); Software engineering; Software; Program optimization; Computer architecture; Operating system; Programming language","score_opus":0.049955926480772746,"score_gpt":0.2958949689217165,"score_spread":0.24593904244094378,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321496277","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0003042989,0.000050236486,0.69246286,0.0034484263,0.0081398655,0.0013197409,0.000056866338,0.00048330455,0.2937344],"genre_scores_gemma":[0.036317796,0.002558718,0.30979115,0.0014153108,0.0031915398,0.0006423704,0.00018384942,0.00021580642,0.64568347],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99850446,0.000031737734,0.00037442072,0.00046717515,0.0004939333,0.00012829335],"domain_scores_gemma":[0.99875444,0.000061222905,0.00038489042,0.0004015658,0.00036662343,0.000031260806],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032894168,0.00019721374,0.0002106047,0.00016008281,0.00007748803,0.00028067318,0.0015933039,0.00023874342,0.000034460623],"category_scores_gemma":[0.000053897285,0.000142353,0.000058861307,0.00031087876,0.000042432763,0.00039063863,0.00040508166,0.00018490836,0.00011281799],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000032574737,0.00002834358,0.000007999113,0.00010363954,0.000045998277,2.9730762e-7,0.0003494073,0.008655508,0.020202536,0.028981062,0.94105697,0.0005649842],"study_design_scores_gemma":[0.00030732795,0.0002263223,0.000016236563,0.0007471674,0.000022398164,0.000027049675,0.00005048934,0.70238715,0.27148333,0.0005189415,0.023619793,0.0005938143],"about_ca_topic_score_codex":0.000025915917,"about_ca_topic_score_gemma":0.0000061747646,"teacher_disagreement_score":0.9174372,"about_ca_system_score_codex":0.00009826459,"about_ca_system_score_gemma":0.000055991935,"threshold_uncertainty_score":0.5804987},"labels":[],"label_agreement":null},{"id":"W4321637075","doi":"10.1109/rsp57251.2022.10039002","title":"Machine Learning-Based Hard/Soft Logic Trade-offs in VTR","year":2022,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick","funders":"","keywords":"Computer science; Verilog; Floorplan; Pipeline (software); Computer architecture; Netlist; Embedded system; Computer hardware; Programming language; Field-programmable gate array","score_opus":0.028172122412629893,"score_gpt":0.25332648596263063,"score_spread":0.22515436355000074,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321637075","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012443763,0.0003007033,0.98354495,0.0029727996,0.00020901264,0.00041492452,0.000002712362,0.0016936739,0.009616826],"genre_scores_gemma":[0.9584213,0.0000019009341,0.037829436,0.0016976394,0.000018528188,0.00014977025,0.000005526143,0.000015920386,0.0018599619],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978779,0.00056776375,0.0003185716,0.0004710354,0.00044340067,0.00032136065],"domain_scores_gemma":[0.9991076,0.00016292282,0.00009779312,0.00055175764,0.000013979979,0.0000659687],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011050538,0.00015636669,0.00022076746,0.00028263527,0.00016453031,0.00008061192,0.0012616788,0.00004834146,0.00030797723],"category_scores_gemma":[0.000050244736,0.00014802671,0.00007760321,0.00073026685,0.000024111545,0.00018472367,0.00033246656,0.0005103106,0.00003425249],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012103591,0.0021220031,0.08987676,0.00026478217,0.000071798444,0.0019547995,0.005885602,0.10614193,0.028178118,0.61453605,0.064226046,0.08662105],"study_design_scores_gemma":[0.0006301522,0.000633701,0.0016767839,0.000015356047,0.000002570611,0.00006158457,0.000057357076,0.93134886,0.0049311677,0.008093693,0.05207686,0.00047192597],"about_ca_topic_score_codex":0.00026463074,"about_ca_topic_score_gemma":0.00004199256,"teacher_disagreement_score":0.9571769,"about_ca_system_score_codex":0.00017490707,"about_ca_system_score_gemma":0.000093775685,"threshold_uncertainty_score":0.6036354},"labels":[],"label_agreement":null},{"id":"W4321637475","doi":"10.1109/fpl57034.2022.00067","title":"Modeling and Exploration of Elastic CGRAs","year":2022,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Parallel computing; Merge (version control); Scheduling (production processes); Latency (audio); Architecture; Computer architecture; Context switch; Compile time; Compiler; Embedded system; Programming language","score_opus":0.05061636857342273,"score_gpt":0.2653835570624615,"score_spread":0.21476718848903875,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4321637475","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01336965,0.00004955615,0.98499084,0.00009021697,0.000046019763,0.00008210832,2.4328776e-7,0.00015010564,0.0012212911],"genre_scores_gemma":[0.92815924,0.0000024142112,0.07169183,0.000031226573,0.0000048199795,0.000029601406,2.6095591e-7,0.0000023659186,0.000078217716],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999504,0.00005622968,0.00012301288,0.000116388655,0.00014572407,0.00005463682],"domain_scores_gemma":[0.9997322,0.000024487957,0.000027589023,0.00017497619,0.000025399984,0.000015368361],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002491538,0.0000334656,0.00005942325,0.00006910982,0.000055215743,0.000018092196,0.0002039806,0.000008491711,0.000007376056],"category_scores_gemma":[0.000009465827,0.000032188465,0.000010693934,0.00013957723,0.000005658692,0.0003796947,0.00020728949,0.000040127157,8.72333e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000040151235,0.000045887675,0.00011940731,0.000034755143,0.00000888542,0.000004465749,0.0037186125,0.048343774,0.022994174,0.91482675,0.0006256701,0.009273576],"study_design_scores_gemma":[0.000036248515,0.00006774265,0.000002483754,0.0000029879443,7.9627057e-7,0.000006186042,0.00012310539,0.9683009,0.00344568,0.027934212,0.000039726005,0.000039924853],"about_ca_topic_score_codex":0.00004109902,"about_ca_topic_score_gemma":0.0000024504313,"teacher_disagreement_score":0.9199571,"about_ca_system_score_codex":0.000014363579,"about_ca_system_score_gemma":0.000015599486,"threshold_uncertainty_score":0.13126075},"labels":[],"label_agreement":null},{"id":"W4327635304","doi":"10.1007/978-3-031-22170-5_7","title":"Application-Specific and Reconfigurable AI Accelerator","year":2012,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Application-specific integrated circuit; Field-programmable gate array; Computer architecture; Computer science; Software; Embedded system; Hardware acceleration; Domain (mathematical analysis); Reconfigurable computing; Computer hardware; Architecture; Hardware architecture; Operating system","score_opus":0.02989030360568177,"score_gpt":0.24371684994262277,"score_spread":0.213826546336941,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4327635304","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[2.5853666e-7,0.0027000078,0.36967936,0.00020651316,0.00011497082,0.0004149854,0.0000027309375,0.00055828225,0.6263229],"genre_scores_gemma":[0.007625793,0.0017629288,0.050223384,0.0011462445,0.0005790205,0.00019749027,0.000013363036,0.00010086408,0.9383509],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99847347,0.000018808238,0.0003810497,0.00061836396,0.00025086192,0.00025743],"domain_scores_gemma":[0.99815565,0.00007099751,0.00020454425,0.0012680208,0.00014115748,0.00015962332],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0003238982,0.00031528226,0.00035611406,0.00016891432,0.00008656697,0.0002709028,0.00088762667,0.00038929892,0.0003616547],"category_scores_gemma":[0.0000020050174,0.00029045434,0.00006666446,0.000039513347,0.00005113737,0.00051790546,0.000104327424,0.00031550377,0.0008176821],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.1517674e-7,0.00000396985,0.000003284032,0.000020105463,0.000011080709,0.0000014174701,0.00004566685,1.7650825e-8,0.00055325805,0.87332416,0.047901392,0.07813514],"study_design_scores_gemma":[0.000047257206,0.000022025333,0.000005531117,0.000047593156,0.00000422212,0.00003709925,0.0000011366442,0.00008620919,0.0038133522,0.07625346,0.919319,0.00036317206],"about_ca_topic_score_codex":0.000011932604,"about_ca_topic_score_gemma":0.000003125584,"teacher_disagreement_score":0.8714175,"about_ca_system_score_codex":0.00007059364,"about_ca_system_score_gemma":0.000047167265,"threshold_uncertainty_score":0.9999603},"labels":[],"label_agreement":null},{"id":"W4362576217","doi":"10.22215/etd/2022-15387","title":"Arch-Lang : A DSE Tool for Flexible Hardware/Software Co-Design","year":2022,"lang":"en","type":"dissertation","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Computer architecture; Multi-core processor; Software; Interpreter; Dataflow; Domain (mathematical analysis); Embedded system; Architecture; Resource-oriented architecture; Hardware architecture; Software development; Software engineering; Software design; Operating system; Programming language","score_opus":0.043093014351419004,"score_gpt":0.3342259684165233,"score_spread":0.2911329540651043,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4362576217","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00004336335,0.00033157776,0.9748129,0.000042342323,0.0009275866,0.0029417702,0.00005505991,0.003878567,0.016966837],"genre_scores_gemma":[0.0013114609,0.000026774607,0.74862313,0.00036052876,0.00017946221,0.0052483696,0.0011076705,0.00013820069,0.24300441],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9965783,0.00028767658,0.0006739645,0.0010791558,0.0007988083,0.0005820934],"domain_scores_gemma":[0.9970709,0.0007293684,0.00040488876,0.0014120819,0.0002718287,0.00011094811],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012343522,0.0004962001,0.0006211337,0.00071052194,0.00034538473,0.0003673493,0.0025440508,0.00033493844,0.00027686657],"category_scores_gemma":[0.00025755443,0.000497413,0.00032370942,0.0006135234,0.000017896078,0.0004782659,0.00014962345,0.0004486577,0.00006794657],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015247989,0.0001509228,0.00003181519,0.0011544805,0.0001594825,0.00004641264,0.0040328354,0.000076546254,0.003309644,0.086263865,0.8556043,0.049017258],"study_design_scores_gemma":[0.0017144631,0.002559723,0.00011984261,0.0009055249,0.00015621091,0.00011678365,0.0014652229,0.013590715,0.27307972,0.060983334,0.6406687,0.0046397843],"about_ca_topic_score_codex":0.000108725195,"about_ca_topic_score_gemma":0.000024231414,"teacher_disagreement_score":0.2697701,"about_ca_system_score_codex":0.0002896701,"about_ca_system_score_gemma":0.0006266929,"threshold_uncertainty_score":0.99974775},"labels":[],"label_agreement":null},{"id":"W4367154860","doi":"10.1007/978-981-15-6401-7_49-1","title":"Field-Programmable Gate Array Architecture","year":2023,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Computer architecture; Latency (audio); Gate array; Embedded system; Interconnection; Programmable Array Logic; Programmable logic array; Routing (electronic design automation); Component (thermodynamics); Logic synthesis; Logic gate; Logic family; Telecommunications","score_opus":0.026561916988616915,"score_gpt":0.24806236454070346,"score_spread":0.22150044755208653,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4367154860","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[9.9641106e-8,0.000065920845,0.47621745,0.0004558479,0.0003524122,0.00033031427,0.0000020354764,0.0026634585,0.5199125],"genre_scores_gemma":[0.000081095495,0.000052978143,0.11973846,0.0005670173,0.00023568474,0.000055159515,0.0000073364977,0.00008477122,0.8791775],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9976875,0.000033705663,0.0004481442,0.0008416956,0.00053467834,0.00045425107],"domain_scores_gemma":[0.9975562,0.00022780936,0.00021721948,0.0017452798,0.00010742401,0.0001460389],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00039590945,0.00046290667,0.0004975234,0.00033961298,0.00008764713,0.00028449096,0.00197327,0.000596013,0.00016988708],"category_scores_gemma":[0.000028051883,0.00039602452,0.00027242873,0.000108364475,0.00003763454,0.00014224704,0.00040126694,0.00071367377,0.0015863499],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000026838413,0.0000044044414,5.574213e-7,0.00007940952,0.00005641846,0.000120027966,0.00014083709,0.00000384652,0.0001683236,0.89301395,0.05052163,0.055887908],"study_design_scores_gemma":[0.00006370025,0.00021544407,2.611256e-7,0.00026820658,0.000010500851,0.000051620456,0.0000020170708,0.00017127201,0.003280294,0.522889,0.47249123,0.00055640267],"about_ca_topic_score_codex":0.000051025985,"about_ca_topic_score_gemma":0.00007042039,"teacher_disagreement_score":0.42196962,"about_ca_system_score_codex":0.000053941596,"about_ca_system_score_gemma":0.00009758176,"threshold_uncertainty_score":0.99984914},"labels":[],"label_agreement":null},{"id":"W4376623613","doi":"10.1109/tac.2023.3275955","title":"Event-Variant and Time-Variant (max,+) Systems","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Automatic Control","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Innovation Cluster (Canada)","funders":"Deutsche Forschungsgemeinschaft","keywords":"Event (particle physics); Computer science; Control theory (sociology); Artificial intelligence; Physics; Control (management)","score_opus":0.01242714683335876,"score_gpt":0.24384302906036437,"score_spread":0.2314158822270056,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4376623613","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013740265,0.00006893961,0.9918197,0.00076409924,0.00088185404,0.0011380002,0.000024464749,0.0034484558,0.00048046093],"genre_scores_gemma":[0.99429786,0.000013597015,0.0031977193,0.00016443818,0.000042593954,0.00048321582,8.9044687e-7,0.0000316262,0.0017680592],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99758583,0.00039606594,0.0005940037,0.00051532715,0.00047074305,0.00043803392],"domain_scores_gemma":[0.9981089,0.0005843714,0.00016173339,0.00089116534,0.00007791844,0.0001758973],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0010803544,0.0002729604,0.0004701715,0.00044069358,0.00025147013,0.00034011184,0.0005752588,0.00014913673,0.000039483704],"category_scores_gemma":[0.000018021301,0.00024671596,0.00012441324,0.00071903685,0.00004648351,0.00038741267,0.0000045321876,0.00017631237,0.0008918958],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019164501,0.0019586415,0.000024496043,0.0023758698,0.0029897145,0.0048967935,0.010189566,0.09323563,0.13125944,0.10951736,0.042872284,0.60048854],"study_design_scores_gemma":[0.00085467706,0.00020273622,0.000048724887,0.00019043562,0.000042595617,0.00033002684,0.000036103134,0.99601763,0.0010021433,0.00064224843,0.00036315553,0.00026952004],"about_ca_topic_score_codex":0.000078958205,"about_ca_topic_score_gemma":0.0000050369913,"teacher_disagreement_score":0.99292386,"about_ca_system_score_codex":0.00009723189,"about_ca_system_score_gemma":0.000101546146,"threshold_uncertainty_score":0.9999985},"labels":[],"label_agreement":null},{"id":"W4379115867","doi":"10.23919/date56975.2023.10136921","title":"HERMES: qualification of High pErformance pRogrammable Microprocessor and dEvelopment of Software ecosystem","year":2023,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"NanoXplore (Canada)","funders":"European Commission","keywords":"Virtualization; Software deployment; Operating system; Software; Embedded system; Field-programmable gate array; Computer science; Hypervisor; Software development; Software engineering; Multi-core processor; Microprocessor; European union; Systems engineering; Engineering; Business; Cloud computing","score_opus":0.028520194716048927,"score_gpt":0.257166055469313,"score_spread":0.22864586075326404,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4379115867","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6068889,0.000041385418,0.39216867,0.000022628416,0.00003436396,0.00029266195,0.0000013807845,0.00046982314,0.0000802059],"genre_scores_gemma":[0.69592416,0.0000106979005,0.3037911,0.0000035244339,0.0000037031846,0.00005950581,0.000002677805,0.0000056539443,0.00019896039],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99887955,0.000038628357,0.00046422024,0.00023457067,0.00022493242,0.00015810164],"domain_scores_gemma":[0.99916166,0.000048940507,0.00023148484,0.00033611967,0.00018896375,0.00003285788],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00070049416,0.00009132119,0.00019908232,0.00014992416,0.000050129474,0.00002736248,0.0004121066,0.000052910596,0.0000021322503],"category_scores_gemma":[0.000020548958,0.00007732534,0.00001374275,0.000498636,0.000020815252,0.00025104618,0.00013070203,0.00003387431,0.00001619376],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026554379,0.00024308386,0.027618172,0.011845798,0.00012482522,0.0000044054063,0.020946989,0.00009355531,0.11345524,0.021339172,0.0018098286,0.8024924],"study_design_scores_gemma":[0.00020420474,0.0001139332,0.006728311,0.00032545984,0.0000028200543,0.000009622959,0.00028680652,0.00684749,0.9836936,0.00037080055,0.001215001,0.0002019789],"about_ca_topic_score_codex":0.000021629907,"about_ca_topic_score_gemma":0.000013313563,"teacher_disagreement_score":0.8702383,"about_ca_system_score_codex":0.000025600859,"about_ca_system_score_gemma":0.00011532695,"threshold_uncertainty_score":0.3153236},"labels":[],"label_agreement":null},{"id":"W4385585403","doi":"10.1109/ipdpsw59300.2023.00079","title":"Statically Scheduled vs. Elastic CGRA Architectures: Impact on Mapping Feasibility","year":2023,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Dataflow; Parallel computing; Scheduling (production processes); Latency (audio); Computer architecture; Embedded system","score_opus":0.04318635688624998,"score_gpt":0.32662703017875716,"score_spread":0.28344067329250716,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385585403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22343345,0.0000056980803,0.76833683,0.00053068565,0.00012869065,0.00053105265,0.0000038636886,0.0030046552,0.004025072],"genre_scores_gemma":[0.9062298,0.0000012012855,0.09299008,0.0003135604,0.000042241456,0.000044403718,0.0000025477511,0.000018488776,0.00035769318],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974772,0.00030691776,0.00041540313,0.0006589516,0.0005611525,0.0005803727],"domain_scores_gemma":[0.9974865,0.00087962474,0.00009087154,0.0012339969,0.00009329455,0.00021574096],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011879676,0.00026172152,0.00032261456,0.00042002436,0.000115123585,0.00023102273,0.0011386399,0.00009632716,0.00006076773],"category_scores_gemma":[0.00048822115,0.00018501979,0.00016705302,0.0012083143,0.000060734514,0.00014507202,0.00028547767,0.00028990154,0.00067038246],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051182474,0.0013703075,0.05293079,0.0011694074,0.00067909976,0.0010196922,0.013622329,0.013684845,0.08227855,0.6686231,0.083555266,0.08055482],"study_design_scores_gemma":[0.0011284713,0.0022022892,0.19022676,0.00045608327,0.000013153235,0.00008294774,0.0001407803,0.5207856,0.019231819,0.26402712,0.00036149862,0.0013434549],"about_ca_topic_score_codex":0.000047341873,"about_ca_topic_score_gemma":0.00001297841,"teacher_disagreement_score":0.68279636,"about_ca_system_score_codex":0.00017623387,"about_ca_system_score_gemma":0.00015553152,"threshold_uncertainty_score":0.8616634},"labels":[],"label_agreement":null},{"id":"W4386830976","doi":"10.1145/3609335","title":"TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; National Institutes of Health; National Science Foundation","keywords":"Dataflow; Computer science; Field-programmable gate array; Scalability; Task (project management); Computer architecture; Floorplan; Parallel computing; Embedded system; High-level synthesis; Operating system","score_opus":0.0357738042739417,"score_gpt":0.2829732198478841,"score_spread":0.2471994155739424,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4386830976","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003472186,0.00026334153,0.9927402,0.00042768967,0.00008784917,0.0016904125,0.000026188225,0.001243368,0.000048775782],"genre_scores_gemma":[0.61095375,0.00009904178,0.387664,0.000011617407,0.000012883401,0.0010709028,0.0000069082216,0.000026357235,0.00015458195],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99831325,0.0001115153,0.00037597906,0.0006239558,0.00018415,0.00039116625],"domain_scores_gemma":[0.99793816,0.00067326444,0.0002122816,0.0009659286,0.00013808816,0.00007228783],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006130952,0.00024226944,0.0005032931,0.0006987609,0.00031173445,0.00012053875,0.0006149153,0.0003790682,0.0000014257411],"category_scores_gemma":[0.00007981479,0.00021030975,0.000044089902,0.0011027786,0.00019250275,0.0003999104,0.000011516487,0.00029860105,0.000004177113],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005268501,0.0008141921,0.0004405549,0.0024308017,0.0009600314,0.00005025112,0.0039378162,0.42987433,0.013658863,0.1508632,0.0009329857,0.3955101],"study_design_scores_gemma":[0.0007593137,0.0013533547,0.000007361263,0.00061674434,0.000056799072,0.00016407191,0.00049540296,0.9397473,0.020243973,0.03573864,0.0004202404,0.00039682048],"about_ca_topic_score_codex":0.000024020748,"about_ca_topic_score_gemma":0.0000026759017,"teacher_disagreement_score":0.60748154,"about_ca_system_score_codex":0.000030193825,"about_ca_system_score_gemma":0.000061492785,"threshold_uncertainty_score":0.8576182},"labels":[],"label_agreement":null},{"id":"W4387486086","doi":"10.23919/softcom58365.2023.10271628","title":"tSIP: A Lightweight SIP-Based Messaging Protocol for Resource-Constrained Embedded Devices","year":2023,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ontario Tech University","funders":"","keywords":"Computer science; Protocol (science); Session Initiation Protocol; Computer network; Embedded system; Operating system; Server","score_opus":0.04622847638873407,"score_gpt":0.33725548630658153,"score_spread":0.29102700991784747,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4387486086","genre_codex":"methods","genre_gemma":"protocol","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000078032645,0.0000025175261,0.8170539,0.0017058193,0.000057427096,0.13418649,0.0000044238477,0.0062909354,0.04062042],"genre_scores_gemma":[0.031230321,9.4115144e-8,0.3206076,0.0012129406,0.00013474535,0.6433038,0.000010059939,0.00006431198,0.003436103],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971869,0.00020656547,0.000613575,0.000797997,0.00049883884,0.0006961347],"domain_scores_gemma":[0.99765295,0.0006614957,0.00023687557,0.0010982325,0.0001803495,0.00017008062],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015518885,0.00032068058,0.0003755334,0.0005043922,0.00025974284,0.00040635993,0.001603411,0.00016065118,0.000041929412],"category_scores_gemma":[0.00012216497,0.00026288777,0.00019486128,0.0012960284,0.000065643064,0.00047656771,0.00022674672,0.00014559181,0.00011552749],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015615126,0.00033312658,0.0007916267,0.0020098102,0.000157769,0.00017839551,0.0028327664,0.00025092,0.03645157,0.52689564,0.41062936,0.019312834],"study_design_scores_gemma":[0.0027968958,0.0004573198,0.00012109901,0.0005579666,0.000013946521,0.000022819992,0.00021080738,0.39768773,0.25931948,0.01709133,0.32067868,0.0010419266],"about_ca_topic_score_codex":0.000013908873,"about_ca_topic_score_gemma":0.000014680318,"teacher_disagreement_score":0.5098043,"about_ca_system_score_codex":0.00007147475,"about_ca_system_score_gemma":0.00024019534,"threshold_uncertainty_score":0.99998236},"labels":[],"label_agreement":null},{"id":"W4387955499","doi":"10.20944/preprints202310.1681.v1","title":"Modular Open-Source Design of Pyrolysis Reactor Monitoring and Control Electronics","year":2023,"lang":"en","type":"preprint","venue":"Preprints.org","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"Advanced Research Projects Agency; U.S. Department of Defense; National Science Foundation","keywords":"Modular design; Microcontroller; Plug and play; Electronics; Automation; Open source hardware; Embedded system; Data acquisition; Computer science; Control (management); Open source; Computer hardware; Process engineering; Software; Engineering; Electrical engineering; Operating system; Mechanical engineering","score_opus":0.15360443752584718,"score_gpt":0.3493094739875678,"score_spread":0.1957050364617206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4387955499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14852604,0.0007020391,0.84642416,0.00019607379,0.00045947463,0.0022299343,0.000008513709,0.0012186553,0.00023513024],"genre_scores_gemma":[0.9694874,0.00055789,0.02844305,0.000021531085,0.00013339332,0.0006724851,0.0000033571737,0.00010366822,0.0005771759],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.994868,0.0008524693,0.0010618423,0.0018683872,0.000702604,0.0006467301],"domain_scores_gemma":[0.9941708,0.0005360629,0.0009802348,0.0037595152,0.0003494475,0.00020396263],"candidate_categories":["metaepi_narrow","open_science"],"consensus_categories":[],"category_scores_codex":[0.0039245016,0.0005617631,0.0011714263,0.00040768302,0.0001070765,0.00023056983,0.005316829,0.00057208753,0.000009547518],"category_scores_gemma":[0.0005337005,0.0006071503,0.00020806973,0.00043215195,0.00009855152,0.0005767858,0.008730782,0.0011137514,0.000103749175],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010221825,0.0002278337,0.15785757,0.0006747251,0.0009935881,0.000060567658,0.0026855073,0.00964101,0.8205127,0.0037449957,0.00008038526,0.0034188905],"study_design_scores_gemma":[0.0010598865,0.00016589717,0.038180787,0.001217306,0.00019473434,0.000031123986,0.000064403655,0.05478022,0.87488633,0.027229117,0.0007995714,0.0013906203],"about_ca_topic_score_codex":0.00047263314,"about_ca_topic_score_gemma":0.0000028699237,"teacher_disagreement_score":0.8209614,"about_ca_system_score_codex":0.000293565,"about_ca_system_score_gemma":0.0003711651,"threshold_uncertainty_score":0.99963796},"labels":[],"label_agreement":null},{"id":"W4388097545","doi":"10.1007/978-3-031-46784-4_18","title":"A Model to Estimate the Minimum Data Transmission Time in IoT Networks Using Multiple Fungible Paths","year":2023,"lang":"en","type":"book-chapter","venue":"Lecture notes on data engineering and communications technologies","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Speedup; Data transmission; Pace; Internet of Things; Computer network; Transmission (telecommunications); Session (web analytics); Transfer (computing); The Internet; Distributed computing; Models of communication; Computer security; Telecommunications; Geography; Parallel computing; World Wide Web","score_opus":0.10440913413556645,"score_gpt":0.3195434175008358,"score_spread":0.21513428336526935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4388097545","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000013110281,0.0038442174,0.9888558,0.0030360455,0.000029782612,0.0006387559,0.00020109098,0.0031969843,0.00018421085],"genre_scores_gemma":[0.04183098,0.0022651067,0.95441645,0.0000927427,0.000020641191,0.00009088812,0.0007004001,0.00012350886,0.00045927137],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982354,0.000032278433,0.00040740924,0.0007955849,0.00020968028,0.00031964175],"domain_scores_gemma":[0.98503226,0.0011396884,0.00012112165,0.01362803,0.000040165323,0.000038729988],"candidate_categories":["metaepi_narrow","open_science"],"consensus_categories":["open_science"],"category_scores_codex":[0.0006050026,0.0004089853,0.00040196587,0.0005022197,0.00020610318,0.00020877729,0.012841831,0.000533448,3.9239063e-7],"category_scores_gemma":[0.00037196177,0.00031694546,0.000032772492,0.00037844575,0.00009262768,0.00020434003,0.008205302,0.0011395406,0.000008801613],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000068239165,0.000028376071,0.000003249768,0.00009292107,0.00005625991,0.000009636667,0.00020868197,0.74112225,0.0016117187,0.018662086,0.0011061351,0.23709188],"study_design_scores_gemma":[0.000059555743,0.000032335498,0.0000010298476,0.0008800975,0.000019975592,0.000011060765,0.0000031910158,0.9862149,0.00012931816,0.005346048,0.0069631576,0.00033933055],"about_ca_topic_score_codex":0.00003203392,"about_ca_topic_score_gemma":0.000067932386,"teacher_disagreement_score":0.24509268,"about_ca_system_score_codex":0.00006480266,"about_ca_system_score_gemma":0.000053972675,"threshold_uncertainty_score":0.99992824},"labels":[],"label_agreement":null},{"id":"W4389336376","doi":"10.3390/electronics12244893","title":"Modular Open-Source Design of Pyrolysis Reactor Monitoring and Control Electronics","year":2023,"lang":"en","type":"article","venue":"Electronics","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"Advanced Research Projects Agency; Defense Advanced Research Projects Agency; U.S. Department of Defense; National Science Foundation","keywords":"Modular design; Microcontroller; Plug and play; Electronics; Automation; Embedded system; Open source hardware; Controller (irrigation); Data acquisition; Computer science; Computer hardware; Engineering; Open source; Software; Electrical engineering; Operating system; Mechanical engineering","score_opus":0.02309505939612966,"score_gpt":0.2679950429473766,"score_spread":0.24489998355124692,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389336376","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032205682,0.008360895,0.9573333,0.0002249209,0.00009536814,0.0007983417,0.0000017575711,0.00085755653,0.00012214472],"genre_scores_gemma":[0.97428304,0.0021612525,0.022906737,0.00003764989,0.00007025819,0.0001302611,0.0000018709496,0.00005229859,0.0003566253],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9974237,0.00032424091,0.00045112552,0.0005789498,0.000422764,0.00079918274],"domain_scores_gemma":[0.9981486,0.00037081525,0.00026171195,0.000963633,0.00014328657,0.00011191194],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0017565511,0.00025023855,0.00048214273,0.00026274583,0.0001211344,0.00023373064,0.0017986405,0.0001570126,0.0000016888685],"category_scores_gemma":[0.0001293371,0.0002541031,0.000074101365,0.0011128224,0.000043173117,0.0007416823,0.0004076481,0.00034556285,0.000014583263],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050309565,0.00007265211,0.0006255047,0.00005461579,0.00021132967,0.00001910712,0.00069857057,0.001469298,0.9293396,0.03129862,0.0007900534,0.03537037],"study_design_scores_gemma":[0.0015457509,0.0014627221,0.0004261815,0.000121848185,0.0000755136,0.000059791262,0.000053069267,0.21271273,0.74027455,0.022250934,0.020203805,0.0008131031],"about_ca_topic_score_codex":0.000017248325,"about_ca_topic_score_gemma":0.0000028373927,"teacher_disagreement_score":0.94207734,"about_ca_system_score_codex":0.00021272685,"about_ca_system_score_gemma":0.0002994021,"threshold_uncertainty_score":0.9999911},"labels":[],"label_agreement":null},{"id":"W4390261552","doi":"10.1016/j.jns.2023.121833","title":"MOGAD and the MOG/AQP4 testing landscape in Alberta, Canada","year":2023,"lang":"en","type":"article","venue":"Journal of the Neurological Sciences","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Medicine","score_opus":0.03300220710787488,"score_gpt":0.24822429898174694,"score_spread":0.21522209187387206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390261552","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95869654,0.00009704656,0.0003339729,0.038656645,0.0004673596,0.000125093,1.8904308e-7,0.00002621571,0.0015969344],"genre_scores_gemma":[0.9974779,0.0000132618015,0.0009865292,0.0014142625,0.000045843062,0.0000023177786,4.22813e-9,0.0000014254164,0.00005845947],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9983334,0.00045557835,0.00030360607,0.00015774509,0.00052356994,0.00022607925],"domain_scores_gemma":[0.99691117,0.0025736876,0.0002562259,0.00016469813,0.00004362936,0.000050583993],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0027742223,0.000073327996,0.00016519382,0.00006562739,0.00021958604,0.00013998323,0.0019434755,0.000030329458,0.0000015003607],"category_scores_gemma":[0.0018347593,0.000028143724,0.000039941428,0.001278918,0.00026044383,0.00019707181,0.0004044572,0.00027597442,9.3266766e-7],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000078178426,0.000060263552,0.89510125,0.000021928165,0.00001840173,0.0004913198,0.0014426751,0.0107370345,0.0014553649,0.05019579,0.022744332,0.017653456],"study_design_scores_gemma":[0.00094826694,0.0008710397,0.56094635,0.00009393292,0.000010361385,0.0015304661,0.00012834168,0.34156618,0.00043630003,0.08993423,0.003277122,0.00025739297],"about_ca_topic_score_codex":0.027536409,"about_ca_topic_score_gemma":0.037338823,"teacher_disagreement_score":0.33415487,"about_ca_system_score_codex":0.000011820948,"about_ca_system_score_gemma":0.0001888383,"threshold_uncertainty_score":0.98022723},"labels":[],"label_agreement":null},{"id":"W4391010069","doi":"","title":"Polyhedra at Work: Automatic Generation of VHDL Code for the Sherman-Morrison Formula","year":2024,"lang":"en","type":"article","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Hydro-Québec; CMC Microsystems","keywords":"Polyhedron; Computer science; VHDL; Code generation; Code (set theory); Programming language; Parallel computing; Computer architecture; Operating system; Combinatorics; Field-programmable gate array; Mathematics","score_opus":0.03122578550176634,"score_gpt":0.26271371243010666,"score_spread":0.23148792692834033,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4391010069","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0146683445,0.0022424008,0.969168,0.006666742,0.000275138,0.00073346344,0.00001794984,0.00066655764,0.0055613876],"genre_scores_gemma":[0.84506446,0.00008597864,0.14640051,0.00007729087,0.000031170835,0.00019979021,0.00003409086,0.000030062278,0.008076648],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969526,0.0014368794,0.00050923077,0.0004521251,0.00037182876,0.00027733247],"domain_scores_gemma":[0.9949225,0.0023664513,0.0002253083,0.0017193416,0.00069342065,0.000072981704],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0050126542,0.0001811759,0.0002126833,0.00014825216,0.0002904644,0.0004219288,0.0015216332,0.00010911984,0.000023041],"category_scores_gemma":[0.0004139418,0.0001446509,0.00016977597,0.0006573527,0.00010730529,0.000403194,0.0004283797,0.00014572756,0.000026633741],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000048477145,0.00017415782,0.00028647511,0.0003211471,0.00009909309,0.0000034325697,0.015374312,0.00006428828,0.054450233,0.6378968,0.03771819,0.25360703],"study_design_scores_gemma":[0.0001460275,9.849473e-7,0.00022799431,0.00061600003,0.000022232509,0.00001343474,0.000024529798,0.712992,0.26649994,0.0019741945,0.017306965,0.00017568702],"about_ca_topic_score_codex":0.00011093304,"about_ca_topic_score_gemma":0.0004033641,"teacher_disagreement_score":0.8303961,"about_ca_system_score_codex":0.00013822195,"about_ca_system_score_gemma":0.00011898904,"threshold_uncertainty_score":0.5898692},"labels":[],"label_agreement":null},{"id":"W4392493579","doi":"","title":"Équilibrage de charge pour des simulations multi-physiques par partitionnement multi-critères de graphes","year":2017,"lang":"en","type":"preprint","venue":"HAL (Le Centre pour la Communication Scientifique Directe)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Multiphysics; Computer science; Graph; Graph theory; Load balancing (electrical power); Theoretical computer science; Mathematics; Finite element method; Engineering; Structural engineering; Combinatorics; Geometry","score_opus":0.040698179361092025,"score_gpt":0.2855169410755611,"score_spread":0.24481876171446906,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4392493579","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04223726,0.0010621303,0.9472212,0.0036782993,0.00016486671,0.00092298765,0.000104101426,0.0014084491,0.0032006847],"genre_scores_gemma":[0.55782837,0.00036420656,0.43933174,0.00007537401,0.000031122145,0.00023284671,0.00010485672,0.00004714361,0.001984355],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9899164,0.00668624,0.000822673,0.0012367012,0.00052215107,0.00081586366],"domain_scores_gemma":[0.9906725,0.0012000543,0.0009807098,0.0047381753,0.0020385995,0.0003699112],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.005932961,0.00058315863,0.0005861479,0.00037066216,0.0012229194,0.0017669778,0.004489313,0.00044806994,0.000054491342],"category_scores_gemma":[0.0020486107,0.0006436592,0.00039384514,0.00028705606,0.00048624916,0.000796164,0.002662361,0.00075053517,0.00004538237],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003155266,0.008729522,0.06917782,0.0026240149,0.0009427726,0.00013250425,0.12895203,0.002042657,0.17981091,0.5237502,0.012804615,0.07100139],"study_design_scores_gemma":[0.0008148121,0.0000015954347,0.013321689,0.0038962485,0.00006193807,0.000019785079,0.00008237593,0.5206068,0.40295157,0.055166025,0.0020070951,0.0010700511],"about_ca_topic_score_codex":0.0024123788,"about_ca_topic_score_gemma":0.0028663424,"teacher_disagreement_score":0.51856416,"about_ca_system_score_codex":0.0003850668,"about_ca_system_score_gemma":0.00072518166,"threshold_uncertainty_score":0.9996015},"labels":[],"label_agreement":null},{"id":"W4392639862","doi":"10.1007/978-3-031-55673-9","title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications","year":2024,"lang":"en","type":"book","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Los Alamos National Laboratory; Akademia Górniczo-Hutnicza im. Stanislawa Staszica; Universität Paderborn; Universidade do Porto; Tallinna Tehnikaülikool; Technische Universität Darmstadt; Universität zu Lübeck; Universidad Politécnica de Madrid; Aristotle University of Thessaloniki; Ulster University; Technische Universität Dresden; Imperial College London; Università degli Studi di Cagliari; Università degli Studi di Siena; Universidade de Aveiro; City University of Hong Kong; Universiteit van Amsterdam; Queen's University; Keio University; University of Patras; University of Wisconsin-Madison","keywords":"Computer science; Computer architecture; Parallel computing; Software engineering","score_opus":0.017193108206820056,"score_gpt":0.2538550982265131,"score_spread":0.23666199001969304,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4392639862","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000073497445,0.0022696094,0.9679507,0.00036447524,0.00073335116,0.0014886706,0.00001577757,0.0010914298,0.026078643],"genre_scores_gemma":[0.060733624,0.00008096293,0.93246484,0.0022804064,0.0018250003,0.00027645993,0.000031943935,0.00013601303,0.0021707404],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9948652,0.0000818848,0.00077205215,0.0025078852,0.00091323094,0.0008597522],"domain_scores_gemma":[0.99618936,0.0010615052,0.00030112156,0.002052808,0.00015721476,0.00023798988],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0016301147,0.0006948541,0.0007558826,0.0013322786,0.00031908837,0.001990108,0.00413843,0.00049134716,0.0000047790168],"category_scores_gemma":[0.0000579991,0.00064000755,0.00011220154,0.0016649793,0.00073840655,0.00027084412,0.0014282392,0.0015190471,0.00008133772],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018716677,0.000019605417,0.0000037951593,0.0002725749,0.000014905055,0.000036748388,0.00071862433,0.0028898418,0.00033422996,0.032057315,0.00082704716,0.96282345],"study_design_scores_gemma":[0.00017463064,0.00015670242,0.000029209488,0.0010511373,0.000020821799,0.00043871306,4.328172e-7,0.2121146,0.0060819583,0.7415283,0.03696031,0.0014431985],"about_ca_topic_score_codex":0.000016649688,"about_ca_topic_score_gemma":0.000029804794,"teacher_disagreement_score":0.96138024,"about_ca_system_score_codex":0.00052261015,"about_ca_system_score_gemma":0.0012561873,"threshold_uncertainty_score":0.9996051},"labels":[],"label_agreement":null},{"id":"W4392877027","doi":"10.31026/j.eng.2002.03.07","title":"PROTOCOL CONVERSION BETWEBN ADLP 80 AND IEC 870 COMMUNICATION PROTOCOL STANDARDS USING FORMAL METHODS","year":2003,"lang":"en","type":"article","venue":"Journal of Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Atomic Energy of Canada Limited","keywords":"Protocol (science); Computer science; Communications protocol; Finite-state machine; Protocol data unit; Formal methods; Function (biology); Distributed computing; Computer network; Algorithm; Software engineering","score_opus":0.03620074138743369,"score_gpt":0.38151422518812717,"score_spread":0.3453134838006935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4392877027","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00038721805,0.000016297583,0.8917339,0.00001630727,0.000051896583,0.10753703,4.2312706e-7,0.00006434292,0.00019261209],"genre_scores_gemma":[0.018048061,7.499151e-7,0.9218753,0.000011673426,0.000037822094,0.06000417,5.091844e-8,0.000016370113,0.0000058350124],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99846315,0.00026976326,0.000563453,0.00011378973,0.00037662874,0.00021323394],"domain_scores_gemma":[0.99864393,0.00012276595,0.00042800343,0.00034813082,0.00035019038,0.00010696995],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.004169798,0.00014289546,0.00026285206,0.00023111934,0.00009075652,0.000140214,0.00045909156,0.00008555469,0.000004769728],"category_scores_gemma":[0.00023340769,0.00012367086,0.00006591887,0.00023222175,0.00001839509,0.0013431786,0.00012364118,0.00031795897,2.2038756e-7],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003947556,0.000572499,0.0046709534,0.006854872,0.0005433621,0.0002221332,0.007658645,0.032852933,0.7285569,0.10384248,0.0032766443,0.11055387],"study_design_scores_gemma":[0.0030892373,0.0010171306,0.00027688296,0.0016935848,0.000027923488,0.001417653,0.000084019106,0.35932675,0.49353325,0.0014349561,0.13750374,0.00059485505],"about_ca_topic_score_codex":0.0000030753747,"about_ca_topic_score_gemma":1.1769251e-7,"teacher_disagreement_score":0.32647383,"about_ca_system_score_codex":0.00022954297,"about_ca_system_score_gemma":0.00016143723,"threshold_uncertainty_score":0.50431514},"labels":[],"label_agreement":null},{"id":"W4392906042","doi":"10.32920/25413814","title":"A Decision-Making Method for Run-Time Structural Adaptation Of FPGA-Based SOCS to Variations in Workload, Power Budget, Die Temperature, and Hardware Resources","year":2024,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; CMC Microsystems (Canada)","funders":"Government of Ontario","keywords":"Field-programmable gate array; Computer science; Embedded system; Task (project management); Adaptation (eye); Power (physics); Workload; Software deployment; Field (mathematics); Engineering","score_opus":0.01761210543585126,"score_gpt":0.32114580272838433,"score_spread":0.3035336972925331,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4392906042","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00945212,0.0010667605,0.9858512,0.00047742162,0.00045253235,0.0019033449,0.0000889088,0.0004248105,0.00028286292],"genre_scores_gemma":[0.34486923,0.0000030357146,0.65455365,0.0001346448,0.000041293948,0.00025205582,0.0000068889926,0.000028187316,0.00011098928],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969591,0.00031136823,0.00087074493,0.0010692573,0.00048410648,0.0003054347],"domain_scores_gemma":[0.9963239,0.0019656585,0.0003126287,0.0009161207,0.00038969456,0.00009202149],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015256118,0.0003890795,0.0006554589,0.00095564773,0.000096743526,0.0004382521,0.0010062883,0.00045194427,0.000012941543],"category_scores_gemma":[0.00059775944,0.00033941815,0.00018360435,0.0006059747,0.000025473151,0.00017755642,0.0012057032,0.000500714,0.0000037327407],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006794921,0.00024216675,0.00035449807,0.0039151562,0.0006845195,0.00014030292,0.070989415,0.132178,0.020522246,0.08186577,0.014629058,0.6737994],"study_design_scores_gemma":[0.0002918886,0.00017824351,0.00047314606,0.0043808827,0.000041689917,0.00000965075,0.00018644633,0.79676956,0.0036643527,0.1929756,0.00040411289,0.0006244442],"about_ca_topic_score_codex":0.00022347934,"about_ca_topic_score_gemma":0.00025818887,"teacher_disagreement_score":0.6731749,"about_ca_system_score_codex":0.00017795071,"about_ca_system_score_gemma":0.0003047086,"threshold_uncertainty_score":0.99990577},"labels":[],"label_agreement":null},{"id":"W4392927350","doi":"10.32920/25413814.v1","title":"A Decision-Making Method for Run-Time Structural Adaptation Of FPGA-Based SOCS to Variations in Workload, Power Budget, Die Temperature, and Hardware Resources","year":2024,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University; CMC Microsystems (Canada)","funders":"Government of Ontario","keywords":"Field-programmable gate array; Computer science; Embedded system; Task (project management); Adaptation (eye); Power (physics); Workload; Software deployment; Set (abstract data type); Field (mathematics); Engineering; Operating system","score_opus":0.01761210543585126,"score_gpt":0.32114580272838433,"score_spread":0.3035336972925331,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4392927350","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00945212,0.0010667605,0.9858512,0.00047742162,0.00045253235,0.0019033449,0.0000889088,0.0004248105,0.00028286292],"genre_scores_gemma":[0.34486923,0.0000030357146,0.65455365,0.0001346448,0.000041293948,0.00025205582,0.0000068889926,0.000028187316,0.00011098928],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969591,0.00031136823,0.00087074493,0.0010692573,0.00048410648,0.0003054347],"domain_scores_gemma":[0.9963239,0.0019656585,0.0003126287,0.0009161207,0.00038969456,0.00009202149],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015256118,0.0003890795,0.0006554589,0.00095564773,0.000096743526,0.0004382521,0.0010062883,0.00045194427,0.000012941543],"category_scores_gemma":[0.00059775944,0.00033941815,0.00018360435,0.0006059747,0.000025473151,0.00017755642,0.0012057032,0.000500714,0.0000037327407],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006794921,0.00024216675,0.00035449807,0.0039151562,0.0006845195,0.00014030292,0.070989415,0.132178,0.020522246,0.08186577,0.014629058,0.6737994],"study_design_scores_gemma":[0.0002918886,0.00017824351,0.00047314606,0.0043808827,0.000041689917,0.00000965075,0.00018644633,0.79676956,0.0036643527,0.1929756,0.00040411289,0.0006244442],"about_ca_topic_score_codex":0.00022347934,"about_ca_topic_score_gemma":0.00025818887,"teacher_disagreement_score":0.6731749,"about_ca_system_score_codex":0.00017795071,"about_ca_system_score_gemma":0.0003047086,"threshold_uncertainty_score":0.99990577},"labels":[],"label_agreement":null},{"id":"W4392940871","doi":"10.1109/edaps58880.2023.10468526","title":"A Semi-Analytical Approach for Variability-Aware Jitter Estimation","year":2023,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Science and Engineering Research Board","keywords":"Jitter; Computer science; Estimation; Telecommunications; Engineering; Systems engineering","score_opus":0.04483756411603562,"score_gpt":0.310954732133242,"score_spread":0.26611716801720636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4392940871","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00016955496,0.0000011103162,0.98803765,0.00074547215,0.00006965668,0.000636994,0.000002361521,0.0020322027,0.008305018],"genre_scores_gemma":[0.4136213,2.4486263e-7,0.5836443,0.00024487724,0.000048123566,0.00031665043,0.0000166356,0.000011717106,0.0020961817],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998633,0.000110865745,0.00027444548,0.0004596851,0.00024858984,0.00027339868],"domain_scores_gemma":[0.9986661,0.00039125746,0.00004762329,0.0007196214,0.00010530877,0.00007009544],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0015810097,0.000116258125,0.00018195715,0.00014417719,0.00007186251,0.0001439859,0.0006276023,0.00010296197,0.000010569228],"category_scores_gemma":[0.0001888311,0.00009659901,0.00009314851,0.000618235,0.000023912122,0.0003431249,0.00016915626,0.00007900788,0.00008326964],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006562845,0.00012033514,0.00049305713,0.0003155351,0.000052266427,0.0000055165406,0.00076728885,0.0016665237,0.00054192956,0.7980596,0.18243225,0.0155391395],"study_design_scores_gemma":[0.00008737727,0.000036791742,0.00007509559,0.000006378923,0.000005730641,0.000006694575,0.000013662314,0.96663606,0.0010795197,0.031432305,0.0004980752,0.00012233153],"about_ca_topic_score_codex":0.000008432112,"about_ca_topic_score_gemma":3.1508023e-7,"teacher_disagreement_score":0.9649695,"about_ca_system_score_codex":0.000059479877,"about_ca_system_score_gemma":0.000045095683,"threshold_uncertainty_score":0.39391932},"labels":[],"label_agreement":null},{"id":"W4393404821","doi":"10.1109/tnet.2024.3382269","title":"MAMS: Mobility-Aware Multipath Scheduler for MPQUIC","year":2024,"lang":"en","type":"article","venue":"IEEE/ACM Transactions on Networking","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada; Compute Canada","keywords":"Computer science; Multipath propagation; Multipath TCP; Computer network","score_opus":0.048181466703105746,"score_gpt":0.30995818041616,"score_spread":0.2617767137130543,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393404821","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0007357634,0.0007238849,0.98972255,0.00041168454,0.004574722,0.0009997318,0.000017089944,0.0025727036,0.00024186338],"genre_scores_gemma":[0.8677273,0.00006177262,0.13014323,0.0002037221,0.00058694946,0.0007294763,0.0000029065818,0.00006175438,0.00048290743],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975555,0.00014306734,0.00047661923,0.00090185157,0.00034559768,0.0005773839],"domain_scores_gemma":[0.9975534,0.0007596878,0.000068509835,0.0013847494,0.00010104538,0.00013257434],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00080839987,0.0003177029,0.0002998378,0.0003172678,0.00035009184,0.0004655357,0.0011825311,0.00022025994,0.000017370274],"category_scores_gemma":[0.000011185809,0.00030978982,0.00031138957,0.0008281508,0.00005359144,0.0005981397,0.000015506967,0.00048093748,0.00006908563],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000056206885,0.0004175625,0.0000410319,0.0007234593,0.00030787388,0.00008496326,0.0023263227,0.025456756,0.0040555405,0.0066804113,0.0056345426,0.95421535],"study_design_scores_gemma":[0.000384949,0.0003332463,0.0000127819085,0.0011891833,0.000056114666,0.000069206784,0.000068009,0.92232364,0.017197866,0.013251975,0.044412468,0.0007005465],"about_ca_topic_score_codex":0.000027906039,"about_ca_topic_score_gemma":0.00003090513,"teacher_disagreement_score":0.95351475,"about_ca_system_score_codex":0.00023182237,"about_ca_system_score_gemma":0.000114064205,"threshold_uncertainty_score":0.99993545},"labels":[],"label_agreement":null},{"id":"W4393621863","doi":"10.5281/zenodo.6558365","title":"Dependency Update Strategies and Package Characteristics","year":2022,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Concordia University","funders":"","keywords":"Dependency (UML); R package; Computer science; Programming language; Software engineering","score_opus":0.029532370901940372,"score_gpt":0.2540516455909249,"score_spread":0.22451927468898453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393621863","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00003680898,0.00026074672,0.040986482,0.0002459268,0.00030080398,0.00073259335,0.9506364,0.0019565064,0.0048437365],"genre_scores_gemma":[0.0011240777,0.0009912564,0.0009350952,0.00016170718,0.00012888161,2.265243e-7,0.9956438,0.0008558498,0.0001590978],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99688685,0.0008234798,0.00041937534,0.00078605686,0.0006581661,0.00042607373],"domain_scores_gemma":[0.99766123,0.000037498678,0.00032541255,0.001472525,0.00032023728,0.0001831162],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0010819033,0.00028907877,0.00031449698,0.00042255374,0.0020087953,0.004310931,0.0040022884,0.00015510336,0.025666414],"category_scores_gemma":[0.0002823133,0.0003193491,0.00005350585,0.0005176642,0.00012745432,0.0008631209,0.0059397547,0.0007678639,0.0020264],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006336853,0.00004976197,6.9932355e-8,0.00016171165,0.000027846841,0.00010421197,0.00016473088,4.04764e-7,0.00014132846,0.005859744,0.9774512,0.01603266],"study_design_scores_gemma":[0.00012333714,0.00021481975,0.000017207763,0.000034516397,0.000014030433,0.00035667972,0.000100102545,0.000060777256,0.000035971243,0.00067501207,0.99804354,0.00032399702],"about_ca_topic_score_codex":0.000036548965,"about_ca_topic_score_gemma":5.641074e-7,"teacher_disagreement_score":0.04500741,"about_ca_system_score_codex":0.00016920887,"about_ca_system_score_gemma":0.000017707865,"threshold_uncertainty_score":0.99992585},"labels":[],"label_agreement":null},{"id":"W4393662566","doi":"10.5281/zenodo.10269711","title":"Commodore C64C computer set","year":2020,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Set (abstract data type); Computer science; Computer graphics (images); Programming language","score_opus":0.057465762999051366,"score_gpt":0.2674130937427984,"score_spread":0.20994733074374705,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393662566","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000016250101,0.000050279898,0.19463696,0.00081578165,0.0003241846,0.0007588401,0.79566306,0.0032058249,0.0045434213],"genre_scores_gemma":[0.0001681225,0.00008924701,0.005934093,0.00089895754,0.00053691276,1.1120751e-7,0.9910495,0.0012021908,0.000120824174],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99593204,0.0010788431,0.0005399332,0.0010558774,0.0008374839,0.0005558189],"domain_scores_gemma":[0.9965812,0.000059386966,0.0003446628,0.0020504403,0.0006061006,0.00035818765],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","open_science","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0009244828,0.0003984722,0.00046163241,0.00042218174,0.0015895148,0.0027348986,0.007991815,0.000286486,0.0022127165],"category_scores_gemma":[0.00026963968,0.00042640575,0.00013342086,0.00094204326,0.00015922915,0.00047939934,0.007480596,0.000970672,0.037768424],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008254023,0.000057875623,3.5092025e-8,0.00019388292,0.000049961538,0.00010011644,0.00028398578,0.000006495116,0.000051674262,0.0015866839,0.98224664,0.015414383],"study_design_scores_gemma":[0.00022142987,0.00037287115,0.0000041208436,0.00010813483,0.000014804336,0.0002764913,0.000014569386,0.0014770865,0.00007451488,0.00025096734,0.9967557,0.00042931654],"about_ca_topic_score_codex":0.00003611629,"about_ca_topic_score_gemma":4.2342938e-7,"teacher_disagreement_score":0.19538645,"about_ca_system_score_codex":0.0002446326,"about_ca_system_score_gemma":0.000012205043,"threshold_uncertainty_score":0.9998188},"labels":[],"label_agreement":null},{"id":"W4393922831","doi":"10.5281/zenodo.10269710","title":"Commodore C64C computer set","year":2020,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Set (abstract data type); Computer science; Computer graphics (images); Programming language","score_opus":0.057465762999051366,"score_gpt":0.2674130937427984,"score_spread":0.20994733074374705,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393922831","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000016250101,0.000050279898,0.19463696,0.00081578165,0.0003241846,0.0007588401,0.79566306,0.0032058249,0.0045434213],"genre_scores_gemma":[0.0001681225,0.00008924701,0.005934093,0.00089895754,0.00053691276,1.1120751e-7,0.9910495,0.0012021908,0.000120824174],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99593204,0.0010788431,0.0005399332,0.0010558774,0.0008374839,0.0005558189],"domain_scores_gemma":[0.9965812,0.000059386966,0.0003446628,0.0020504403,0.0006061006,0.00035818765],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","open_science","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0009244828,0.0003984722,0.00046163241,0.00042218174,0.0015895148,0.0027348986,0.007991815,0.000286486,0.0022127165],"category_scores_gemma":[0.00026963968,0.00042640575,0.00013342086,0.00094204326,0.00015922915,0.00047939934,0.007480596,0.000970672,0.037768424],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008254023,0.000057875623,3.5092025e-8,0.00019388292,0.000049961538,0.00010011644,0.00028398578,0.000006495116,0.000051674262,0.0015866839,0.98224664,0.015414383],"study_design_scores_gemma":[0.00022142987,0.00037287115,0.0000041208436,0.00010813483,0.000014804336,0.0002764913,0.000014569386,0.0014770865,0.00007451488,0.00025096734,0.9967557,0.00042931654],"about_ca_topic_score_codex":0.00003611629,"about_ca_topic_score_gemma":4.2342938e-7,"teacher_disagreement_score":0.19538645,"about_ca_system_score_codex":0.0002446326,"about_ca_system_score_gemma":0.000012205043,"threshold_uncertainty_score":0.9998188},"labels":[],"label_agreement":null},{"id":"W4394173063","doi":"10.6084/m9.figshare.7938644","title":"SynC Data Sets","year":2019,"lang":"en","type":"dataset","venue":"Figshare","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"sync; Computer science; Telecommunications","score_opus":0.18228418629729543,"score_gpt":0.3529729476794083,"score_spread":0.17068876138211286,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4394173063","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[2.037988e-9,0.00042389933,0.00016111876,0.000035195608,0.0003961998,0.00058848003,0.99754083,0.00042595793,0.00042833245],"genre_scores_gemma":[5.587049e-7,0.000008353779,0.002108827,0.00036932662,0.00019322967,0.00015267814,0.9968117,0.000023686438,0.00033162636],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9974072,0.00014238217,0.00034628535,0.0011469683,0.0005784027,0.0003787545],"domain_scores_gemma":[0.9893317,0.00024818347,0.0003546652,0.00984125,0.000117909025,0.00010629741],"candidate_categories":["metaepi_narrow","open_science","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0001818353,0.000363431,0.00042591084,0.00018601236,0.000054129687,0.00044921334,0.01400933,0.0005038952,0.04374277],"category_scores_gemma":[0.0008358972,0.00034790972,0.000071653936,0.00028590998,0.00000371049,0.0008016694,0.006370621,0.00054678915,0.05849573],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[2.9403287e-7,0.000012298585,4.2959716e-8,0.00058664096,0.000016310056,0.00008030015,0.0000041964086,2.7286703e-7,4.876652e-7,0.0000036355154,0.9987786,0.00051693624],"study_design_scores_gemma":[0.000045115776,0.000030329551,0.0000017961382,0.0031408549,0.000006090287,0.000051052095,5.0471215e-7,0.00085444545,0.0000225192,0.00003341747,0.9954046,0.0004092997],"about_ca_topic_score_codex":0.000028030561,"about_ca_topic_score_gemma":0.000014288583,"teacher_disagreement_score":0.014752964,"about_ca_system_score_codex":0.00006742969,"about_ca_system_score_gemma":0.0003108615,"threshold_uncertainty_score":0.9998973},"labels":[],"label_agreement":null},{"id":"W4399395985","doi":"10.1109/asmc61125.2024.10545373","title":"Die-Level Serialization Platform Demonstration","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Serialization; Computer science; Operating system","score_opus":0.05948541630952558,"score_gpt":0.28696080173077404,"score_spread":0.22747538542124845,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4399395985","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00045273366,0.00011015251,0.96416783,0.00024323659,0.00056033453,0.0001597061,9.957371e-7,0.0019281377,0.032376867],"genre_scores_gemma":[0.8382667,0.00001362995,0.1591358,0.000098988465,0.000111754045,0.000026986725,0.0000047514654,0.000008988835,0.0023324103],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992823,0.00002201959,0.00018157804,0.00022834873,0.00017017912,0.00011558001],"domain_scores_gemma":[0.9996057,0.000038954524,0.000021277378,0.0002605705,0.00004036898,0.00003309638],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028576792,0.00007686423,0.000066860826,0.000105958985,0.00004467465,0.0004404468,0.00029484395,0.00006387716,0.000020434738],"category_scores_gemma":[0.000014500904,0.00006406058,0.000029979117,0.00025170855,0.000009876898,0.0011902504,0.000056027573,0.000050009974,0.00013472668],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[5.532066e-7,0.0000061767846,0.000020752233,0.00002988978,0.00000658799,0.000011028081,0.00032627396,0.000007763999,0.010350764,0.9343397,0.0077370745,0.047163438],"study_design_scores_gemma":[0.00008557566,0.0000986737,0.00019357799,0.0001348669,0.0000058278047,0.00007361141,0.000032013875,0.661678,0.200196,0.11627706,0.020898892,0.00032591535],"about_ca_topic_score_codex":0.000025273495,"about_ca_topic_score_gemma":0.000024927509,"teacher_disagreement_score":0.837814,"about_ca_system_score_codex":0.000048408237,"about_ca_system_score_gemma":0.000063050946,"threshold_uncertainty_score":0.42472386},"labels":[],"label_agreement":null},{"id":"W4399723230","doi":"10.1145/3665283.3665300","title":"VIPER: A VTR Interface for Placement with Error Resilience","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"VIPeR; Resilience (materials science); Computer science; Interface (matter); Operating system; Materials science; Ecology; Composite material","score_opus":0.021944406913006184,"score_gpt":0.31148049897627794,"score_spread":0.28953609206327174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4399723230","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0009337137,0.00032019563,0.98670495,0.0009876378,0.00020474134,0.00067236624,0.0000016276198,0.0014669455,0.008707827],"genre_scores_gemma":[0.6447146,0.0000029039932,0.34643662,0.00015711103,0.000032127115,0.00025115997,3.3082495e-7,0.000013604685,0.008391538],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987775,0.000034647186,0.0001930349,0.0005002766,0.00023935513,0.0002551767],"domain_scores_gemma":[0.9991549,0.00014594776,0.000028345921,0.000544677,0.00006281378,0.000063280655],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000426332,0.0001370893,0.00012902061,0.00011018314,0.00005397092,0.00031375262,0.00076996256,0.000042477925,0.0000181436],"category_scores_gemma":[0.00001543738,0.00009309528,0.000042118794,0.00030965623,0.000035355028,0.00046764326,0.00013934294,0.00008226794,0.000068589885],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007284012,0.00009615125,0.00007412342,0.00054554857,0.000091311405,0.0000705968,0.0046761204,0.00045019458,0.033577256,0.749721,0.18244053,0.028184352],"study_design_scores_gemma":[0.00036791174,0.0018717941,0.000018507451,0.0007659306,0.000014243982,0.00015884581,0.00034938406,0.56305623,0.3207563,0.006569259,0.10541973,0.000651894],"about_ca_topic_score_codex":0.000021347843,"about_ca_topic_score_gemma":0.000024242408,"teacher_disagreement_score":0.7431517,"about_ca_system_score_codex":0.00008614964,"about_ca_system_score_gemma":0.000104825005,"threshold_uncertainty_score":0.37963152},"labels":[],"label_agreement":null},{"id":"W4401017906","doi":"10.1109/ipdpsw63119.2024.00124","title":"CGRA-ME 2.0: A Research Framework for Next-Generation CGRA Architectures and CAD","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; CAD; Computer architecture; Engineering; Engineering drawing","score_opus":0.1862911229986979,"score_gpt":0.40584742808383945,"score_spread":0.21955630508514154,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401017906","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006474321,0.0016564454,0.9861038,0.0026197543,0.00028629627,0.00071479875,0.0000030407184,0.00088531146,0.0012562721],"genre_scores_gemma":[0.57259464,0.000017831962,0.42586315,0.0001486788,0.00032185696,0.0002190629,0.0000015444765,0.0000146899165,0.0008185349],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9982623,0.00020828475,0.00021736788,0.0005702831,0.00038353907,0.0003582227],"domain_scores_gemma":[0.99828786,0.00094943895,0.000020861042,0.0005227331,0.00012316827,0.00009593462],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0015985108,0.0001298591,0.00014132855,0.0003619416,0.00019029439,0.0012244267,0.00054160936,0.00015373617,0.000007829791],"category_scores_gemma":[0.00025446978,0.00010174055,0.00005584137,0.0005567026,0.000070574046,0.00026196215,0.00019460767,0.00035021393,0.00001902692],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000025163251,0.000009546483,0.000025203753,0.0000983245,0.000012830009,0.000008540288,0.0012054165,0.000006338092,0.024814071,0.912373,0.021892387,0.03955184],"study_design_scores_gemma":[0.000059161554,0.00028155043,0.00005338123,0.00017689727,0.0000038569838,0.00004714825,0.00004939357,0.25199685,0.056474324,0.6774607,0.013174259,0.00022250628],"about_ca_topic_score_codex":0.000078207915,"about_ca_topic_score_gemma":0.000083798164,"teacher_disagreement_score":0.5661203,"about_ca_system_score_codex":0.00004915143,"about_ca_system_score_gemma":0.000091773516,"threshold_uncertainty_score":0.9998124},"labels":[],"label_agreement":null},{"id":"W4401689504","doi":"10.1016/j.sysarc.2024.103260","title":"FPGA-assisted Design Space Exploration of Parameterized AI Accelerators: A Quickloop Approach","year":2024,"lang":"en","type":"article","venue":"Journal of Systems Architecture","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nexen (Canada)","funders":"Institute for Information and Communications Technology Promotion; Ministry of Science, ICT and Future Planning","keywords":"Computer science; Parameterized complexity; Field-programmable gate array; Space (punctuation); Design space exploration; Computer architecture; Parallel computing; Embedded system; Computational science; Computer engineering; Operating system; Algorithm","score_opus":0.05946065307783621,"score_gpt":0.29337409190732944,"score_spread":0.23391343882949323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401689504","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0029623497,0.0044642696,0.98963237,0.00061658246,0.0010781974,0.0007442446,0.0000037109226,0.00026495676,0.00023334532],"genre_scores_gemma":[0.77053064,0.000028098468,0.22882251,0.00003371227,0.0003658553,0.00004607992,9.715903e-7,0.00003670623,0.00013541954],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9957351,0.0011612847,0.001419521,0.0003967023,0.0009598469,0.00032751128],"domain_scores_gemma":[0.9974057,0.00040008457,0.00095492083,0.0006944361,0.0003667675,0.00017810201],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0026075165,0.00032880937,0.0008429516,0.00091003673,0.000070874274,0.0006700522,0.0012406835,0.00023409087,0.0000020924003],"category_scores_gemma":[0.0001461067,0.00023616114,0.00032661046,0.0011723202,0.0000621634,0.0014685829,0.00011466633,0.0007127749,0.0000055052064],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005415623,0.0007602227,0.000079675505,0.0067046094,0.0018441682,0.0011749808,0.043977164,0.043670975,0.7385301,0.05624465,0.03467406,0.071797825],"study_design_scores_gemma":[0.005259114,0.009590163,0.00028021823,0.021724092,0.0006590675,0.030518355,0.0034975882,0.53080434,0.30141768,0.04878588,0.043648265,0.0038152412],"about_ca_topic_score_codex":0.000028687547,"about_ca_topic_score_gemma":8.2288943e-7,"teacher_disagreement_score":0.7675683,"about_ca_system_score_codex":0.00015231485,"about_ca_system_score_gemma":0.00042057084,"threshold_uncertainty_score":0.9630372},"labels":[],"label_agreement":null},{"id":"W4402096273","doi":"10.51594/csitrj.v5i8.1491","title":"Developing crossplatform software applications to enhance compatibility across devices and systems","year":2024,"lang":"en","type":"article","venue":"Computer Science & IT Research Journal","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"TD Bank Group","funders":"","keywords":"Compatibility (geochemistry); Computer science; Systems engineering; Software engineering; Engineering","score_opus":0.13893338721154538,"score_gpt":0.48565218315351916,"score_spread":0.34671879594197375,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402096273","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.032259837,0.0015782883,0.96239555,0.0016190005,0.00075548916,0.0008655724,0.0000042315833,0.0004301257,0.000091912065],"genre_scores_gemma":[0.6507656,0.000051208222,0.3484044,0.00017772846,0.00038930657,0.00012711289,3.58869e-7,0.000013041249,0.00007123935],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99418277,0.00026744956,0.0006986,0.001237428,0.0022471063,0.0013666538],"domain_scores_gemma":[0.9955834,0.0007436013,0.00010933233,0.001037052,0.0017902413,0.0007363555],"candidate_categories":["sts","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.017025981,0.00023719978,0.00030740554,0.0008039534,0.0026174767,0.014547932,0.004572313,0.00008703433,0.0000022982267],"category_scores_gemma":[0.00021480038,0.00019605336,0.000062455176,0.004330037,0.00087608816,0.003660668,0.0026580552,0.0009876185,0.000108985034],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008847761,0.000079294034,0.0021212616,0.00080137764,0.000039621624,0.00023257876,0.014337442,0.00054155756,0.0054805824,0.096087694,0.007845801,0.87242395],"study_design_scores_gemma":[0.0002938231,0.0011055714,0.008613265,0.005799221,0.0000074891454,0.0068375506,0.0011227913,0.78290606,0.024416082,0.045351412,0.12166924,0.0018774879],"about_ca_topic_score_codex":0.000061914514,"about_ca_topic_score_gemma":0.000030952207,"teacher_disagreement_score":0.87054646,"about_ca_system_score_codex":0.0008427655,"about_ca_system_score_gemma":0.0017667614,"threshold_uncertainty_score":0.998681},"labels":[],"label_agreement":null},{"id":"W4402434901","doi":"10.1109/tdsc.2024.3454421","title":"uBOX: A Lightweight and Hardware-Assisted Sandbox for Multicore Embedded Systems","year":2024,"lang":"en","type":"article","venue":"IEEE Transactions on Dependable and Secure Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"National Natural Science Foundation of China","keywords":"Sandbox (software development); Computer science; Multi-core processor; Embedded system; Operating system; Computer architecture; Parallel computing; Computer hardware","score_opus":0.0230209657664218,"score_gpt":0.270867056579438,"score_spread":0.2478460908130162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402434901","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007603259,0.0028845705,0.9856133,0.00016234936,0.0014241505,0.0008521757,0.000030433825,0.0012170537,0.00021274941],"genre_scores_gemma":[0.96335477,0.00007103528,0.035922617,0.00006526634,0.00011660332,0.00008822137,0.0000026026055,0.000039982613,0.00033892193],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978544,0.00015090742,0.00047116607,0.000824832,0.00026416837,0.00043450165],"domain_scores_gemma":[0.9984841,0.00071797747,0.00008576102,0.00041819343,0.000118236414,0.00017574271],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006569389,0.00032602664,0.00040814007,0.00034202042,0.0005127668,0.0009773689,0.00034395076,0.00020952312,0.0000027505191],"category_scores_gemma":[0.000009605609,0.00028845202,0.00012566074,0.0004004049,0.00004751887,0.00048142805,0.000011211114,0.00035173798,0.000008076885],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023098069,0.0007715635,0.000063921885,0.009691016,0.0016007962,0.0009591651,0.030095251,0.01271886,0.070918545,0.09461961,0.01410847,0.76422185],"study_design_scores_gemma":[0.00043750068,0.00022179238,0.00000825247,0.000911083,0.000055457505,0.00049787044,0.00014915426,0.9756637,0.017102722,0.00053506426,0.0040227068,0.00039468822],"about_ca_topic_score_codex":0.000056601864,"about_ca_topic_score_gemma":0.000017075105,"teacher_disagreement_score":0.96294487,"about_ca_system_score_codex":0.00006982989,"about_ca_system_score_gemma":0.00007817821,"threshold_uncertainty_score":0.9999568},"labels":[],"label_agreement":null},{"id":"W4402557573","doi":"10.1109/newcas58973.2024.10666303","title":"CoChrono: A Unified Hardware/Software Performance Analysis Tool for SoC-FPGA Codesign","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Field-programmable gate array; Embedded system; Computer architecture; Software; System on a chip; Embedded software; Computer hardware; Operating system","score_opus":0.02602107646169192,"score_gpt":0.28013970548672124,"score_spread":0.2541186290250293,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402557573","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013667778,0.00037585435,0.991527,0.0002553753,0.00029568395,0.00073342456,0.000015845388,0.0034128684,0.0020171397],"genre_scores_gemma":[0.5696203,0.00002743244,0.4213116,0.0002453527,0.00009329958,0.00036777058,0.000015410704,0.000028186378,0.008290671],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99783564,0.00009525962,0.000468977,0.00077255565,0.00037986966,0.0004476761],"domain_scores_gemma":[0.9981152,0.00046675355,0.00007542433,0.0010393924,0.00020992308,0.00009334137],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010430645,0.0002623957,0.00041139725,0.0005284958,0.00016261011,0.0006660972,0.0012100692,0.00014385772,0.00007720268],"category_scores_gemma":[0.00006902907,0.00022346646,0.00033788654,0.001822101,0.00004377293,0.00094575685,0.0001735433,0.00015420467,0.00012478643],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006129165,0.00020630386,0.002561762,0.0024271465,0.003244639,0.00011949378,0.0034253094,0.0020118277,0.0067162574,0.3798471,0.30551085,0.29386798],"study_design_scores_gemma":[0.00027902864,0.00039693285,0.0004901404,0.00019730334,0.00031112513,0.000027777918,0.00003104884,0.9129724,0.049982514,0.004493978,0.02998686,0.00083092187],"about_ca_topic_score_codex":0.00003685363,"about_ca_topic_score_gemma":0.000013725743,"teacher_disagreement_score":0.91096056,"about_ca_system_score_codex":0.00017140014,"about_ca_system_score_gemma":0.00023184552,"threshold_uncertainty_score":0.9112698},"labels":[],"label_agreement":null},{"id":"W4402593055","doi":"10.1109/mm.2024.3462351","title":"Interconnect Design for Heterogeneous Integration of Chiplets in the AMD Instinct MI300X Accelerator","year":2024,"lang":"en","type":"article","venue":"IEEE Micro","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Instinct; Computer science; Interconnection; Computer architecture; Embedded system; Software engineering; Telecommunications","score_opus":0.06929559412283103,"score_gpt":0.3113671221693567,"score_spread":0.24207152804652565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402593055","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.114624776,0.00061033375,0.8828103,0.00020969538,0.0005529423,0.00088697573,0.0000069054145,0.00019672736,0.00010134997],"genre_scores_gemma":[0.9419857,0.0000094275765,0.057448402,0.00020296065,0.0000860347,0.00021836587,0.0000019162335,0.000016232167,0.000030953892],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99863666,0.0002674033,0.00039494815,0.0003467664,0.00014371605,0.00021048881],"domain_scores_gemma":[0.9988287,0.0005223906,0.00007713755,0.00047871462,0.00006990496,0.000023140537],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010561487,0.00015846647,0.00019925954,0.0002240316,0.000038957158,0.00023492915,0.0010695286,0.00008759651,0.00000267896],"category_scores_gemma":[0.000059331374,0.00011036788,0.000108815664,0.00040195268,0.00003373583,0.00029944154,0.000045696263,0.00015062276,0.000011780816],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015259022,0.000045621025,0.000008296493,0.00010740332,0.000020227706,0.00003177255,0.005064006,0.000041264193,0.9561149,0.0032074898,0.0053564124,0.029987372],"study_design_scores_gemma":[0.000117990516,0.00024441807,0.000010275345,0.00023713411,0.0000056387626,0.00009545917,0.000039142775,0.022026433,0.97195965,0.003270046,0.00185945,0.00013434782],"about_ca_topic_score_codex":0.000038726386,"about_ca_topic_score_gemma":0.00005787337,"teacher_disagreement_score":0.8273609,"about_ca_system_score_codex":0.00007517623,"about_ca_system_score_gemma":0.00008645691,"threshold_uncertainty_score":0.45006716},"labels":[],"label_agreement":null},{"id":"W4402791353","doi":"10.1007/978-3-031-73370-3","title":"Recent Advances in the Message Passing Interface","year":2024,"lang":"en","type":"book","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Los Alamos National Laboratory; Sandia National Laboratories; Lawrence Livermore National Laboratory; University of Illinois at Urbana-Champaign; Technische Universität München; Universität Stuttgart; Technische Universität Wien; Stony Brook University; RWTH Aachen University; Ohio State University; Queen's University; Universidad Carlos III de Madrid; RIKEN; Nvidia; Kungliga Tekniska Högskolan; Université Grenoble Alpes; Cisco Systems","keywords":"Computer science; Message passing; Interface (matter); Message Passing Interface; Programming language; Operating system","score_opus":0.018516657241617343,"score_gpt":0.29474764947546117,"score_spread":0.27623099223384384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402791353","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000007750127,0.03203927,0.95355386,0.0019852447,0.002599761,0.00071877864,0.0000023127236,0.0003976909,0.00869532],"genre_scores_gemma":[0.078870155,0.0062608737,0.9041238,0.0063545946,0.0019300297,0.00028611213,0.00000840118,0.00016800105,0.0019980443],"study_design_codex":"design_other","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99482423,0.0003435742,0.0007620235,0.0018201127,0.0014220093,0.000828042],"domain_scores_gemma":[0.9963903,0.0010844674,0.0002746482,0.0020145248,0.00015084284,0.000085220425],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.0036190024,0.0005830996,0.00058545044,0.0011137829,0.00017168133,0.0016467433,0.007983454,0.0003339856,0.000005702814],"category_scores_gemma":[0.00016642212,0.00040602143,0.00011584873,0.0028075892,0.00057898887,0.0013111988,0.0016740214,0.0017668931,0.000052964864],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002060834,0.000028434704,0.00000986627,0.00013660197,0.0000040033574,0.00024122665,0.004028749,0.0042633982,0.000070258306,0.0064012837,0.0010979358,0.9837162],"study_design_scores_gemma":[0.00017508323,0.00025586688,0.000020687738,0.0040590805,0.000009576563,0.00031358885,0.000002866527,0.25736105,0.003438923,0.5537482,0.17950305,0.0011119974],"about_ca_topic_score_codex":0.000009042787,"about_ca_topic_score_gemma":0.00016156324,"teacher_disagreement_score":0.9826042,"about_ca_system_score_codex":0.0009980332,"about_ca_system_score_gemma":0.0011434046,"threshold_uncertainty_score":0.9998392},"labels":[],"label_agreement":null},{"id":"W4402897200","doi":"10.1109/qrs62785.2024.00033","title":"Weaknesses in LLM-Generated Code for Embedded Systems Networking","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Code (set theory); Programming language","score_opus":0.04146562305789299,"score_gpt":0.30350653375213127,"score_spread":0.2620409106942383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402897200","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00064687163,0.00269738,0.98512304,0.0003075418,0.0020444728,0.0008025197,0.0000044048434,0.002164633,0.0062091313],"genre_scores_gemma":[0.94454485,0.000037195336,0.052281123,0.00018068342,0.00032149805,0.00048825794,0.0000057067477,0.00003432555,0.0021063297],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99822235,0.00022392043,0.0004448895,0.00053683395,0.00020410291,0.00036790312],"domain_scores_gemma":[0.9988512,0.00047345832,0.000051126004,0.00047729636,0.00008890668,0.00005804036],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016035866,0.00018224536,0.0002652692,0.0002743898,0.0000487311,0.0008439781,0.0006778906,0.00011565309,0.000003139594],"category_scores_gemma":[0.000033557255,0.00015467814,0.00006631271,0.0008719262,0.000014650647,0.0005726364,0.00011719213,0.00013282584,0.00002462848],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006033865,0.0000559064,0.00009489105,0.0005003417,0.00004154973,0.00008705277,0.0012448955,0.0024073923,0.01198555,0.9244438,0.049296338,0.009836244],"study_design_scores_gemma":[0.000121614736,0.0000680191,0.0000063683465,0.00049136765,0.0000036582937,0.000039729075,0.00005414755,0.9436583,0.0075319926,0.0039632646,0.043810748,0.00025079885],"about_ca_topic_score_codex":0.00011023584,"about_ca_topic_score_gemma":0.00017099011,"teacher_disagreement_score":0.943898,"about_ca_system_score_codex":0.00012466132,"about_ca_system_score_gemma":0.00014282786,"threshold_uncertainty_score":0.81385},"labels":[],"label_agreement":null},{"id":"W4402904222","doi":"10.1109/cvprw63382.2024.00168","title":"Uncovering the Hidden Cost of Model Compression","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University; Mila - Quebec Artificial Intelligence Institute","funders":"","keywords":"Computer science; Compression (physics); Materials science","score_opus":0.040237353195205154,"score_gpt":0.2999342590397362,"score_spread":0.25969690584453103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402904222","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011995501,0.00027119758,0.97263676,0.00035154072,0.00014465176,0.00017988347,8.775104e-7,0.00054315024,0.024672411],"genre_scores_gemma":[0.9316765,0.000008828202,0.067018345,0.00008676866,0.000019053059,0.00001801702,1.8588162e-7,0.0000058705323,0.0011664154],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999329,0.000040250434,0.00016061022,0.00016643568,0.00020414934,0.000099562356],"domain_scores_gemma":[0.9993312,0.00011395751,0.000026390213,0.0004764222,0.00003057586,0.000021489292],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003070573,0.00006366422,0.000083594045,0.000049210386,0.000032800628,0.00010815201,0.0007504477,0.0000318571,0.000006251079],"category_scores_gemma":[0.0000074946824,0.000035903515,0.0000421718,0.00019744788,0.000021633272,0.0002842547,0.00026716167,0.00008249629,0.000018400668],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000017955922,0.000017677816,0.000043285832,0.00012303295,0.00001937817,0.000010382653,0.0015278484,0.0053516766,0.055953253,0.833488,0.039958887,0.063504815],"study_design_scores_gemma":[0.000018508128,0.000011828861,0.000009665144,0.00011524815,0.000001535624,0.0000071067348,0.00001128603,0.9035753,0.063445136,0.03148971,0.0012629237,0.00005171826],"about_ca_topic_score_codex":0.00004504288,"about_ca_topic_score_gemma":0.0000028048962,"teacher_disagreement_score":0.93047696,"about_ca_system_score_codex":0.000024566163,"about_ca_system_score_gemma":0.000043774762,"threshold_uncertainty_score":0.14641029},"labels":[],"label_agreement":null},{"id":"W4402963821","doi":"10.4230/lipics.fsttcs.2024.25","title":"Better Boosting of Communication Oracles, or Not","year":2024,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Constant (computer programming); Hamming distance; Hamming code; Mathematics; Computer science; Combinatorics; Statistics; Programming language","score_opus":0.12775877312372502,"score_gpt":0.2230579282138882,"score_spread":0.09529915509016318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402963821","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14862537,0.00030489435,0.8401031,0.00036438825,0.00044175176,0.0006813271,0.000026204136,0.0013981112,0.008054845],"genre_scores_gemma":[0.9733113,0.00009389407,0.024827268,0.00010888276,0.00003699352,0.0000020923374,0.00000771755,0.000025006944,0.0015868292],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982122,0.00030987425,0.00035322868,0.00077723665,0.00012016647,0.00022729587],"domain_scores_gemma":[0.99664056,0.00027301456,0.00041089588,0.002397618,0.00020384333,0.00007408811],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00061308424,0.00025764905,0.0003783946,0.00035167666,0.00007923068,0.00012316697,0.0030161652,0.00031557595,0.000014698548],"category_scores_gemma":[0.000055562905,0.0002627264,0.00017303375,0.0006100978,0.00010916972,0.00025232657,0.0053950087,0.00076071476,0.000072443545],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011451384,0.00019784155,0.0013108414,0.0019582927,0.00041415868,0.00091321516,0.0025956987,0.010320041,0.0034105452,0.958807,0.010301081,0.009656779],"study_design_scores_gemma":[0.00041511861,0.00016422152,0.0004557765,0.003257195,0.00020484737,0.000035474648,0.00016762053,0.64331686,0.023875128,0.32486176,0.0020092304,0.0012367287],"about_ca_topic_score_codex":0.00029992487,"about_ca_topic_score_gemma":0.00004761377,"teacher_disagreement_score":0.82468593,"about_ca_system_score_codex":0.00019915143,"about_ca_system_score_gemma":0.00022240059,"threshold_uncertainty_score":0.9999825},"labels":[],"label_agreement":null},{"id":"W4402969711","doi":"10.1117/12.3031734","title":"Adaptive hardware acceleration architecture for ASIC transcoding","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Application-specific integrated circuit; Transcoding; Computer science; Architecture; Hardware acceleration; Acceleration; Embedded system; Computer architecture; Computer hardware; Field-programmable gate array; Operating system; Physics","score_opus":0.04821156576898555,"score_gpt":0.2937870201031549,"score_spread":0.24557545433416933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402969711","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00009324285,0.0002663981,0.9892024,0.0011161013,0.00029562673,0.0005697054,0.000004369212,0.0016972052,0.0067549734],"genre_scores_gemma":[0.6349109,0.0000027771682,0.3635745,0.00015128712,0.00012563777,0.00016590391,0.0000023437012,0.000013353715,0.0010533342],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99912125,0.000040683597,0.00016078078,0.00035484126,0.00014711349,0.00017532404],"domain_scores_gemma":[0.9994854,0.00015010616,0.000017949069,0.0002565699,0.000050850715,0.00003916451],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026250794,0.000111589296,0.00010939847,0.0001365224,0.00007051729,0.00037969337,0.00041781564,0.000065044354,0.000011789431],"category_scores_gemma":[0.0000118331,0.000089556335,0.00009488137,0.00024024358,0.000010770485,0.00047794997,0.000029748291,0.00010714406,0.000019114985],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000547192,0.000010403207,0.0000020922585,0.00012584319,0.000030074849,0.000010912429,0.0026278647,0.00008648171,0.021072933,0.7513945,0.015018271,0.20961513],"study_design_scores_gemma":[0.00021995779,0.0004665358,0.000020132542,0.00038249654,0.000017741779,0.00007181202,0.000099898076,0.5333522,0.26970392,0.14258868,0.052552722,0.0005239034],"about_ca_topic_score_codex":0.00000921093,"about_ca_topic_score_gemma":0.000016539052,"teacher_disagreement_score":0.6348176,"about_ca_system_score_codex":0.00004761867,"about_ca_system_score_gemma":0.000056675308,"threshold_uncertainty_score":0.3661392},"labels":[],"label_agreement":null},{"id":"W4403024541","doi":"10.1109/pacrim61180.2024.10690194","title":"Discrepancy in Execution Time: Static vs. Dynamic Reconfigurable Hardware","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Computer science; Execution time; Embedded system; Reconfigurable computing; Parallel computing; Field-programmable gate array","score_opus":0.008414990548318381,"score_gpt":0.26051310487935986,"score_spread":0.25209811433104146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4403024541","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024038476,0.00045385567,0.9357002,0.0021709932,0.00036758208,0.0004955808,0.0000049926,0.0024662071,0.055936765],"genre_scores_gemma":[0.8816811,0.000053081272,0.08242308,0.00024835378,0.000025047639,0.00014635001,0.000012470371,0.00003020967,0.035380304],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99860406,0.00012021541,0.00032558077,0.000470075,0.00020702062,0.0002730349],"domain_scores_gemma":[0.99924344,0.00010402631,0.000033730244,0.0005333581,0.00003235089,0.00005308867],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000523042,0.00013811502,0.00018030764,0.00026910804,0.000032909516,0.0003258026,0.0005270447,0.00007053866,0.00014671424],"category_scores_gemma":[0.000028200571,0.00011865925,0.000052914183,0.00061080215,0.000018268323,0.00088739337,0.000060383016,0.00015541457,0.00079320895],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001603575,0.00017152281,0.00021487397,0.000970922,0.00007041882,0.00076335494,0.0048890715,0.000098220335,0.031971637,0.6163989,0.16771446,0.17672062],"study_design_scores_gemma":[0.00011949437,0.00013482616,0.00022181027,0.0006703351,0.000004782558,0.00007311697,0.000046367735,0.9147455,0.009765707,0.0625375,0.011309952,0.00037062945],"about_ca_topic_score_codex":0.00022284372,"about_ca_topic_score_gemma":0.00007138317,"teacher_disagreement_score":0.9146473,"about_ca_system_score_codex":0.00020619258,"about_ca_system_score_gemma":0.00009749818,"threshold_uncertainty_score":0.9999848},"labels":[],"label_agreement":null},{"id":"W4403123230","doi":"10.1109/icjece.2024.3409156","title":"A Secure Lightweight Wireless M-Bus Protocol for IoT: Leveraging the Noise Protocol Framework","year":2024,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Protocol (science); Computer science; Computer network; Wireless; Medicine; Telecommunications","score_opus":0.013112271308278422,"score_gpt":0.2531401953512258,"score_spread":0.24002792404294737,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4403123230","genre_codex":"methods","genre_gemma":"protocol","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00007149097,0.000079283294,0.8774084,0.0007291248,0.00020257245,0.12139131,7.3385263e-7,0.00009656472,0.00002054276],"genre_scores_gemma":[0.076790616,7.238014e-7,0.22518678,0.00046248815,0.002279231,0.69515246,2.2150279e-7,0.000071809816,0.00005567687],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99862105,0.00004750937,0.00042717202,0.00026171617,0.00019250119,0.0004500536],"domain_scores_gemma":[0.9987554,0.00037946308,0.00009062781,0.00024243403,0.00013905007,0.0003930371],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048559508,0.00020763175,0.00025714413,0.00036386712,0.00013877655,0.00073005067,0.0007798565,0.000118797616,0.0000026091927],"category_scores_gemma":[0.000043139127,0.00013916925,0.00013050307,0.00061393727,0.000020474627,0.00023614253,0.000041094794,0.0006080454,0.0000011245243],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050425395,0.00006392603,0.00030645714,0.0021640845,0.00038783136,0.0016050943,0.005043714,0.0044409065,0.0015527843,0.630319,0.037962496,0.31610328],"study_design_scores_gemma":[0.00027063393,0.00040236875,0.00008147058,0.00106508,0.000008546663,0.0008339422,0.0000016130421,0.8466019,0.0018678042,0.00658828,0.14202234,0.00025604988],"about_ca_topic_score_codex":0.00004229662,"about_ca_topic_score_gemma":0.00001455528,"teacher_disagreement_score":0.84216094,"about_ca_system_score_codex":0.00015560932,"about_ca_system_score_gemma":0.00069081516,"threshold_uncertainty_score":0.7039895},"labels":[],"label_agreement":null},{"id":"W4403211271","doi":"10.1109/iri62200.2024.00058","title":"FeaMod: Enhancing Modularity, Adaptability and Code Reuse in Embedded Software Development","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ontario Tech University","funders":"","keywords":"Modularity (biology); Adaptability; Code reuse; Computer science; Reuse; Software engineering; Code (set theory); Reusability; Software development; Separation of concerns; Software; Computer architecture; Programming language; Embedded system; Engineering","score_opus":0.023131254168304947,"score_gpt":0.2731622617048917,"score_spread":0.25003100753658675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4403211271","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13363972,0.00057175447,0.8630785,0.00024312458,0.00015126423,0.00033605014,0.0000012861212,0.0014559368,0.0005223563],"genre_scores_gemma":[0.5522434,0.0000059570393,0.44739217,0.000035545603,0.000011692874,0.000046499023,5.5864876e-7,0.000009660205,0.0002544839],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99806935,0.0001375453,0.00045903795,0.0007140779,0.00030395214,0.00031601777],"domain_scores_gemma":[0.99865806,0.00020865587,0.000033556833,0.0009452444,0.000055763016,0.000098718],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014524902,0.00018606667,0.00023724975,0.0002254719,0.00006448769,0.00034097154,0.00085880957,0.000118808945,0.000010978808],"category_scores_gemma":[0.00020802808,0.00016775931,0.00003337705,0.00045853303,0.000034615005,0.0006748501,0.0009247671,0.00023112955,0.000024107216],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004028613,0.0009646222,0.025533663,0.0041271034,0.00021706373,0.0012754904,0.08237637,0.00018755675,0.08954483,0.257738,0.014431693,0.5235633],"study_design_scores_gemma":[0.00064754864,0.0002702854,0.016533565,0.0017373752,0.000012443817,0.00025202296,0.0004347971,0.25896013,0.56326747,0.14134336,0.014572697,0.0019683016],"about_ca_topic_score_codex":0.000105741994,"about_ca_topic_score_gemma":0.0010827284,"teacher_disagreement_score":0.52159506,"about_ca_system_score_codex":0.000228824,"about_ca_system_score_gemma":0.00024615886,"threshold_uncertainty_score":0.6841026},"labels":[],"label_agreement":null},{"id":"W4404371023","doi":"10.1109/access.2024.3498462","title":"Polara-Keras2c: Supporting Vectorized AI Models on RISC-V Edge Devices","year":2024,"lang":"en","type":"article","venue":"IEEE Access","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Enhanced Data Rates for GSM Evolution; Reduced instruction set computing; Computer graphics (images); Computer architecture; Parallel computing; Instruction set; Artificial intelligence","score_opus":0.058336933320498816,"score_gpt":0.3730638858129564,"score_spread":0.3147269524924576,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404371023","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01986853,0.0006258132,0.9625783,0.0009436938,0.002708173,0.0004751097,0.0000073911765,0.0027198014,0.010073176],"genre_scores_gemma":[0.992241,0.000012472182,0.0056014415,0.0010181795,0.000498606,0.00008870501,0.0000024117498,0.000042183266,0.0004949533],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99741644,0.00017794358,0.00053428183,0.00079682784,0.0005518625,0.000522639],"domain_scores_gemma":[0.9983909,0.00026387,0.00014754118,0.0009371894,0.00012384774,0.00013661341],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00089264504,0.0002831039,0.0003241903,0.00035270702,0.00014655052,0.0021491093,0.0025399167,0.00015269851,0.000023329661],"category_scores_gemma":[0.00003365655,0.00024586657,0.00013757434,0.0008341346,0.00003243236,0.003645366,0.00027875823,0.00040319402,0.0002566374],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007846666,0.0004796374,0.0036926325,0.0022964217,0.00052534335,0.002141651,0.0076662367,0.0033365933,0.071130835,0.51171273,0.28030583,0.11663363],"study_design_scores_gemma":[0.00041339875,0.00027192678,0.00036395065,0.0011846145,0.000038768245,0.000109243796,0.000023178296,0.6310199,0.23997147,0.10676371,0.018599719,0.0012401382],"about_ca_topic_score_codex":0.00021784876,"about_ca_topic_score_gemma":0.000025293653,"teacher_disagreement_score":0.97237253,"about_ca_system_score_codex":0.00014663377,"about_ca_system_score_gemma":0.00017681993,"threshold_uncertainty_score":0.99999934},"labels":[],"label_agreement":null},{"id":"W4404445405","doi":"10.1609/aiide.v20i1.31880","title":"Using EPCG for Designing a Hexagon Tangram Puzzle","year":2024,"lang":"en","type":"article","venue":"Proceedings of the AAAI Conference on Artificial Intelligence and Interactive Digital Entertainment","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Canadian Institute for Advanced Research","keywords":"Computer science; Psychology","score_opus":0.10838896877423332,"score_gpt":0.3411110152745847,"score_spread":0.2327220465003514,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404445405","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.051457524,0.00009396015,0.93803906,0.0010441778,0.0005913727,0.0012644931,0.000021824972,0.00021104392,0.0072765118],"genre_scores_gemma":[0.99371153,0.00001504068,0.0057708733,0.00009546761,0.00005627845,0.00010403322,8.7303454e-7,0.000019107498,0.00022678154],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99829656,0.000013883387,0.00050104404,0.00056015525,0.0003170956,0.00031124335],"domain_scores_gemma":[0.99898654,0.00020939711,0.00021096691,0.0001817085,0.0003339556,0.00007743076],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00033575215,0.00025488425,0.00025765153,0.00018823071,0.000145096,0.0014093058,0.00081453694,0.00006883218,0.0000071955415],"category_scores_gemma":[0.00019929872,0.00018628567,0.00017071095,0.00028486806,0.00013484099,0.0016085607,0.00031930904,0.00020357574,0.000010328562],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010498781,0.0001712562,0.000053045238,0.00018664739,0.000082337836,0.0000018588145,0.0036562888,0.000013708667,0.11682542,0.7161744,0.00020814857,0.16252188],"study_design_scores_gemma":[0.000023145014,0.00049954443,0.000003929225,0.0013466342,0.000015096997,0.000020525355,0.0015371181,0.18617679,0.7118124,0.09779043,0.0005477053,0.00022669078],"about_ca_topic_score_codex":0.000015347337,"about_ca_topic_score_gemma":0.0000012976062,"teacher_disagreement_score":0.942254,"about_ca_system_score_codex":0.000148611,"about_ca_system_score_gemma":0.00005467038,"threshold_uncertainty_score":0.99962735},"labels":[],"label_agreement":null},{"id":"W4404954289","doi":"10.1109/vlsi-soc62099.2024.10767822","title":"Adaptable FWHW Formal Co-Verification of SoC RISC-V Components","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Computer science; Formal verification; Verification; Intelligent verification; Reduced instruction set computing; System on a chip; Functional verification; Programming language; Embedded system; Instruction set; Software; Software construction; Software development","score_opus":0.0405619068613863,"score_gpt":0.29274507512848125,"score_spread":0.25218316826709497,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404954289","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0038928667,0.00022781258,0.9482377,0.00013360819,0.00021603015,0.00020760117,0.0000031165541,0.0008350778,0.046246152],"genre_scores_gemma":[0.9228923,0.000011236457,0.07466159,0.000036843463,0.000028637902,0.000023060307,0.0000045130205,0.000008390518,0.0023334515],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989113,0.00005702882,0.000299948,0.0002512647,0.00028532805,0.00019513637],"domain_scores_gemma":[0.99927354,0.00006194668,0.00006053541,0.00049877755,0.000060956263,0.00004421936],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000527349,0.00009265853,0.00013944495,0.0001316896,0.000044659144,0.00012186318,0.0006192311,0.00006263739,0.000051301995],"category_scores_gemma":[0.000007801055,0.00007929889,0.000059540325,0.0002792634,0.000027744853,0.0009984548,0.00010268527,0.00008502565,0.00021908226],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005034553,0.000069515496,0.0001901563,0.00020956573,0.000037311434,0.000010628106,0.0008237621,0.000016783053,0.17169456,0.75442564,0.053362254,0.019154757],"study_design_scores_gemma":[0.0001555192,0.0001554043,0.00086911634,0.00017442826,0.000008222432,0.000040539755,0.000058195143,0.35324937,0.5816935,0.009166121,0.054141946,0.00028767923],"about_ca_topic_score_codex":0.000115842005,"about_ca_topic_score_gemma":0.0000026586395,"teacher_disagreement_score":0.91899943,"about_ca_system_score_codex":0.000043502907,"about_ca_system_score_gemma":0.00005199502,"threshold_uncertainty_score":0.32337147},"labels":[],"label_agreement":null},{"id":"W4405644157","doi":"10.1007/978-981-97-9314-3_49","title":"Field-Programmable Gate Array Architecture","year":2024,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Architecture; Gate array; Macrocell array; Field (mathematics); Computer architecture; Computer science; Field-programmable gate array; Computer hardware; Electrical engineering; Engineering; Logic gate; History; Mathematics; Logic synthesis","score_opus":0.015382282465665965,"score_gpt":0.24181301894368998,"score_spread":0.226430736478024,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405644157","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[7.53084e-8,0.0006620589,0.44771117,0.0006218874,0.00043647736,0.00030521824,0.000002131851,0.0018475046,0.54841346],"genre_scores_gemma":[0.000186039,0.00004989283,0.12368945,0.0005971205,0.00029866747,0.00004432883,0.000004643828,0.00007073017,0.8750591],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99777824,0.000018731387,0.00042959696,0.0009128033,0.00046911612,0.00039151247],"domain_scores_gemma":[0.99795127,0.00012210535,0.00013491858,0.0015707146,0.00008313058,0.0001378606],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00029263375,0.0004906115,0.00046249354,0.00032662376,0.000059001883,0.00048659914,0.0017005189,0.0005758602,0.00030923972],"category_scores_gemma":[0.000009975248,0.0003947002,0.0003084007,0.00008276826,0.00003783149,0.00014068859,0.00039547234,0.00090488466,0.0015746584],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000017161515,0.0000034067334,1.1943702e-7,0.00013542718,0.00005902533,0.00013319626,0.00012982065,0.0000015100386,0.0001560542,0.93030864,0.03575419,0.033316877],"study_design_scores_gemma":[0.00002212785,0.0001263522,1.7416301e-8,0.0002795007,0.0000117603795,0.00007479115,9.59049e-7,0.00013581871,0.0025344708,0.46468616,0.53180975,0.00031831203],"about_ca_topic_score_codex":0.000034097528,"about_ca_topic_score_gemma":0.000037579466,"teacher_disagreement_score":0.49605554,"about_ca_system_score_codex":0.00007154845,"about_ca_system_score_gemma":0.00009451604,"threshold_uncertainty_score":0.9998505},"labels":[],"label_agreement":null},{"id":"W4405714321","doi":"10.48550/arxiv.2412.15434","title":"Transpiler-Architecture Co-Design to Curb Clifford Costs in Fault-Tolerant Quantum Computing","year":2024,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Lawrence Berkeley National Laboratory; Natural Sciences and Engineering Research Council of Canada; Office of Science; Pacific Northwest National Laboratory; Basic Energy Sciences; National Energy Research Scientific Computing Center; U.S. Department of Energy","keywords":"Architecture; Computer science; Computer architecture; Art","score_opus":0.08067379714396733,"score_gpt":0.23508348965059445,"score_spread":0.15440969250662712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405714321","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06407107,0.0001758364,0.9292542,0.000309958,0.000879025,0.00185129,0.00003253679,0.0015581668,0.0018679632],"genre_scores_gemma":[0.9802759,0.000042460466,0.018903796,0.00025686037,0.00012769336,0.0000081757935,0.000012423203,0.00007460632,0.00029806097],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9948887,0.0008204467,0.0006948646,0.0024099336,0.00029144407,0.00089458976],"domain_scores_gemma":[0.99684525,0.00040210882,0.00028278364,0.0019358873,0.00016159566,0.0003723918],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013186387,0.0007674241,0.00093321665,0.001381501,0.00015307941,0.00037806967,0.0038868815,0.0006903041,0.000010436531],"category_scores_gemma":[0.000040953986,0.00085957826,0.0003783785,0.0017912419,0.00010972773,0.00021594542,0.0020294865,0.0021685245,0.00023794374],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016324715,0.0002712812,0.00062871753,0.00085826946,0.0002003133,0.0049407473,0.0069448543,0.7176869,0.0010663549,0.2526465,0.0043467646,0.010246046],"study_design_scores_gemma":[0.00050404575,0.00026582147,0.00016362265,0.0022488735,0.000050726816,0.00003742801,0.00012321233,0.90774095,0.0019271431,0.08485113,0.000815693,0.0012713334],"about_ca_topic_score_codex":0.0005392369,"about_ca_topic_score_gemma":0.00014835273,"teacher_disagreement_score":0.91620487,"about_ca_system_score_codex":0.00095254264,"about_ca_system_score_gemma":0.00042922198,"threshold_uncertainty_score":0.9993855},"labels":[],"label_agreement":null},{"id":"W4406092770","doi":"10.48550/arxiv.2501.01512","title":"A Primal-Dual Perspective on Program Verification Algorithms (Extended Version)","year":2025,"lang":"en","type":"preprint","venue":"ArXiv.org","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Azrieli Foundation; Israel Science Foundation; Weizmann Institute of Science; Japan Society for the Promotion of Science; European Commission","keywords":"Perspective (graphical); Dual (grammatical number); Computer science; Algorithm; Artificial intelligence","score_opus":0.0442526593001048,"score_gpt":0.3374664446957478,"score_spread":0.293213785395643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406092770","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09827537,0.0012571472,0.7289595,0.007590621,0.007721411,0.013812588,0.00016919653,0.016632201,0.12558196],"genre_scores_gemma":[0.8297499,0.00008348998,0.16495578,0.00042716332,0.00040196924,0.0015613533,0.00007143854,0.000045898956,0.002702996],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"observational","domain_scores_codex":[0.9962938,0.0003664172,0.0005258494,0.0016975186,0.0006489413,0.0004674995],"domain_scores_gemma":[0.9962249,0.00014782575,0.000427914,0.002421597,0.00064427766,0.00013352973],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006356016,0.00050719845,0.0005216019,0.0004146905,0.00018902098,0.00025900378,0.0020170866,0.00054941105,0.000014386365],"category_scores_gemma":[0.00019240916,0.0005079675,0.00026986637,0.0005697891,0.000103076905,0.0003063391,0.0014802618,0.0010980475,0.00029009097],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003684263,0.006314714,0.014193973,0.0016272708,0.0015866644,0.0005709055,0.020535214,0.00040035765,0.005474293,0.61446124,0.050412603,0.28405434],"study_design_scores_gemma":[0.006034744,0.008490734,0.29234296,0.00983499,0.00071567966,0.00019732046,0.0036724492,0.15961249,0.27472386,0.12076666,0.11217998,0.01142813],"about_ca_topic_score_codex":0.00026223145,"about_ca_topic_score_gemma":0.0000052320947,"teacher_disagreement_score":0.7314745,"about_ca_system_score_codex":0.0011157851,"about_ca_system_score_gemma":0.0007538159,"threshold_uncertainty_score":0.9997372},"labels":[],"label_agreement":null},{"id":"W4406400350","doi":"10.1049/icp.2024.4481","title":"Analysis of integer-N phase-locked-loop architecture","year":2025,"lang":"en","type":"article","venue":"IET conference proceedings.","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Loop (graph theory); Phase (matter); Integer (computer science); Architecture; Computer science; Mathematics; Physics; Combinatorics; Operating system; Art","score_opus":0.020716637496303553,"score_gpt":0.30550521442804507,"score_spread":0.28478857693174153,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406400350","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04780451,0.00011255127,0.91904086,0.00066220807,0.00014240266,0.00034680363,0.000007547975,0.0005739215,0.031309195],"genre_scores_gemma":[0.9753914,0.000014898349,0.023425518,0.00019469191,0.000018690793,0.00006528512,0.000003293253,0.000007584581,0.0008786556],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99808204,0.000028761044,0.00056061614,0.00061502855,0.00037888504,0.00033463942],"domain_scores_gemma":[0.9982548,0.00007063029,0.000297878,0.00047696676,0.0008145525,0.00008521075],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005359572,0.0002479877,0.0006270917,0.0011974033,0.000073684845,0.00023744121,0.0018607969,0.00016403304,0.00003367928],"category_scores_gemma":[0.00017964633,0.0002208097,0.00021838216,0.0037265928,0.0001218754,0.00037000768,0.00034649373,0.000298504,0.0000061238834],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000041819418,0.0003405315,0.007959623,0.00034961777,0.0013876964,0.0000065709514,0.0063047083,0.000018436522,0.09465039,0.78721803,0.006908211,0.09481439],"study_design_scores_gemma":[0.0016600629,0.00083169766,0.0022193305,0.0011360946,0.0012615822,0.000019418343,0.0011667641,0.36726978,0.5338282,0.08027399,0.0089710085,0.0013620668],"about_ca_topic_score_codex":0.000048918053,"about_ca_topic_score_gemma":0.000011772009,"teacher_disagreement_score":0.92758685,"about_ca_system_score_codex":0.00005755286,"about_ca_system_score_gemma":0.00019320016,"threshold_uncertainty_score":0.9004358},"labels":[],"label_agreement":null},{"id":"W4406458596","doi":"10.1109/jlt.2025.3530858","title":"Performance-Complexity-Latency Trade-Offs of Concatenated RS-SDBCH Codes","year":2025,"lang":"en","type":"article","venue":"Journal of Lightwave Technology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Concatenated error correction code; Turbo code; Serial concatenated convolutional codes; Latency (audio); Electronic engineering; Computer network; Decoding methods; Telecommunications; Block code; Engineering","score_opus":0.022078601867922956,"score_gpt":0.27396030371482555,"score_spread":0.2518817018469026,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406458596","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.65821517,0.0022698264,0.30692384,0.014136946,0.0014581708,0.00064391806,0.0000056710214,0.0010583455,0.015288136],"genre_scores_gemma":[0.9416497,0.00017944408,0.05781455,0.000112846086,0.000034615397,0.000007248457,4.356438e-7,0.000011742635,0.000189453],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9974601,0.00013091242,0.0013837427,0.0002777259,0.0003695995,0.00037791368],"domain_scores_gemma":[0.9975057,0.00013921889,0.0010953628,0.0007464093,0.0004488215,0.00006449244],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009467644,0.00023846366,0.0008262723,0.001887323,0.00009568987,0.000037316266,0.0023497632,0.00042702712,0.000012775076],"category_scores_gemma":[0.00014483111,0.000191895,0.00017861,0.0018405436,0.0003749895,0.000447534,0.00028692398,0.00066469365,0.0000071780264],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008873593,0.0004719047,0.024124606,0.00039938238,0.0004960765,0.00024884785,0.00078141066,0.000015621972,0.30944243,0.6127791,0.01242221,0.038729664],"study_design_scores_gemma":[0.0010155619,0.0013545982,0.0048675463,0.0006914211,0.000056109613,0.0009945934,0.000112011316,0.004376795,0.89488214,0.08564359,0.0056948597,0.00031078336],"about_ca_topic_score_codex":0.000007566563,"about_ca_topic_score_gemma":0.00000294382,"teacher_disagreement_score":0.5854397,"about_ca_system_score_codex":0.00015298248,"about_ca_system_score_gemma":0.0002726761,"threshold_uncertainty_score":0.7825251},"labels":[],"label_agreement":null},{"id":"W4406727843","doi":"10.1109/tac.2025.3532541","title":"Secure-by-Construction Synthesis for Control Systems","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Automatic Control","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Artificial Intelligence in Medicine (Canada)","funders":"","keywords":"Computer science; Control system; Control (management); Control engineering; Engineering; Artificial intelligence; Electrical engineering","score_opus":0.007847604476005406,"score_gpt":0.23812528190333862,"score_spread":0.2302776774273332,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406727843","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0002447452,0.00017380367,0.99118084,0.0011341843,0.0019661402,0.0027669056,0.00012382377,0.0018738066,0.00053577096],"genre_scores_gemma":[0.9791791,0.0000063566436,0.015988395,0.00038546673,0.000034420373,0.0038709706,5.978627e-7,0.000024208292,0.0005105028],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975888,0.00035676628,0.00075145875,0.0005520898,0.0003300729,0.00042080542],"domain_scores_gemma":[0.9966427,0.0019182222,0.00023882714,0.000899506,0.00019879724,0.000101952704],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00076022337,0.00031998157,0.00063586765,0.00044439663,0.0003297343,0.00031071168,0.0007500669,0.00022548549,0.000015662325],"category_scores_gemma":[0.000053921583,0.00030579616,0.00028600747,0.00046367163,0.000069735506,0.00038880174,0.0000013035014,0.00016271882,0.000032559972],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00032955705,0.0011069445,0.000029306306,0.001861649,0.0025291392,0.000015087324,0.0006042525,0.019742824,0.039817404,0.10248737,0.03207954,0.79939693],"study_design_scores_gemma":[0.0020650735,0.00016640629,0.000006294083,0.00038397356,0.00018969575,0.000026984344,0.00004798995,0.9734856,0.020521205,0.0014740839,0.0013276534,0.00030502875],"about_ca_topic_score_codex":0.000050348408,"about_ca_topic_score_gemma":0.000007150532,"teacher_disagreement_score":0.97893435,"about_ca_system_score_codex":0.00026095542,"about_ca_system_score_gemma":0.00016882744,"threshold_uncertainty_score":0.99993944},"labels":[],"label_agreement":null},{"id":"W4406755453","doi":"10.1007/978-3-031-76455-4_5","title":"Multiple-Input, Multiple-Output Systems","year":2024,"lang":"en","type":"book-chapter","venue":"Textbooks in telecommunication engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; InterDigital (Canada); Telus (Canada)","funders":"","keywords":"Computer science","score_opus":0.026044363178902786,"score_gpt":0.24035922720816363,"score_spread":0.21431486402926084,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406755453","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000019923471,0.015207669,0.6204649,0.000145216,0.0013937491,0.0018884107,0.000025809997,0.005334234,0.35552007],"genre_scores_gemma":[0.5807022,0.0008308191,0.08923503,0.000072981195,0.00041928646,0.0007975061,0.00009071244,0.0005527491,0.3272987],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966692,0.00006769046,0.0013219361,0.00087884057,0.0005215389,0.00054079184],"domain_scores_gemma":[0.99438673,0.0009093781,0.0003656014,0.0040436173,0.00014870027,0.00014599702],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001017144,0.0007578264,0.0008260269,0.0012665668,0.00008952388,0.000407125,0.003900259,0.0007341863,0.000008473458],"category_scores_gemma":[0.00013378062,0.0008551631,0.00023873978,0.00018385492,0.000055226967,0.00039838642,0.0012477207,0.0017745947,0.00043994025],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000038971452,0.000029004854,0.00002797499,0.0008902606,0.0001472473,0.000082943145,0.0009258173,0.014582121,0.00084315584,0.96962744,0.0013847598,0.011455399],"study_design_scores_gemma":[0.0002966215,0.000052934356,0.000025004185,0.0033269185,0.00002444016,0.00011611513,0.000011703977,0.7346272,0.00043702972,0.0051405258,0.25473258,0.0012089664],"about_ca_topic_score_codex":0.00010036948,"about_ca_topic_score_gemma":0.000037325914,"teacher_disagreement_score":0.9644869,"about_ca_system_score_codex":0.0007772756,"about_ca_system_score_gemma":0.00010778455,"threshold_uncertainty_score":0.9993899},"labels":[],"label_agreement":null},{"id":"W4406867050","doi":"10.1007/978-3-031-78380-7","title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","year":2025,"lang":"en","type":"book","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of California, San Diego; University of Ioannina; National Technical University of Athens; Julius-Maximilians-Universität Würzburg; Universität Rostock; Trakya Üniversitesi; Shanghai Jiao Tong University; Queen's University; Universidad Politécnica de Madrid; Technische Universiteit Delft; Universiteit van Amsterdam; Technische Universität Dresden; Queen's University Belfast; Indian National Science Academy; Università degli Studi di Cagliari; University of Cyprus; Aristotle University of Thessaloniki; Universidad de Málaga","keywords":"Computer science; Programming language; Software engineering","score_opus":0.01786793600667845,"score_gpt":0.2736356777514286,"score_spread":0.25576774174475014,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406867050","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000074427946,0.0017104889,0.9915156,0.00015613835,0.00296838,0.0013543101,0.000008297611,0.00083614874,0.0013762264],"genre_scores_gemma":[0.18370637,0.00003731533,0.81205183,0.0012666255,0.0016615769,0.0000763038,0.000015684112,0.000069405985,0.0011148604],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9938198,0.00030206965,0.0010724991,0.002521252,0.0013445147,0.00093992054],"domain_scores_gemma":[0.9953695,0.0011844523,0.00042904384,0.0023050064,0.00047552635,0.00023650003],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0018101821,0.00087185425,0.0010680426,0.0020431515,0.00034219792,0.0015024163,0.004013979,0.00070481614,0.0000017568967],"category_scores_gemma":[0.00013677891,0.0008101101,0.00014789353,0.0013762518,0.00046311496,0.00052356423,0.002303544,0.0012432903,0.000009226303],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004234727,0.000020028487,0.000010299388,0.00026005786,0.000015541185,0.000044507797,0.00080759905,0.8657636,0.000018519511,0.0027401277,0.00023202131,0.13008346],"study_design_scores_gemma":[0.00023689798,0.00014966862,0.0000056204663,0.0015110422,0.000011677074,0.00007505345,1.8068836e-7,0.94863987,0.00010155524,0.04792721,0.0006055417,0.00073570036],"about_ca_topic_score_codex":0.00007293892,"about_ca_topic_score_gemma":0.000031875898,"teacher_disagreement_score":0.18363194,"about_ca_system_score_codex":0.00071910484,"about_ca_system_score_gemma":0.0015694152,"threshold_uncertainty_score":0.99953413},"labels":[],"label_agreement":null},{"id":"W4406867540","doi":"10.1007/978-3-031-78377-7","title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","year":2025,"lang":"en","type":"book","venue":"Lecture notes in computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of California, San Diego; University of Ioannina; National Technical University of Athens; Julius-Maximilians-Universität Würzburg; Universität Rostock; Trakya Üniversitesi; Shanghai Jiao Tong University; Queen's University; Universidad Politécnica de Madrid; Technische Universiteit Delft; Universiteit van Amsterdam; Technische Universität Dresden; Queen's University Belfast; Indian National Science Academy; Università degli Studi di Cagliari; University of Cyprus; Aristotle University of Thessaloniki; Universidad de Málaga","keywords":"Computer science; Software engineering; Computer architecture","score_opus":0.01786793600667845,"score_gpt":0.2736356777514286,"score_spread":0.25576774174475014,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406867540","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000074427946,0.0017104889,0.9915156,0.00015613835,0.00296838,0.0013543101,0.000008297611,0.00083614874,0.0013762264],"genre_scores_gemma":[0.18370637,0.00003731533,0.81205183,0.0012666255,0.0016615769,0.0000763038,0.000015684112,0.000069405985,0.0011148604],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9938198,0.00030206965,0.0010724991,0.002521252,0.0013445147,0.00093992054],"domain_scores_gemma":[0.9953695,0.0011844523,0.00042904384,0.0023050064,0.00047552635,0.00023650003],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0018101821,0.00087185425,0.0010680426,0.0020431515,0.00034219792,0.0015024163,0.004013979,0.00070481614,0.0000017568967],"category_scores_gemma":[0.00013677891,0.0008101101,0.00014789353,0.0013762518,0.00046311496,0.00052356423,0.002303544,0.0012432903,0.000009226303],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004234727,0.000020028487,0.000010299388,0.00026005786,0.000015541185,0.000044507797,0.00080759905,0.8657636,0.000018519511,0.0027401277,0.00023202131,0.13008346],"study_design_scores_gemma":[0.00023689798,0.00014966862,0.0000056204663,0.0015110422,0.000011677074,0.00007505345,1.8068836e-7,0.94863987,0.00010155524,0.04792721,0.0006055417,0.00073570036],"about_ca_topic_score_codex":0.00007293892,"about_ca_topic_score_gemma":0.000031875898,"teacher_disagreement_score":0.18363194,"about_ca_system_score_codex":0.00071910484,"about_ca_system_score_gemma":0.0015694152,"threshold_uncertainty_score":0.99953413},"labels":[],"label_agreement":null},{"id":"W4407574665","doi":"10.1109/tac.2025.3542329","title":"Matrix-Scheduling of QSR-Dissipative Systems","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Automatic Control","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Dissipative system; Scheduling (production processes); Computer science; Matrix (chemical analysis); Control theory (sociology); Physics; Mathematics; Mathematical optimization; Control (management); Materials science; Artificial intelligence","score_opus":0.012171681615363293,"score_gpt":0.27892537732784933,"score_spread":0.266753695712486,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4407574665","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0025753672,0.0001848795,0.99285316,0.00027373323,0.00092937186,0.001002901,0.000014012866,0.000980341,0.0011862378],"genre_scores_gemma":[0.97203547,0.0000044801536,0.026838096,0.00007832531,0.000012332002,0.00031212313,1.8989024e-7,0.000012319991,0.0007066717],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980149,0.00030964956,0.0007338593,0.00034239687,0.00034181296,0.00025733895],"domain_scores_gemma":[0.9980181,0.00065591844,0.00025188376,0.0008315204,0.00017548475,0.0000670911],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00058091857,0.00021425392,0.00051904086,0.0004842541,0.00012866498,0.00010342785,0.0007219696,0.00012792512,0.000016018661],"category_scores_gemma":[0.000021758076,0.00019761446,0.00018275736,0.0006762585,0.000052495554,0.00027687137,0.0000024175886,0.00016483343,0.000032200907],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018307245,0.0024911943,0.00013574919,0.0044531957,0.0028899189,0.000084931045,0.007284248,0.22592753,0.14513649,0.25664115,0.0021452832,0.35262722],"study_design_scores_gemma":[0.0008633615,0.00012935376,0.00004560952,0.0005917101,0.00006133694,0.000009230866,0.00009779761,0.96802956,0.028963588,0.00097367907,0.000061400606,0.00017336327],"about_ca_topic_score_codex":0.000084942985,"about_ca_topic_score_gemma":0.000005996159,"teacher_disagreement_score":0.96946007,"about_ca_system_score_codex":0.00012963334,"about_ca_system_score_gemma":0.00017355014,"threshold_uncertainty_score":0.80584836},"labels":[],"label_agreement":null},{"id":"W4407857386","doi":"10.1145/3696443.3708950","title":"Scalar Interpolation: A Better Balance between Vector and Scalar Execution for SuperScalar Architectures","year":2025,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada); University of Alberta","funders":"","keywords":"Scalar (mathematics); Parallel computing; Interpolation (computer graphics); Superscalar; Computer science; Computational science; Algorithm; Mathematics; Computer graphics (images); Geometry","score_opus":0.011277445224273711,"score_gpt":0.2678423291098949,"score_spread":0.2565648838856212,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4407857386","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035689764,0.00021630096,0.9574129,0.0037392841,0.00015623757,0.00069616514,0.000007679648,0.0005450869,0.0015366095],"genre_scores_gemma":[0.8203935,0.0000026712396,0.17824914,0.000780743,0.000106928856,0.00011752784,0.0000048302263,0.000009653547,0.00033498855],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985481,0.000115826915,0.000329949,0.00053791574,0.00017957817,0.00028864856],"domain_scores_gemma":[0.9989079,0.00031225395,0.000061005787,0.00054312707,0.00010121094,0.000074478965],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047084782,0.0001911772,0.00027578106,0.00024077155,0.00013960629,0.00020849193,0.0005814681,0.00014012751,0.0000057967704],"category_scores_gemma":[0.000082073864,0.00016525926,0.00008674362,0.00031796386,0.0000732657,0.00025951938,0.00022007902,0.00014092875,0.000004921379],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009042362,0.00015110325,0.20935209,0.0010053319,0.0004001757,0.000013165282,0.0028900432,0.00001217104,0.080671355,0.46561506,0.07004524,0.16975385],"study_design_scores_gemma":[0.0031522212,0.00096888735,0.15921387,0.0012662634,0.00013916256,0.00005903485,0.00013869471,0.24778429,0.28098118,0.26441115,0.039927844,0.0019573993],"about_ca_topic_score_codex":0.000025474257,"about_ca_topic_score_gemma":0.000007245931,"teacher_disagreement_score":0.78470373,"about_ca_system_score_codex":0.000048731574,"about_ca_system_score_gemma":0.00003944845,"threshold_uncertainty_score":0.67390776},"labels":[],"label_agreement":null},{"id":"W4407953462","doi":"10.1145/3706628.3708880","title":"FRIDA: Reconfigurable Arrays for Dynamically Scheduled High-Level Synthesis","year":2025,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Computer architecture; Parallel computing; Embedded system","score_opus":0.02416779155535774,"score_gpt":0.265944186015408,"score_spread":0.24177639446005023,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4407953462","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005013973,0.000035736088,0.9437685,0.0024569028,0.00042146762,0.00066849944,0.000009490885,0.0011049154,0.0510331],"genre_scores_gemma":[0.33029565,0.00000444014,0.65992594,0.00048087802,0.000031339292,0.0005047165,0.0000015635297,0.000012668593,0.0087427925],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983013,0.000102428545,0.00043455308,0.0005862796,0.00018332171,0.00039210854],"domain_scores_gemma":[0.99774367,0.0008448352,0.000101895115,0.0010085771,0.00022522762,0.000075793156],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007752755,0.00020152277,0.00035591002,0.00024107791,0.0001485617,0.00022672465,0.0014597983,0.00016818524,0.000048137284],"category_scores_gemma":[0.00043240504,0.0001784972,0.00013046489,0.0004449026,0.000034722598,0.00038500782,0.000102465565,0.00011667076,0.000057690053],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008617097,0.00004889849,0.000025450734,0.000076861266,0.00005158881,0.0000020259629,0.000028684379,0.00001100282,0.023384456,0.9367835,0.017571662,0.022007281],"study_design_scores_gemma":[0.00044917184,0.000107979344,0.00025907488,0.0002951974,0.000028403732,0.000007948595,0.000037156744,0.102102846,0.6900157,0.19887704,0.007276361,0.0005431722],"about_ca_topic_score_codex":0.00012175599,"about_ca_topic_score_gemma":0.00004164502,"teacher_disagreement_score":0.73790646,"about_ca_system_score_codex":0.00013207755,"about_ca_system_score_gemma":0.00019177461,"threshold_uncertainty_score":0.72789043},"labels":[],"label_agreement":null},{"id":"W4408151502","doi":"10.1145/3658617.3697719","title":"Hardware Synthesizable Exceptions using Continuations","year":2025,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; Canadian Institute for Advanced Research","keywords":"Computer science; Programming language; Parallel computing; Computer architecture; Embedded system; Arithmetic; Mathematics","score_opus":0.028504061072257777,"score_gpt":0.30606110913531404,"score_spread":0.27755704806305626,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408151502","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006289869,0.000050384464,0.9090754,0.0005087233,0.00016241883,0.00019768458,9.954996e-7,0.0008460436,0.088529415],"genre_scores_gemma":[0.4890043,0.0000028233264,0.4950789,0.0003440287,0.00002164814,0.000043229124,6.166833e-7,0.0000052478736,0.015499191],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99920607,0.000076582684,0.00020256164,0.00023411651,0.00011608866,0.00016456307],"domain_scores_gemma":[0.99908864,0.000117445255,0.00004287971,0.000593956,0.0001250462,0.000032006],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002571617,0.00008131716,0.00011785625,0.00019262712,0.00017369224,0.0001778277,0.00057871506,0.000053292246,0.000053755855],"category_scores_gemma":[0.00007523541,0.00007693751,0.000049768405,0.00054266996,0.000023514207,0.0004207427,0.00014916404,0.00006196048,0.000052222473],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.7570942e-7,0.00003441478,0.00065684615,0.000015112321,0.0000181261,0.0000027245844,0.00015678145,0.000079947305,0.017814798,0.9518311,0.02434145,0.0050483397],"study_design_scores_gemma":[0.00041297037,0.000055189517,0.0017447027,0.00059293123,0.00004802934,0.000042520438,0.0003402259,0.57335323,0.20031293,0.1446974,0.0775766,0.00082326797],"about_ca_topic_score_codex":0.00009963482,"about_ca_topic_score_gemma":0.0000136154,"teacher_disagreement_score":0.8071337,"about_ca_system_score_codex":0.000070232374,"about_ca_system_score_gemma":0.000110241104,"threshold_uncertainty_score":0.31374204},"labels":[],"label_agreement":null},{"id":"W4408151591","doi":"10.1145/3658617.3697742","title":"Graph-Based Timing Prediction at Early-Stage RTL Using Large Language Model","year":2025,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Computer science; Graph; Programming language; Theoretical computer science","score_opus":0.03090806947922498,"score_gpt":0.3000321465033797,"score_spread":0.26912407702415475,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408151591","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.079993375,0.00006007988,0.908926,0.00005995621,0.00013748136,0.00027306538,0.000010727704,0.0012911793,0.009248131],"genre_scores_gemma":[0.78917664,9.99532e-7,0.20530345,0.00037767072,0.000016566757,0.000021186064,0.0000032432729,0.000010852414,0.0050893826],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986474,0.00009102219,0.0002734591,0.0004093613,0.00026115435,0.00031759404],"domain_scores_gemma":[0.9990001,0.000052833002,0.00008086664,0.00074513734,0.00006527331,0.000055795135],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005003977,0.00015194739,0.00016366632,0.0003292329,0.00019472514,0.00012270996,0.0005584328,0.00011443537,0.000016507309],"category_scores_gemma":[0.000020799402,0.00014487426,0.000080917445,0.00052483706,0.00002103528,0.0004220317,0.00026535362,0.00011955926,0.000011613045],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004902287,0.00040602635,0.02025929,0.0005521716,0.00014045903,0.00013723281,0.006391668,0.0565513,0.46191853,0.43375656,0.016322892,0.0035148172],"study_design_scores_gemma":[0.00020642419,0.000019230802,0.00012022705,0.000072427065,0.0000063950124,0.0000016463218,0.000026730324,0.92095244,0.07756524,0.00078051235,0.0001273463,0.000121376965],"about_ca_topic_score_codex":0.00019181712,"about_ca_topic_score_gemma":0.000045874116,"teacher_disagreement_score":0.86440116,"about_ca_system_score_codex":0.00018437895,"about_ca_system_score_gemma":0.00009090257,"threshold_uncertainty_score":0.59078},"labels":[],"label_agreement":null},{"id":"W4408222862","doi":"10.1007/978-981-96-0668-9_14","title":"Parallel Redundancy Removal in lrslib with Application to Projections","year":2025,"lang":"en","type":"book-chapter","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Japan Society for the Promotion of Science","keywords":"Redundancy (engineering); Computer science; Operating system","score_opus":0.015714882129361573,"score_gpt":0.26092339606992465,"score_spread":0.2452085139405631,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408222862","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[3.0963682e-7,0.00003452879,0.51156574,0.00041425868,0.000043993092,0.0010853927,0.0000013657296,0.0004995168,0.48635492],"genre_scores_gemma":[0.0002445819,0.000012654025,0.3942986,0.00023784454,0.000043293316,0.00039398414,0.000005059123,0.000021414526,0.6047426],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.998172,0.000028192871,0.0004278077,0.00082154566,0.00032496362,0.00022553343],"domain_scores_gemma":[0.9982517,0.000049497077,0.00014878859,0.0013273918,0.00015095482,0.00007166287],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00026331478,0.0002952609,0.00034860207,0.0006705517,0.000060191644,0.00010910465,0.0009839289,0.00027341474,0.000010793362],"category_scores_gemma":[0.000010430165,0.00025857904,0.00006096702,0.00029151622,0.000026553567,0.00019655775,0.00023973534,0.0003221678,0.0000995314],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000068569784,0.000013664751,0.0000045834086,0.000039643914,0.000013102733,0.000022450344,0.00011874227,0.000016067694,0.000043526816,0.96812975,0.013757903,0.017833686],"study_design_scores_gemma":[0.00030872299,0.0003454468,0.000025949625,0.0012809607,0.000018409526,0.00020085214,0.000012289694,0.0040843743,0.00044327715,0.14862257,0.8436478,0.0010093794],"about_ca_topic_score_codex":0.00021833266,"about_ca_topic_score_gemma":0.00060631335,"teacher_disagreement_score":0.8298899,"about_ca_system_score_codex":0.00025791928,"about_ca_system_score_gemma":0.00032536127,"threshold_uncertainty_score":0.99998665},"labels":[],"label_agreement":null},{"id":"W4408520311","doi":"10.1109/access.2025.3552317","title":"Network Design for Efficient Video Data Transmission With Real-Time Traffic Constraints in Networked Control Systems","year":2025,"lang":"en","type":"article","venue":"IEEE Access","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"International Development Research Centre","funders":"","keywords":"Computer science; Real-time computing; Transmission (telecommunications); Computer network; Control (management); Real-time Control System; Telecommunications; Artificial intelligence","score_opus":0.04340551518325228,"score_gpt":0.30810184088654763,"score_spread":0.2646963257032954,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408520311","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0019303238,0.00043655152,0.9919725,0.0002117792,0.00051197084,0.0037845273,0.0000158102,0.00062965933,0.000506845],"genre_scores_gemma":[0.929731,0.000020632982,0.0691946,0.00017889263,0.00015908376,0.00054017274,0.000013405085,0.000030660405,0.00013151643],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99656713,0.00064221374,0.0007324241,0.0010046436,0.0003566371,0.00069694745],"domain_scores_gemma":[0.99650526,0.0013416712,0.0002535184,0.0016214413,0.00015750909,0.00012057256],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002851375,0.00032243284,0.00063978735,0.00023973247,0.00016630464,0.0005899606,0.0040583108,0.00019419109,0.0000029009684],"category_scores_gemma":[0.000028049846,0.0002628262,0.0000520439,0.001150203,0.000114123955,0.000632031,0.00013487827,0.00019174676,0.000004605179],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022476401,0.00009550489,0.000048273974,0.00015747247,0.000054265744,0.00003510214,0.000111381996,0.95466024,0.00071454846,0.0016814544,0.02484892,0.017368102],"study_design_scores_gemma":[0.001761818,0.00013738406,0.00004321049,0.0012433256,0.000032769665,0.00001555659,0.000007955529,0.99496144,0.0004241056,0.00032792345,0.00074112066,0.00030339533],"about_ca_topic_score_codex":0.000082086575,"about_ca_topic_score_gemma":0.00001144899,"teacher_disagreement_score":0.9278007,"about_ca_system_score_codex":0.000126368,"about_ca_system_score_gemma":0.00039509262,"threshold_uncertainty_score":0.9999824},"labels":[],"label_agreement":null},{"id":"W4408696930","doi":"10.1109/itsc58415.2024.10920173","title":"Real-Time MPC for WATonoBus Path Tracking","year":2024,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Path (computing); Tracking (education); Computer network","score_opus":0.024949890309326175,"score_gpt":0.28716559822004584,"score_spread":0.2622157079107197,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408696930","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005233033,0.00015251659,0.9645643,0.0003549497,0.00029320392,0.00038613545,0.0000022912652,0.003391854,0.030331438],"genre_scores_gemma":[0.3379695,0.000032794993,0.6499426,0.00014560063,0.00023023492,0.00018577932,0.0000030037436,0.000038662707,0.011451829],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989101,0.000039302115,0.00022916372,0.00040271968,0.00016404691,0.00025466495],"domain_scores_gemma":[0.9991538,0.00022483432,0.000026578165,0.00047545458,0.00006092087,0.00005841979],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000602606,0.00011786118,0.00014476906,0.00010912652,0.000055051707,0.00042321207,0.0006073773,0.000071702445,0.000026871458],"category_scores_gemma":[0.000022267866,0.0000943991,0.0000981275,0.00024375028,0.000013014647,0.00055266795,0.00008907084,0.00006662549,0.00020140609],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019215495,0.00002072744,0.000010624901,0.00015815205,0.000025539894,0.00004909831,0.0009622,0.00000402729,0.08079403,0.71696264,0.092640795,0.108370274],"study_design_scores_gemma":[0.000139158,0.00023705873,0.00002392455,0.00029970927,0.0000114225195,0.00009521133,0.000026640773,0.6931345,0.18210022,0.069159076,0.054283224,0.0004898863],"about_ca_topic_score_codex":0.00003957287,"about_ca_topic_score_gemma":0.0000014817584,"teacher_disagreement_score":0.69313043,"about_ca_system_score_codex":0.00006097072,"about_ca_system_score_gemma":0.00007085762,"threshold_uncertainty_score":0.4081044},"labels":[],"label_agreement":null},{"id":"W4410089993","doi":"10.1145/3733715","title":"Stress Testing Control Loops in Cyber-Physical Systems—RCR Report","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Software Engineering and Methodology","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"Knut och Alice Wallenbergs Stiftelse","keywords":"Computer science; Cyber-physical system; Stress testing (software); Reliability engineering; Programming language; Operating system","score_opus":0.06220045181420397,"score_gpt":0.3230771558298215,"score_spread":0.2608767040156175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410089993","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.011000984,0.00023256027,0.9867483,0.00010535527,0.00067825767,0.00027841466,0.000005363597,0.0009122792,0.000038530412],"genre_scores_gemma":[0.45636812,0.000005323623,0.54331243,0.00003513483,0.000026220318,0.000133921,5.845089e-7,0.000011341868,0.00010693613],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99831086,0.00040497855,0.0003824199,0.00048023215,0.00011984572,0.0003016822],"domain_scores_gemma":[0.9934316,0.0055753468,0.00006904132,0.00077529065,0.00008192273,0.000066766865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012038138,0.00019856275,0.0004543639,0.00043380386,0.00007304074,0.000053416305,0.00045422386,0.00016267673,4.5870905e-7],"category_scores_gemma":[0.002266101,0.00020048946,0.00005731804,0.0006083697,0.00003068817,0.00015091484,0.000019872736,0.00041164435,0.0000014167731],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008198126,0.0006116714,0.012490954,0.0016427205,0.0005833798,0.0015547214,0.0028225947,0.5630506,0.023742408,0.046272628,0.00018182425,0.3469645],"study_design_scores_gemma":[0.0052017104,0.0013170555,0.028162986,0.0042507127,0.00033935677,0.004140327,0.00049527467,0.86799574,0.0666209,0.01473857,0.0037794109,0.002957943],"about_ca_topic_score_codex":0.0001911453,"about_ca_topic_score_gemma":0.0000070022525,"teacher_disagreement_score":0.44536716,"about_ca_system_score_codex":0.00007157063,"about_ca_system_score_gemma":0.00006370175,"threshold_uncertainty_score":0.81757236},"labels":[],"label_agreement":null},{"id":"W4410204270","doi":"10.1109/tsusc.2025.3567856","title":"Data-driven Software-based Power Estimation for Embedded Devices","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Sustainable Computing","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"St. Francis Xavier University","funders":"","keywords":"Computer science; Estimation; Software; Power (physics); Reliability engineering; Embedded system; Operating system; Engineering; Systems engineering","score_opus":0.026539074420909612,"score_gpt":0.3149986400335832,"score_spread":0.28845956561267355,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410204270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0005703551,0.000046920857,0.9949882,0.0005900149,0.00047125027,0.0012125096,0.000018104134,0.0015834675,0.00051917887],"genre_scores_gemma":[0.5816045,5.2623875e-7,0.41730943,0.0005726392,0.000009504363,0.00006926931,0.000008444117,0.000016481894,0.0004092192],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99767256,0.00020848565,0.0005032236,0.00078099733,0.00028160162,0.0005531431],"domain_scores_gemma":[0.99659735,0.0011598943,0.00018934422,0.0014979502,0.00048262015,0.000072849165],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012091422,0.00026384744,0.00030964334,0.0005863694,0.00063728954,0.00047213957,0.001658375,0.00013409684,0.0000052035703],"category_scores_gemma":[0.00009864812,0.00028112988,0.00011564852,0.00096819847,0.000042271444,0.0010293659,0.000027861268,0.00025839236,0.000007652304],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000058614405,0.0003912785,0.000020816575,0.0009576039,0.00012975326,0.000029451747,0.00084392074,0.8662055,0.00023741562,0.039569497,0.0043077543,0.08724841],"study_design_scores_gemma":[0.00053999363,0.00013287766,0.000022382386,0.00022445137,0.000028257638,0.0000040118166,0.00025745944,0.98647994,0.0072789975,0.0028357853,0.0019230052,0.0002728468],"about_ca_topic_score_codex":0.00005550277,"about_ca_topic_score_gemma":0.000013979005,"teacher_disagreement_score":0.5810341,"about_ca_system_score_codex":0.00029203985,"about_ca_system_score_gemma":0.0005998895,"threshold_uncertainty_score":0.99996406},"labels":[],"label_agreement":null},{"id":"W4410560152","doi":"10.18280/isi.300425","title":"ineuralFPGA: Implementation of an Optimized DNN Model for Real-Time Applications","year":2025,"lang":"fr","type":"article","venue":"Ingénierie des systèmes d information","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Real-time computing; Artificial intelligence","score_opus":0.02590392678691547,"score_gpt":0.31441784313562066,"score_spread":0.28851391634870516,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410560152","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004929401,0.00022692264,0.98509663,0.00033606662,0.00029861118,0.0035762251,0.00024336949,0.00043376148,0.0048589986],"genre_scores_gemma":[0.3208476,0.00017768073,0.6727737,0.0002590455,0.000095199626,0.0030743221,0.0005438513,0.00002993636,0.002198622],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970405,0.0001994434,0.0017032763,0.00030133122,0.0003156283,0.0004398103],"domain_scores_gemma":[0.9965348,0.00021990763,0.0010180109,0.0008420873,0.0012828618,0.000102304395],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00136111,0.00030525855,0.0004911021,0.00060874986,0.00032214544,0.0004296815,0.0008125494,0.00026306574,0.000018013792],"category_scores_gemma":[0.00010365935,0.00035257897,0.00016576042,0.00095106533,0.00018886616,0.008152452,0.00017707208,0.000120345154,0.00002493987],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000080972895,0.0001334139,0.00006805552,0.0036870008,0.00014940898,5.01865e-7,0.017506499,0.026445612,0.0052774907,0.46975976,0.0068764826,0.4700148],"study_design_scores_gemma":[0.00091811665,0.00019536712,0.00012170887,0.0003383207,0.000072717674,0.000011586705,0.0007230589,0.9348212,0.017660959,0.04304189,0.0018038051,0.000291271],"about_ca_topic_score_codex":0.0005733698,"about_ca_topic_score_gemma":0.000029942546,"teacher_disagreement_score":0.90837556,"about_ca_system_score_codex":0.00058608904,"about_ca_system_score_gemma":0.00072781194,"threshold_uncertainty_score":0.9998926},"labels":[],"label_agreement":null},{"id":"W4410727648","doi":"10.4204/eptcs.420","title":"Proceedings 16th International Workshop on Programming Language Approaches to Concurrency and Communication-cEntric Software","year":2025,"lang":"en","type":"paratext","venue":"Electronic Proceedings in Theoretical Computer Science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science","score_opus":0.021440658531715506,"score_gpt":0.28019407107126326,"score_spread":0.25875341253954776,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4410727648","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002645709,0.002481664,0.928078,0.0038979426,0.0013279526,0.0032595526,0.000009699258,0.0008664651,0.057433013],"genre_scores_gemma":[0.7508408,0.0003618297,0.24485621,0.00088067434,0.0003502769,0.0007442762,0.000016196822,0.000056788514,0.0018929861],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.994053,0.00005793674,0.00081658736,0.0021976577,0.00130917,0.0015656179],"domain_scores_gemma":[0.9977039,0.00041253722,0.00037669242,0.0006888563,0.00048886513,0.00032916668],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.0030620352,0.00068721053,0.0007178492,0.0017829842,0.00041945765,0.0022404247,0.008166084,0.0003847084,0.000029350256],"category_scores_gemma":[0.0006925513,0.0006450312,0.000102667094,0.004011675,0.001199394,0.001048505,0.0036260474,0.0018472725,0.00010604215],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018763003,0.00012887814,0.000047103167,0.00015696001,0.00001920818,0.0000023224097,0.0026032708,0.000008303729,0.000039407078,0.9050369,0.0062651355,0.08567372],"study_design_scores_gemma":[0.004701756,0.0052170404,0.00038232372,0.030464545,0.00015300211,0.0007164431,0.0017612631,0.45836604,0.021964453,0.3294035,0.13572298,0.01114668],"about_ca_topic_score_codex":0.0000068511176,"about_ca_topic_score_gemma":0.0000010832058,"teacher_disagreement_score":0.74819505,"about_ca_system_score_codex":0.0011876634,"about_ca_system_score_gemma":0.000736717,"threshold_uncertainty_score":0.9996001},"labels":[],"label_agreement":null},{"id":"W4411337599","doi":"10.1109/sp61157.2025.00075","title":"SoK: Software Compartmentalization","year":2025,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Engineering and Physical Sciences Research Council; Microsoft Research; National Science Foundation","keywords":"Compartmentalization (fire protection); Computer science; Software; Software engineering; Programming language; Chemistry","score_opus":0.010128090067635103,"score_gpt":0.2736308181966128,"score_spread":0.2635027281289777,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411337599","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00014152193,0.000048853282,0.9519776,0.0002584667,0.0001696322,0.0001499403,2.2988733e-7,0.0012401917,0.04601356],"genre_scores_gemma":[0.59634125,0.0000025704446,0.39649004,0.0011529233,0.000011307545,0.000033300657,0.0000026231803,0.0000034295676,0.00596255],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994569,0.000041030657,0.00013217844,0.00017134615,0.00009881163,0.00009976346],"domain_scores_gemma":[0.9995074,0.000035884994,0.000026009968,0.00036812937,0.000042728552,0.000019813695],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001221016,0.000058506637,0.00007669051,0.000092232236,0.000054921264,0.00008926504,0.00045545676,0.00003096079,0.000015893494],"category_scores_gemma":[0.000015332316,0.000052321553,0.00002385188,0.0003241813,0.00001165096,0.00023993051,0.00013199744,0.00002848839,0.000048907623],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.6397238e-7,0.000025636273,0.002573855,0.000015214543,0.000007935265,0.0000018145656,0.00007757329,0.000007088351,0.0009961968,0.9023403,0.08580272,0.008151236],"study_design_scores_gemma":[0.0007786897,0.00013684135,0.0055222744,0.0002414694,0.000014084301,0.000021907235,0.00008492862,0.09850597,0.46652707,0.30460095,0.122841,0.0007248292],"about_ca_topic_score_codex":0.0000163521,"about_ca_topic_score_gemma":0.000005794582,"teacher_disagreement_score":0.59773934,"about_ca_system_score_codex":0.000044292323,"about_ca_system_score_gemma":0.00003284901,"threshold_uncertainty_score":0.2133611},"labels":[],"label_agreement":null},{"id":"W4412528568","doi":"10.1016/j.micpro.2025.105182","title":"Scala defined hardware generators for Chisel","year":2025,"lang":"en","type":"article","venue":"Microprocessors and Microsystems","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"European Health and Digital Executive Agency; Digital Technology Supercluster","keywords":"Computer science; Scala; Chisel; Parallel computing; Computer hardware; Programming language; Operating system; Java; Mechanical engineering","score_opus":0.007877728583768489,"score_gpt":0.24740006534466336,"score_spread":0.23952233676089488,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4412528568","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09951001,0.010265566,0.88543695,0.00050690357,0.00088206585,0.0013766582,0.00005046223,0.00074421044,0.0012271834],"genre_scores_gemma":[0.92255247,0.00008102008,0.07257924,0.00059217017,0.00012047455,0.0004390573,0.000012464416,0.000034703804,0.0035883747],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99820876,0.000060250935,0.00048793413,0.00069723075,0.00012253472,0.0004232796],"domain_scores_gemma":[0.99885696,0.00007770465,0.00015995864,0.0005482257,0.0002640739,0.000093048926],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005196324,0.00028125182,0.0004220935,0.00025031136,0.00033475427,0.0004774584,0.00079020124,0.00018705922,0.000001225403],"category_scores_gemma":[0.000045943623,0.00025160855,0.00010521343,0.00048262006,0.00005634239,0.00026948465,0.00019874118,0.000111759226,0.00000805019],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026137968,0.0000837595,0.0023874908,0.0021577617,0.00009705002,0.000007697614,0.0010079179,0.0000035251041,0.85004425,0.06004048,0.06411321,0.020030715],"study_design_scores_gemma":[0.0011134084,0.000109728375,0.00017846307,0.00061689585,0.000030729425,0.00008093211,0.00011636592,0.0021673124,0.8445876,0.005046742,0.14534502,0.0006067651],"about_ca_topic_score_codex":0.00007696067,"about_ca_topic_score_gemma":0.000025715475,"teacher_disagreement_score":0.82304245,"about_ca_system_score_codex":0.00007113496,"about_ca_system_score_gemma":0.00014618205,"threshold_uncertainty_score":0.9999936},"labels":[],"label_agreement":null},{"id":"W4412833211","doi":"10.36227/techrxiv.175373926.61484781/v1","title":"Efficient E-Machine Design: Enhancing Scalability with Transfer Learning and Multi-Fidelity Data","year":2025,"lang":"en","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Fidelity; Scalability; Computer science; Transfer of learning; Transfer (computing); Artificial intelligence; Machine learning; Human–computer interaction; Computer architecture; Database; Parallel computing; Telecommunications","score_opus":0.055823140225475035,"score_gpt":0.32026241440156283,"score_spread":0.2644392741760878,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4412833211","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032085024,0.0007081093,0.99162716,0.00017502972,0.00017580706,0.0016919663,0.000031905,0.0015601445,0.0008213925],"genre_scores_gemma":[0.43778533,0.000024622472,0.5616902,0.00005536563,0.000017756756,0.00007113635,0.000018930901,0.000014555247,0.00032211095],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99454796,0.0011984005,0.0008101515,0.0024061538,0.00057183055,0.00046552886],"domain_scores_gemma":[0.9952209,0.0006770683,0.00014266113,0.0035026898,0.00028469783,0.00017195818],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0052307514,0.000558796,0.0007763382,0.0002307039,0.0002271457,0.00043538498,0.0029556404,0.0003748618,0.000011205404],"category_scores_gemma":[0.0002923609,0.00044002946,0.00007091163,0.0003612137,0.00013767302,0.00019327892,0.005020988,0.001416848,0.0000037309865],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071524526,0.0044204057,0.028169364,0.022938956,0.002198489,0.00041302337,0.025504157,0.4683886,0.03792037,0.03556728,0.0017073386,0.37205678],"study_design_scores_gemma":[0.00031481878,0.000091551,0.00025369873,0.0006648986,0.000039331248,0.000014799977,0.00003090788,0.9873335,0.010278138,0.00033235044,0.0001135935,0.0005324315],"about_ca_topic_score_codex":0.000921723,"about_ca_topic_score_gemma":0.0003757256,"teacher_disagreement_score":0.5189449,"about_ca_system_score_codex":0.00017085069,"about_ca_system_score_gemma":0.00053877244,"threshold_uncertainty_score":0.99980515},"labels":[],"label_agreement":null},{"id":"W4413114510","doi":"10.20944/preprints202508.0984.v1","title":"An Open Chisel-Based Framework for Hardware Acceleration on High-Performance FPGA Cards","year":2025,"lang":"en","type":"preprint","venue":"Preprints.org","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Acceleration; Computer science; Chisel; Embedded system; Hardware acceleration; Computer hardware; Parallel computing; Computer architecture; Engineering; Physics","score_opus":0.15451334382810827,"score_gpt":0.3996221311885678,"score_spread":0.24510878736045955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413114510","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13418004,0.000033385575,0.85194755,0.0006075083,0.0020355233,0.0054827426,0.00010614973,0.0016176249,0.0039894893],"genre_scores_gemma":[0.8328332,0.00002163843,0.16127425,0.0008027533,0.00030146123,0.003951582,0.00012542971,0.00005194118,0.0006377771],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9949207,0.00048223505,0.000902506,0.0024536299,0.0006613974,0.0005795768],"domain_scores_gemma":[0.99214923,0.00032221372,0.00065720204,0.0061013848,0.0005682501,0.00020171919],"candidate_categories":["metaepi_narrow","open_science"],"consensus_categories":[],"category_scores_codex":[0.0021773274,0.000673886,0.0008856314,0.0004237223,0.00037134724,0.00065226085,0.009341176,0.000949253,0.00006670851],"category_scores_gemma":[0.00037554378,0.00071387226,0.00020209348,0.0003984315,0.000058534697,0.00087228423,0.0041938554,0.0013484043,0.00017028989],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017799977,0.0037916363,0.15660702,0.0098223,0.0011783957,0.000059803064,0.008242233,0.15479036,0.019301783,0.5321106,0.0068927067,0.10542319],"study_design_scores_gemma":[0.0008404501,0.0004873559,0.05299432,0.0037423237,0.00006989396,0.0000025525226,0.000015949647,0.08244051,0.7946496,0.059166487,0.0039535942,0.0016369801],"about_ca_topic_score_codex":0.0002619506,"about_ca_topic_score_gemma":0.000012863134,"teacher_disagreement_score":0.77534777,"about_ca_system_score_codex":0.0005547962,"about_ca_system_score_gemma":0.0010557006,"threshold_uncertainty_score":0.9995312},"labels":[],"label_agreement":null},{"id":"W4413144649","doi":"10.1109/ecce-asia63110.2025.11112440","title":"Pioneering Cloud-enhanced Real-time Control of Modular-Multilevel Reconfigurable Battery Packs for Automotive Applications","year":2025,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ontario Tech University","funders":"","keywords":"Modular design; Automotive industry; Computer science; Cloud computing; Embedded system; Battery (electricity); Engineering; Operating system; Aerospace engineering; Power (physics)","score_opus":0.00961881341131785,"score_gpt":0.2604176767567709,"score_spread":0.25079886334545304,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413144649","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00041457434,0.000030080982,0.97272676,0.00032647667,0.00013517775,0.0018252578,0.000021899827,0.0007706651,0.023749113],"genre_scores_gemma":[0.8167853,0.0000087296385,0.17760669,0.00016394326,0.00003660876,0.0013444802,0.000004371174,0.0000136613735,0.004036257],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985025,0.000074513766,0.0005230373,0.00046822432,0.0001467484,0.00028499842],"domain_scores_gemma":[0.9978867,0.0005355758,0.00019560411,0.00086574105,0.00046046474,0.00005588278],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005238676,0.00017354479,0.00038790886,0.0001966442,0.00009545301,0.000061319886,0.00080364477,0.000121437195,0.0000166427],"category_scores_gemma":[0.00007732361,0.00016884497,0.0001203483,0.00032005136,0.000038068705,0.00027825037,0.000060152186,0.00008405522,0.000021595455],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013143639,0.000085965556,0.000010831805,0.00015466806,0.00009005086,3.958685e-7,0.0002483638,0.0005056794,0.84574664,0.13348055,0.0044363625,0.015227338],"study_design_scores_gemma":[0.00057883747,0.000075589676,0.00012290994,0.00012952069,0.0000148687,0.0000015126452,0.00002374165,0.27765042,0.70615864,0.014445478,0.00059873867,0.00019977374],"about_ca_topic_score_codex":0.00005999489,"about_ca_topic_score_gemma":0.000002037019,"teacher_disagreement_score":0.81637067,"about_ca_system_score_codex":0.00009223914,"about_ca_system_score_gemma":0.000113579634,"threshold_uncertainty_score":0.68852985},"labels":[],"label_agreement":null},{"id":"W4413640193","doi":"10.1109/tcbbio.2025.3602886","title":"Toward an Embedded SoC for Mobile DNA Sequencing Applications","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Computational Biology and Bioinformatics","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"York University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Computer science; Computational biology; Embedded system; Biology","score_opus":0.029918525474869298,"score_gpt":0.31445063756064395,"score_spread":0.28453211208577467,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413640193","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00078017934,0.000036926802,0.9971,0.00018904037,0.00020430563,0.0009064498,0.00006499195,0.00034207,0.00037603185],"genre_scores_gemma":[0.4773924,0.000014236823,0.52120703,0.00064813346,0.000017900355,0.00063032174,0.000029154518,0.000004491395,0.000056327503],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990398,0.000052594234,0.00040954404,0.00023061925,0.00008195206,0.00018543382],"domain_scores_gemma":[0.9989951,0.00041367032,0.00010523508,0.00024869575,0.00017627796,0.000060968778],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028266376,0.00014910451,0.00018775424,0.00026721944,0.00035443204,0.00008355809,0.00034096817,0.00015966092,0.0000027083875],"category_scores_gemma":[0.0000037899779,0.00013731919,0.000067539644,0.00029422715,0.00010261213,0.00039177525,0.0000047486506,0.00013088855,0.000008851227],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005416755,0.0003151951,0.000020512372,0.0005681844,0.00024314407,9.222544e-7,0.004015597,0.06127969,0.0025869648,0.37464106,0.0007538316,0.5555207],"study_design_scores_gemma":[0.00038131222,0.0003593478,0.000009113792,0.00003691363,0.000019798741,0.000021991576,0.00028936594,0.9144337,0.010174125,0.073049724,0.0010168632,0.00020773585],"about_ca_topic_score_codex":0.0000036874842,"about_ca_topic_score_gemma":0.0000029417952,"teacher_disagreement_score":0.853154,"about_ca_system_score_codex":0.00007143876,"about_ca_system_score_gemma":0.00018412445,"threshold_uncertainty_score":0.55997145},"labels":[],"label_agreement":null},{"id":"W4413863171","doi":"10.26434/chemrxiv-2025-9n358","title":"RouteWise – An Integration Friendly Platformfor Interactive Synthesis Routes","year":2025,"lang":"en","type":"article","venue":"ChemRxiv","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Hatch (Canada)","funders":"National Center for Advancing Translational Sciences; National Institutes of Health","keywords":"Computer science; Human–computer interaction; Software engineering","score_opus":0.01626369412962868,"score_gpt":0.28082773101968145,"score_spread":0.26456403689005276,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413863171","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03535744,0.000054971882,0.93863547,0.00031021092,0.00036436046,0.00030779775,9.037045e-7,0.00091529876,0.02405352],"genre_scores_gemma":[0.9330422,0.0000048774486,0.06574346,0.00020416916,0.000048017482,0.00019548027,0.0000033921444,0.000011370582,0.0007470254],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99871135,0.00006968569,0.00031848633,0.00048015622,0.00017223305,0.00024809112],"domain_scores_gemma":[0.9984893,0.00029118193,0.00012894573,0.0008640872,0.00015105253,0.0000754247],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039877958,0.00019837494,0.0002404362,0.00025422857,0.00011093837,0.00030004847,0.0010947695,0.00012742812,0.000016118775],"category_scores_gemma":[0.0002818246,0.00017561344,0.000087501845,0.00049671525,0.000040731844,0.001972057,0.00018910483,0.0001855178,0.000040469655],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000064152846,0.00042291806,0.0011469923,0.00011282582,0.00015437894,0.000033742963,0.00465162,0.000011429186,0.14043313,0.5210266,0.02092677,0.3110154],"study_design_scores_gemma":[0.00011938679,0.00008230388,0.0004686688,0.0002263275,0.000013935978,0.000007795632,0.00028061456,0.022868784,0.9573733,0.016330738,0.0019698974,0.00025822897],"about_ca_topic_score_codex":0.00006109236,"about_ca_topic_score_gemma":0.000032834683,"teacher_disagreement_score":0.89768475,"about_ca_system_score_codex":0.00017374035,"about_ca_system_score_gemma":0.00009150475,"threshold_uncertainty_score":0.7161308},"labels":[],"label_agreement":null},{"id":"W4414170464","doi":"10.1109/iwqos65803.2025.11143446","title":"HiPIPE: Adaptive-Chunk Pipeline Scheduling for Hierarchical Collective Communication","year":2025,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"Scheduling (production processes); Emulation; Network topology; Pipeline (software); Bandwidth (computing); Telecommunications network; Optimization problem","score_opus":0.030231162110784263,"score_gpt":0.30513365169668377,"score_spread":0.2749024895858995,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4414170464","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00017401334,0.00025752326,0.95155513,0.002389286,0.00011487098,0.000870299,0.000002101179,0.00071330374,0.043923493],"genre_scores_gemma":[0.37911105,0.000008652282,0.6139282,0.00045618875,0.000021467988,0.00025177706,0.0000025766972,0.000006724385,0.0062133884],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99865454,0.00023247972,0.0003440455,0.00037220327,0.00015788068,0.00023884479],"domain_scores_gemma":[0.99786514,0.00086171256,0.000087460685,0.00080645015,0.00032632606,0.000052905565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00085453544,0.0001383545,0.00022258706,0.0002308926,0.00025675402,0.00012876444,0.0011672126,0.00011474609,0.000005095429],"category_scores_gemma":[0.00024831516,0.00012952817,0.00008585497,0.00069454836,0.000065968896,0.00030553425,0.00034600397,0.0002020729,0.000008842755],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033051794,0.000069148125,0.000058705868,0.000022690307,0.000024174731,5.944087e-7,0.00037408154,0.00003408188,0.001460579,0.9613261,0.01690846,0.019688288],"study_design_scores_gemma":[0.0005550465,0.0001314845,0.00010762126,0.00014590198,0.000009603888,0.000004018899,0.0000885185,0.7126064,0.027180161,0.25466564,0.0042874226,0.00021817001],"about_ca_topic_score_codex":0.000035477606,"about_ca_topic_score_gemma":0.000025166984,"teacher_disagreement_score":0.71257234,"about_ca_system_score_codex":0.00020208856,"about_ca_system_score_gemma":0.00029888004,"threshold_uncertainty_score":0.52820057},"labels":[],"label_agreement":null},{"id":"W4414270444","doi":"10.1109/access.2025.3610893","title":"P4THLS: A Templated HLS Framework to Automate Efficient Mapping of P4 Data-Plane Applications to FPGAs","year":2025,"lang":"en","type":"article","venue":"IEEE Access","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Statistics Canada; Polytechnique Montréal; JDA Software (Canada)","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Packet processing; Latency (audio); Key (lock); Network packet; Throughput; High-level synthesis; Network processor; Architecture","score_opus":0.07588617115558101,"score_gpt":0.39421573664886705,"score_spread":0.31832956549328606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4414270444","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0192356,0.00006540467,0.97577167,0.0009323702,0.00038317285,0.0015239611,0.0000658645,0.00092781056,0.0010941433],"genre_scores_gemma":[0.809641,0.000002969877,0.18850671,0.0011900504,0.00006247713,0.00044973643,0.000009951769,0.000015183057,0.00012193169],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99784327,0.000101399615,0.0005906743,0.00076194224,0.00035548647,0.00034725602],"domain_scores_gemma":[0.9963465,0.0002653969,0.00017501421,0.0028663694,0.00020849123,0.00013822998],"candidate_categories":["open_science"],"consensus_categories":[],"category_scores_codex":[0.0005978511,0.00019057705,0.00034608005,0.00057709555,0.00012169056,0.0003364662,0.0058321753,0.0001310741,0.000007501452],"category_scores_gemma":[0.00011385148,0.00018791489,0.000035948524,0.002772375,0.000024338711,0.00039433406,0.0013858466,0.00016500484,0.00010462696],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000066350425,0.0012910191,0.0025892137,0.00220848,0.0006082488,0.00010945785,0.0077628223,0.03889399,0.266641,0.2519458,0.21217065,0.21571298],"study_design_scores_gemma":[0.0007007692,0.0002577133,0.010102681,0.0046677277,0.00007065572,0.00005087459,0.00012049565,0.22788796,0.62635374,0.02274991,0.105069235,0.0019682485],"about_ca_topic_score_codex":0.00025333746,"about_ca_topic_score_gemma":0.000014362864,"teacher_disagreement_score":0.7904054,"about_ca_system_score_codex":0.00008151728,"about_ca_system_score_gemma":0.00012577375,"threshold_uncertainty_score":0.99954677},"labels":[],"label_agreement":null},{"id":"W4414441688","doi":"10.21203/rs.3.rs-7030947/v1","title":"Remedial Actions for Self-Healing in Cyber-Physical Systems","year":2025,"lang":"en","type":"preprint","venue":"Research Square","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Trent University; Nottingham Trent University","keywords":"Observability; Remedial action; Remedial education; Action (physics); Anomaly detection; Enforcement","score_opus":0.13714424998448277,"score_gpt":0.4615271527501013,"score_spread":0.32438290276561854,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4414441688","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0076274103,0.0009945064,0.95703816,0.0017738265,0.0033762292,0.013211221,0.00018652609,0.0026698152,0.013122303],"genre_scores_gemma":[0.93259245,0.00018039637,0.05443753,0.000021425085,0.001848941,0.009222567,0.00006255178,0.00005572661,0.0015784092],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99422216,0.0014887061,0.0006223829,0.0012445686,0.0014220729,0.0010000798],"domain_scores_gemma":[0.9943457,0.0022975605,0.00015458348,0.0019569122,0.0010453981,0.00019982227],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.004715272,0.0003144846,0.0006613842,0.0014717695,0.00027048495,0.00066107773,0.0026476865,0.0005738969,0.0000011033827],"category_scores_gemma":[0.0007322497,0.00032022662,0.00025476902,0.0012318355,0.00006709873,0.0002622351,0.0024122575,0.0022769836,0.000022103692],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011489086,0.0017716378,0.0015927675,0.023271121,0.00035318066,0.00020848594,0.017287958,0.00649476,0.002489696,0.86978304,0.06317038,0.013462083],"study_design_scores_gemma":[0.0008325709,0.0005209853,0.00040569913,0.008894558,0.000020403942,0.000014539246,0.00065072125,0.8933725,0.0039118417,0.060639385,0.029718254,0.001018552],"about_ca_topic_score_codex":0.001152484,"about_ca_topic_score_gemma":0.00021472214,"teacher_disagreement_score":0.924965,"about_ca_system_score_codex":0.0013501303,"about_ca_system_score_gemma":0.0017516847,"threshold_uncertainty_score":0.99992496},"labels":[],"label_agreement":null},{"id":"W4415003132","doi":"10.1109/tnse.2025.3620231","title":"A Generative Model-Guided Distributed DRL Framework for Scalable and Efficient SFC Orchestration in Future Network Architectures","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Network Science and Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ciena (Canada); Terry Fox Research Institute; University of Ottawa","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Provisioning; Scalability; Orchestration; Generative grammar; Virtual network; Generative model; Workload; Reinforcement learning","score_opus":0.013380991079037188,"score_gpt":0.2548339935950841,"score_spread":0.2414530025160469,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415003132","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01355442,0.000272983,0.98445475,0.0004218819,0.00052328943,0.0005256728,0.0000045557626,0.00020887492,0.00003357308],"genre_scores_gemma":[0.7102975,0.000026343661,0.2893205,0.0001003572,0.00009111385,0.00014717503,4.9388484e-7,0.0000064152387,0.000010080001],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984957,0.000029529296,0.00026166206,0.00050369493,0.00022642202,0.00048296884],"domain_scores_gemma":[0.99926615,0.00021301617,0.00004143687,0.00029225653,0.00009289314,0.000094260955],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00089434895,0.00018909073,0.00020562505,0.00024033863,0.00039839538,0.00024784528,0.00033794256,0.00012090067,2.71956e-7],"category_scores_gemma":[0.000021624437,0.00017848599,0.000034113815,0.0018677593,0.00009376573,0.00018676004,0.000009047539,0.00029000855,1.6083239e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000072291414,0.000014795733,0.000008096807,0.000027272863,0.000006119328,7.740975e-7,0.0002654006,0.96304625,0.001048382,0.031339236,0.00013815869,0.004098277],"study_design_scores_gemma":[0.00014321932,0.000050045226,0.000110849935,0.00023356848,0.0000065170498,0.00000532001,0.00001505979,0.9864239,0.004787198,0.007987101,0.00006955493,0.0001676476],"about_ca_topic_score_codex":0.000007791579,"about_ca_topic_score_gemma":0.000014996091,"teacher_disagreement_score":0.69674313,"about_ca_system_score_codex":0.0001208118,"about_ca_system_score_gemma":0.00016375714,"threshold_uncertainty_score":0.7278447},"labels":[],"label_agreement":null},{"id":"W4416429531","doi":"10.1109/iccad66269.2025.11240628","title":"Building an Open CGRA Ecosystem for Agile Innovation","year":2025,"lang":"","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"National Research Foundation","keywords":"Agile software development; Software; Flexibility (engineering); Design space exploration; Reconfigurability; Open standard; Abstraction; Abstraction layer","score_opus":0.0613126897771878,"score_gpt":0.38017961895728847,"score_spread":0.3188669291801007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416429531","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0052904245,0.00009649798,0.95868784,0.0010020712,0.00185081,0.00550622,0.000021343292,0.00072325865,0.026821522],"genre_scores_gemma":[0.56828666,0.0000031999737,0.42464182,0.0007154768,0.00011908381,0.0006227686,0.0000067087567,0.000024535273,0.005579757],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9956183,0.00042177268,0.0015800738,0.0013750055,0.00034909722,0.0006557437],"domain_scores_gemma":[0.9956358,0.00031147274,0.0005598238,0.0020364737,0.0013578177,0.00009859723],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.004801175,0.00040938586,0.00066462584,0.001003946,0.0005456851,0.0033224279,0.005790863,0.0003387639,0.000040370876],"category_scores_gemma":[0.00025917077,0.00041902767,0.00008740616,0.0038967857,0.000034435794,0.0035383438,0.0018601211,0.00021564281,0.00002190043],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017538514,0.000115350274,0.000055957342,0.00033461608,0.000046433306,0.0000020109119,0.00025078905,0.000020401614,0.022324149,0.8753546,0.021426026,0.08005213],"study_design_scores_gemma":[0.0010127767,0.0009173442,0.0000581977,0.0014104791,0.0000363924,0.000014790688,0.00018263402,0.49048993,0.24442568,0.17872266,0.08193523,0.0007938739],"about_ca_topic_score_codex":0.00024895841,"about_ca_topic_score_gemma":0.00021925195,"teacher_disagreement_score":0.6966319,"about_ca_system_score_codex":0.0004050145,"about_ca_system_score_gemma":0.0007196703,"threshold_uncertainty_score":0.99982613},"labels":[],"label_agreement":null},{"id":"W4416429586","doi":"10.1109/iccad66269.2025.11240852","title":"FRESCO: Efficient Subgraph Enumeration for Scalable Clustering in Heterogeneous CGRAs","year":2025,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"National Science Foundation","keywords":"Netlist; Cluster analysis; Scalability; Intersection (aeronautics); Key (lock); Cluster (spacecraft); Field-programmable gate array; Hierarchical clustering","score_opus":0.012583330315305072,"score_gpt":0.27176951630568935,"score_spread":0.2591861859903843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416429586","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.015890563,0.00013147414,0.97937673,0.00020739711,0.00027979875,0.0007205934,8.167954e-7,0.00038041794,0.0030121957],"genre_scores_gemma":[0.88586575,0.0000026805108,0.11309621,0.00022682754,0.0000134797965,0.00020714113,0.0000012114779,0.0000062969434,0.0005804197],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988679,0.00006576991,0.000311142,0.0003653341,0.00013028627,0.000259542],"domain_scores_gemma":[0.9992837,0.00011046373,0.000046362766,0.00045963313,0.000067982255,0.000031868924],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047938197,0.00011420958,0.00015844413,0.000333162,0.00007649669,0.00017326354,0.0005062725,0.00007482398,0.0000033252318],"category_scores_gemma":[0.000033516942,0.000109249086,0.000062229,0.000520149,0.000014411137,0.00013547197,0.00014881902,0.000060605205,0.0000062455465],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009270141,0.0007479246,0.007677508,0.00088412303,0.00011160123,0.00005885651,0.002324274,0.10120777,0.14314514,0.64011675,0.015716577,0.087916784],"study_design_scores_gemma":[0.00029599038,0.000060690996,0.00014100259,0.000092829825,0.0000022124004,0.0000056928666,0.000009874043,0.8363491,0.15713866,0.004870153,0.000885913,0.00014788093],"about_ca_topic_score_codex":0.00017153939,"about_ca_topic_score_gemma":0.00036200575,"teacher_disagreement_score":0.86997515,"about_ca_system_score_codex":0.00009182375,"about_ca_system_score_gemma":0.000047404636,"threshold_uncertainty_score":0.44550484},"labels":[],"label_agreement":null},{"id":"W4417088665","doi":"","title":"Simulation en temps-réel d'un convertisseur résonant CLLLC sur cible FPGA à bas coût","year":2025,"lang":"fr","type":"article","venue":"PolyPublie (École Polytechnique de Montréal)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Field-programmable gate array; Noise (video); Key (lock); Transmission (telecommunications)","score_opus":0.0176592249016894,"score_gpt":0.2598613966062304,"score_spread":0.24220217170454103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4417088665","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0047175824,0.02106166,0.943578,0.019150931,0.0025471908,0.003196625,0.00014263797,0.0035711036,0.002034276],"genre_scores_gemma":[0.77231413,0.001265567,0.18193094,0.0054079476,0.00047018417,0.0011576249,0.000055879176,0.00017154374,0.037226174],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99019384,0.0019697973,0.0022243015,0.002047258,0.0012396446,0.0023251686],"domain_scores_gemma":[0.99151504,0.0021700696,0.00089878467,0.0036253335,0.0010393283,0.0007514185],"candidate_categories":["metaepi_narrow","scholarly_communication","research_integrity"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0039786007,0.0013118787,0.0014676529,0.0016262471,0.0007552445,0.0013639175,0.0033413663,0.0017057116,0.0001605301],"category_scores_gemma":[0.001606816,0.0014929593,0.0006547774,0.0033380885,0.0003590291,0.0025073648,0.0015359552,0.0016032705,0.00024990898],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00025010345,0.0017321892,0.022288587,0.0015493185,0.000588145,0.00069793296,0.0028356602,0.055880833,0.018657718,0.5129782,0.07202108,0.3105202],"study_design_scores_gemma":[0.0010963582,0.00038661947,0.0073769507,0.0013350961,0.0001517978,0.0001855642,0.00009029801,0.81933045,0.06618422,0.019494625,0.083011284,0.001356753],"about_ca_topic_score_codex":0.034554813,"about_ca_topic_score_gemma":0.0028824639,"teacher_disagreement_score":0.76759654,"about_ca_system_score_codex":0.002251807,"about_ca_system_score_gemma":0.00183119,"threshold_uncertainty_score":0.9999633},"labels":[],"label_agreement":null},{"id":"W4417198310","doi":"10.3390/electronics14244850","title":"Templated and Overlay HW/SW Co-Optimization for Crossbar-Free P4 Deparser FPGA Architectures","year":2025,"lang":"en","type":"article","venue":"Electronics","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Polytechnique Montréal; Natural Sciences and Engineering Research Council of Canada; Discovery Eye Foundation","keywords":"Header; Control reconfiguration; Crossbar switch; Field-programmable gate array; Overhead (engineering); Bottleneck; Throughput; Protocol (science)","score_opus":0.008792702442523243,"score_gpt":0.2763353580150065,"score_spread":0.2675426555724833,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4417198310","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0086715985,0.0026537364,0.9853823,0.00056826306,0.000111164394,0.0007517534,0.0000090084695,0.00061931997,0.0012328653],"genre_scores_gemma":[0.57867444,0.000234073,0.41771364,0.0011894047,0.00009250549,0.00035482662,0.00003458535,0.000054956115,0.0016515977],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99855083,0.00009075408,0.0002833075,0.00044804666,0.00017332984,0.0004537554],"domain_scores_gemma":[0.99881077,0.00020360075,0.00010488213,0.00072057813,0.00010675657,0.000053389424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00040654035,0.00019015101,0.00022787058,0.00018246647,0.00020619843,0.00023651186,0.000783019,0.0001504791,0.0000040196824],"category_scores_gemma":[0.00015630583,0.00018353554,0.000060553066,0.0003608027,0.000046219233,0.00015200074,0.00014500653,0.00019361665,0.0000014421078],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048189424,0.00039336082,0.0020673892,0.0008231694,0.00068270083,0.000023556096,0.0028465586,0.03240263,0.064136185,0.5124896,0.18754457,0.19610837],"study_design_scores_gemma":[0.001772293,0.0006122106,0.00030523774,0.0001084917,0.000036732064,0.000048003927,0.000007385024,0.5869115,0.25409567,0.0999178,0.05557121,0.000613475],"about_ca_topic_score_codex":0.000010728703,"about_ca_topic_score_gemma":0.000052786585,"teacher_disagreement_score":0.5700028,"about_ca_system_score_codex":0.00013037109,"about_ca_system_score_gemma":0.00023724807,"threshold_uncertainty_score":0.7484362},"labels":[],"label_agreement":null},{"id":"W4417515680","doi":"10.36227/techrxiv.176618794.43580984/v1","title":"Pipeline-Stage-Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC-V Processor","year":2025,"lang":"","type":"preprint","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems","keywords":"Application-specific integrated circuit; Static timing analysis; Field-programmable gate array; Pipeline (software); Routing (electronic design automation); FPGA prototype; Parametric statistics; Benchmark (surveying); Place and route; Logic synthesis","score_opus":0.05533743648685071,"score_gpt":0.3405872864786556,"score_spread":0.2852498499918049,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4417515680","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018077511,0.00012131457,0.9730305,0.00029411248,0.00032928557,0.003042354,0.00040463626,0.00022740843,0.0044728587],"genre_scores_gemma":[0.8035776,0.00041828494,0.18298243,0.00011935048,0.0000951981,0.00053034705,0.00020114324,0.000040442275,0.0120352255],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99418014,0.00043657396,0.0028965252,0.0012961199,0.00073802966,0.0004526027],"domain_scores_gemma":[0.99376404,0.00031473394,0.0027749902,0.0014912566,0.0015231995,0.000131801],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0016073295,0.0006052167,0.001221473,0.00095962425,0.00016518099,0.00021483004,0.0015740788,0.0004237874,0.00016019098],"category_scores_gemma":[0.00018921719,0.00062875205,0.00022576585,0.001036373,0.0002100382,0.00068278436,0.0022038482,0.0004377461,0.000003361892],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017775486,0.0012163882,0.0065229163,0.03392397,0.00064548745,0.000012431599,0.031205637,0.00041340623,0.6756677,0.038626544,0.0019734264,0.2096143],"study_design_scores_gemma":[0.00081298465,0.0002732416,0.0021429947,0.0033968524,0.00020904555,0.000006929742,0.00054373895,0.22171964,0.76723003,0.0015649375,0.0012989892,0.00080059626],"about_ca_topic_score_codex":0.00045363975,"about_ca_topic_score_gemma":0.00006780109,"teacher_disagreement_score":0.79004806,"about_ca_system_score_codex":0.000108010405,"about_ca_system_score_gemma":0.0010150884,"threshold_uncertainty_score":0.9996164},"labels":[],"label_agreement":null},{"id":"W49273858","doi":"","title":"MATLAB-Based VHDL Development Environment","year":2002,"lang":"en","type":"paratext","venue":"OSTI OAI (U.S. Department of Energy Office of Scientific and Technical Information)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Kimberly-Clark (Canada)","funders":"","keywords":"VHDL; Computer science; Field-programmable gate array; Fast Fourier transform; MATLAB; Hardware description language; Flexibility (engineering); Embedded system; Computer architecture; Parallel computing; Computer hardware; Computer engineering; Algorithm; Programming language","score_opus":0.016947392800245126,"score_gpt":0.22348375883923616,"score_spread":0.20653636603899103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W49273858","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00097291503,0.001306927,0.70856816,0.00022351905,0.0015394492,0.0010467945,0.000275802,0.00035230714,0.28571412],"genre_scores_gemma":[0.6434542,0.00044401252,0.3265388,0.00035228132,0.00008172758,0.0005538155,0.006281695,0.000057800284,0.022235665],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9955163,0.00009633598,0.0018251239,0.0006356616,0.0014441739,0.0004824061],"domain_scores_gemma":[0.9965734,0.00020530813,0.0013988608,0.001297134,0.00029696096,0.00022834602],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00093295367,0.0005186395,0.00077820185,0.00083213596,0.00026832861,0.00031117076,0.0015733859,0.00048645798,0.00038141938],"category_scores_gemma":[0.00004621556,0.0004794398,0.00018844567,0.0006136556,0.00058328896,0.0011130564,0.0006491183,0.00025629535,0.0006735145],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005468599,0.0011490798,0.00005055096,0.0015694168,0.0002215988,0.000008819796,0.000039703784,0.0010597238,0.0012960751,0.063076854,0.9079746,0.023498915],"study_design_scores_gemma":[0.0004357193,0.0002515233,0.00043477034,0.00044997316,0.000032260614,0.000019432055,0.0000017866773,0.0002737356,0.030148476,0.000098740624,0.9672333,0.0006202887],"about_ca_topic_score_codex":0.00001735254,"about_ca_topic_score_gemma":0.000002993267,"teacher_disagreement_score":0.6424813,"about_ca_system_score_codex":0.00021465098,"about_ca_system_score_gemma":0.0003660945,"threshold_uncertainty_score":0.99976575},"labels":[],"label_agreement":null},{"id":"W52285599","doi":"10.1007/978-1-4020-9714-0_16","title":"Stream Programming for FPGAs","year":2009,"lang":"en","type":"book-chapter","venue":"Lecture notes in electrical engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Toronto","funders":"","keywords":"Compiler; Computer science; Field-programmable gate array; Throughput; Exploit; Software; Parallelism (grammar); Computer architecture; Parallel computing; Embedded system; Stream processing; Programming language; Operating system","score_opus":0.010599892514675932,"score_gpt":0.22963321223653296,"score_spread":0.21903331972185702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W52285599","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000015787213,0.0021428186,0.9904149,0.0001457592,0.00015983176,0.0010861373,0.00000200015,0.0011619615,0.004884977],"genre_scores_gemma":[0.04272625,0.00007717771,0.9511764,0.0002907165,0.0008528724,0.0003103721,0.000025043819,0.00023085494,0.0043102894],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976171,0.000013907772,0.0005331903,0.00076401985,0.00035319317,0.0007185366],"domain_scores_gemma":[0.9983066,0.0006739276,0.00014822363,0.00066267065,0.000091181224,0.00011741298],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002959659,0.00056090206,0.0006572804,0.0006239754,0.000040697258,0.0001422821,0.0009834769,0.00077502354,0.0000030416213],"category_scores_gemma":[0.00037886493,0.0005641396,0.00024013882,0.00028860444,0.0000127338335,0.00013633248,0.00007879131,0.001011815,0.0000054762295],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000541655,0.000020364476,0.0000010535082,0.00011460378,0.000032207547,0.000051803414,0.00006557765,0.008136081,0.0007212833,0.14192706,0.00007965573,0.8488449],"study_design_scores_gemma":[0.00061211566,0.0011002179,0.0000059974523,0.0012644663,0.000051564475,0.00016312502,9.7910714e-8,0.62647796,0.02185475,0.19395149,0.15225686,0.0022613765],"about_ca_topic_score_codex":0.000006215157,"about_ca_topic_score_gemma":0.0000054853053,"teacher_disagreement_score":0.8465835,"about_ca_system_score_codex":0.00042293957,"about_ca_system_score_gemma":0.00008982885,"threshold_uncertainty_score":0.999681},"labels":[],"label_agreement":null},{"id":"W564382181","doi":"10.1007/978-1-4419-0739-4","title":"Quantifying and Exploring the Gap Between FPGAs and ASICs","year":2010,"lang":"en","type":"book","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":42,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Application-specific integrated circuit; Computer science; Computer architecture; Embedded system","score_opus":0.20764259685471306,"score_gpt":0.30612661039786115,"score_spread":0.09848401354314809,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W564382181","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00079893344,0.0012775273,0.55287737,0.00060961326,0.0007662795,0.0009787284,0.000006920698,0.0013595512,0.44132507],"genre_scores_gemma":[0.0534764,0.0013552298,0.31493577,0.0006806443,0.0027924245,0.00033039504,0.000016327538,0.00024914724,0.62616366],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984588,0.000080483354,0.00032388154,0.0005551174,0.0003240344,0.00025767367],"domain_scores_gemma":[0.99812263,0.00056718127,0.00017659088,0.0009691548,0.00006513342,0.00009927842],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000949194,0.00029283148,0.00037851674,0.00013435728,0.00020630306,0.0005241564,0.0010045087,0.00028394445,0.0000041849607],"category_scores_gemma":[0.00003678383,0.0001996795,0.000050927527,0.00007444746,0.00012971114,0.00048331582,0.0008094874,0.0007948395,0.000013441656],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001054251,0.0000055470014,0.00048346395,0.00030874883,0.0000854592,0.000029016577,0.002229311,1.5169277e-7,0.00048503894,0.78964406,0.030787922,0.17594025],"study_design_scores_gemma":[0.00041218344,0.00032759603,0.0012001932,0.0016438449,0.0001496353,0.00033615157,0.0001231228,0.0019171836,0.010607187,0.27001178,0.7107303,0.0025408184],"about_ca_topic_score_codex":0.000032150547,"about_ca_topic_score_gemma":0.000031532734,"teacher_disagreement_score":0.67994237,"about_ca_system_score_codex":0.0000348625,"about_ca_system_score_gemma":0.000108531174,"threshold_uncertainty_score":0.8142694},"labels":[],"label_agreement":null},{"id":"W631829538","doi":"10.1007/978-1-4615-0351-4","title":"System-on-Chip for Real-Time Applications","year":2003,"lang":"en","type":"book","venue":"Kluwer international series in engineering and computer science","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":20,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Chip; Very-large-scale integration; System on a chip; Computer science; Embedded system; Telecommunications","score_opus":0.007812249295300716,"score_gpt":0.2264797285697098,"score_spread":0.21866747927440908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W631829538","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000016752972,0.00006699866,0.9387641,0.00009055619,0.0013711156,0.00067839544,0.000020426114,0.0005308857,0.05846079],"genre_scores_gemma":[0.005843414,0.00014169882,0.84950596,0.00025236572,0.001315545,0.0016999091,0.000044380795,0.00011728264,0.14107947],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99773055,0.00001779929,0.00044127373,0.0008879009,0.00057144224,0.00035100736],"domain_scores_gemma":[0.9986029,0.00018487242,0.00016144066,0.0006982841,0.00023828178,0.00011421054],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007464202,0.0003264802,0.00033331185,0.0006845383,0.00012361644,0.00046904746,0.0021778936,0.00015370308,0.0000020090408],"category_scores_gemma":[0.000024432817,0.00033818328,0.000073311094,0.00030945727,0.00014373632,0.00058533315,0.00037607003,0.00022199597,0.000018428767],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000031954298,0.000019172034,0.000004290658,0.00016888614,0.00001901227,0.000009048551,0.00012258333,0.0021515265,0.00024091986,0.9894576,0.004705106,0.003098634],"study_design_scores_gemma":[0.0004424406,0.000358014,0.00006862064,0.0016335138,0.000010582206,0.00036550369,0.000006125566,0.7527088,0.0012996336,0.013701146,0.22814824,0.001257374],"about_ca_topic_score_codex":0.000003539869,"about_ca_topic_score_gemma":5.1062284e-7,"teacher_disagreement_score":0.97575647,"about_ca_system_score_codex":0.0005768872,"about_ca_system_score_gemma":0.00027892654,"threshold_uncertainty_score":0.999907},"labels":[],"label_agreement":null},{"id":"W642003370","doi":"","title":"Proceedings, the 5th International Workshop on System-on-Chip for Real-Time Applications, 20-24 July, 2005, Banff, Alberta, Canada","year":2005,"lang":"en","type":"book","venue":"IEEE Computer Society eBooks","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Geography; Chip; Computer science; History; Telecommunications","score_opus":0.01678034964877905,"score_gpt":0.24328463274451734,"score_spread":0.22650428309573828,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W642003370","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000029698338,0.000105181374,0.48223442,0.0016890969,0.0033773298,0.0054257447,0.00017018024,0.0011584775,0.5058366],"genre_scores_gemma":[0.00027547564,0.000037149817,0.08183737,0.0040291124,0.008573831,0.0030098392,0.0001072144,0.00022333456,0.90190667],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9949813,0.000079731006,0.0010725706,0.001616979,0.0013934453,0.0008559917],"domain_scores_gemma":[0.9950664,0.0014732135,0.0009994471,0.0016462825,0.0005464511,0.00026820393],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00090141164,0.00095527346,0.0008525159,0.00014167695,0.0005778257,0.0007329542,0.005249718,0.00071537524,0.0000056210188],"category_scores_gemma":[0.000010381121,0.00080248516,0.0007182499,0.00010568139,0.00014188848,0.00016641674,0.00042557338,0.0010303118,0.00012062146],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009446379,0.000029609402,5.013875e-7,0.00020328251,0.00028632325,0.0000029901066,0.00052324927,0.00010312279,0.000022148017,0.054969054,0.93794084,0.005909409],"study_design_scores_gemma":[0.0003489427,0.00008707236,0.0000014690196,0.001465428,0.000053946846,0.000055836415,0.000023822437,0.039943635,0.00028789637,0.0009643687,0.9558716,0.00089600607],"about_ca_topic_score_codex":0.003381165,"about_ca_topic_score_gemma":0.005824343,"teacher_disagreement_score":0.40039706,"about_ca_system_score_codex":0.0031041917,"about_ca_system_score_gemma":0.0023395815,"threshold_uncertainty_score":0.9994426},"labels":[],"label_agreement":null},{"id":"W643452960","doi":"","title":"Proceedings, the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, June 30 to July 2, 2003, Calgary, Alberta, Canada","year":2003,"lang":"en","type":"book","venue":"IEEE Computer Society eBooks","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Chip; Operations research; Computer science; Engineering; Telecommunications","score_opus":0.017847456282286466,"score_gpt":0.24570397202352987,"score_spread":0.2278565157412434,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W643452960","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000030319086,0.00003596965,0.65264726,0.0006351121,0.0049711205,0.005845262,0.00007707382,0.00065980083,0.33512536],"genre_scores_gemma":[0.00012474773,0.000016227632,0.11541433,0.007232613,0.003556088,0.0044666645,0.000056820176,0.0002400105,0.8688925],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99466145,0.000108543965,0.0011225502,0.0017974201,0.0014357581,0.0008742627],"domain_scores_gemma":[0.9950305,0.00089808594,0.0008124953,0.0017517856,0.0011373275,0.00036977849],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00094352936,0.0010117168,0.0009418145,0.00016075614,0.00058454886,0.00067484984,0.0047868593,0.00069344556,0.0000042395486],"category_scores_gemma":[0.000020287764,0.0008707767,0.00052784727,0.00024987082,0.00011144133,0.00011810079,0.0002919535,0.0009282451,0.00019140488],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009466674,0.00003068446,3.969442e-7,0.00021295254,0.0002539304,0.0000050705275,0.0006006767,0.00006645022,0.000038657767,0.06414613,0.930896,0.003739626],"study_design_scores_gemma":[0.00043393014,0.00017890277,0.0000013351377,0.0014380987,0.000057899426,0.000059721315,0.000021291875,0.018745407,0.0008008862,0.0013016433,0.9758285,0.0011323683],"about_ca_topic_score_codex":0.0045877947,"about_ca_topic_score_gemma":0.0020160761,"teacher_disagreement_score":0.53723294,"about_ca_system_score_codex":0.0028704368,"about_ca_system_score_gemma":0.0027757396,"threshold_uncertainty_score":0.9993743},"labels":[],"label_agreement":null},{"id":"W650762048","doi":"10.71781/10549","title":"Compilation efficace pour FPGA reconfigurable dynamiquement","year":2008,"lang":"fr","type":"dissertation","venue":"Open MIND","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Université de Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Control reconfiguration; Field-programmable gate array; Compiler; Software deployment; Embedded system; Just-in-time compilation; Computer architecture; Software; Code refactoring; Architecture; Field (mathematics); Reconfigurable computing; Software engineering; Operating system","score_opus":0.08857946018660767,"score_gpt":0.33945587919211695,"score_spread":0.2508764190055093,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W650762048","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.058307312,0.0014855396,0.2910981,0.0015083484,0.003981763,0.0077089076,0.00022519553,0.00007987716,0.635605],"genre_scores_gemma":[0.18764824,0.00039046886,0.3587688,0.00013762063,0.00035222934,0.00046466067,0.002266083,0.00014560437,0.44982633],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9952511,0.00068925467,0.0012595106,0.0014637709,0.0006786382,0.0006576778],"domain_scores_gemma":[0.99630827,0.0002982335,0.001159789,0.0013965518,0.00059365615,0.00024350217],"candidate_categories":["metaepi_narrow","scholarly_communication","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0012930181,0.0006690197,0.0008794371,0.00027886254,0.00051220786,0.0013215161,0.003360699,0.0006926401,0.00245096],"category_scores_gemma":[0.00011199447,0.0007529411,0.0002062262,0.00058475486,0.00007465185,0.001344025,0.0002429729,0.0006252156,0.0048798798],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012747572,0.0007799222,0.00037924456,0.00029199466,0.00025036852,0.00031302994,0.02817099,0.0009158077,0.022095194,0.004081656,0.019641636,0.92295265],"study_design_scores_gemma":[0.001778528,0.0008794488,0.0037061805,0.0047530322,0.00016546184,0.0004253249,0.0022913727,0.1452694,0.48993975,0.0014852668,0.34643248,0.0028737753],"about_ca_topic_score_codex":0.0008084198,"about_ca_topic_score_gemma":0.0009478626,"teacher_disagreement_score":0.92007893,"about_ca_system_score_codex":0.0005992533,"about_ca_system_score_gemma":0.0011481431,"threshold_uncertainty_score":0.9997152},"labels":[],"label_agreement":null},{"id":"W6893368489","doi":"10.5281/zenodo.15838248","title":"SAMPLE-BASED REAL-TIME AUDIO PROCESSING IN MAX/MSP USING SCHEME FOR MAX (S4M)","year":2025,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Audio signal processing; Thread (computing); Scheme (mathematics); Interpreter; Source code; Digital audio; Audio visual; Code (set theory)","score_opus":0.0471451703141459,"score_gpt":0.293338914709775,"score_spread":0.24619374439562913,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6893368489","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0040613455,0.000058549675,0.97369444,0.0005516996,0.000062045045,0.001019379,0.00004407586,0.0018609798,0.018647475],"genre_scores_gemma":[0.4581282,0.000027936845,0.53690165,0.0005715176,0.00018129725,0.0000013895992,0.00048498594,0.0018960723,0.0018069143],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977001,0.0003760126,0.00043248208,0.000642266,0.00034817887,0.00050093886],"domain_scores_gemma":[0.99829227,0.0000838708,0.00016692592,0.0007218534,0.0006312839,0.00010379997],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0014975347,0.0001886785,0.00024551747,0.0006479384,0.0011380855,0.0011915164,0.0019231497,0.00010470673,0.00030354192],"category_scores_gemma":[0.0008048783,0.00021133265,0.000063469626,0.0015053396,0.00009437166,0.0005466818,0.00097322604,0.00021108605,0.00031680323],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002749909,0.00064234633,0.000119988705,0.0018679743,0.00007602865,0.000062353385,0.00302286,0.0009497268,0.4169953,0.10159628,0.16027705,0.3141151],"study_design_scores_gemma":[0.001573113,0.0003217218,0.0003051873,0.0007760494,0.000016643788,0.00004667044,0.0001191282,0.5212808,0.020073468,0.0046047918,0.45025724,0.000625189],"about_ca_topic_score_codex":0.000060809973,"about_ca_topic_score_gemma":5.240835e-7,"teacher_disagreement_score":0.5203311,"about_ca_system_score_codex":0.00044401313,"about_ca_system_score_gemma":0.000041662995,"threshold_uncertainty_score":0.9998453},"labels":[],"label_agreement":null},{"id":"W6923556550","doi":"10.14288/1.0188552","title":"The Western Call","year":2012,"lang":"en","type":"article","venue":"Open Collections","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Government (linguistics); Work (physics); Agency (philosophy); Perspective (graphical); Face (sociological concept)","score_opus":0.03524886293134239,"score_gpt":0.30161211115569225,"score_spread":0.26636324822434987,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6923556550","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00000928502,0.00010693076,0.39314377,0.0007209931,0.0006363608,0.0005209926,0.0000010609982,0.0002270742,0.6046335],"genre_scores_gemma":[0.046864275,0.000016239534,0.021912051,0.00030402956,0.00014143533,0.00044283722,2.9767787e-7,0.000010433304,0.9303084],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99923474,0.00013238042,0.00013687812,0.00012722577,0.00012235277,0.00024645356],"domain_scores_gemma":[0.99905944,0.00016268807,0.000050356324,0.0005957683,0.000054464028,0.00007728195],"candidate_categories":["sts","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.00059773313,0.00006507308,0.00007468238,0.000022536547,0.0024645866,0.002526827,0.0015051228,0.000034510722,0.000006440398],"category_scores_gemma":[0.000035305653,0.00004550475,0.000029696392,0.00068977056,0.000024448618,0.0007630277,0.00049406104,0.00009063718,0.00006498078],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.0601177e-7,0.000024380495,0.00014964733,6.527208e-7,0.0000075476723,3.8847696e-7,0.00020746827,6.4667154e-7,0.000041513926,0.004057317,0.9943505,0.0011591369],"study_design_scores_gemma":[0.00008135837,0.000035929246,0.00021277281,0.000007792085,0.0000028832833,0.000059360642,0.000012970367,0.00041940832,0.0015419852,0.0011826163,0.9963374,0.0001055064],"about_ca_topic_score_codex":0.0018230177,"about_ca_topic_score_gemma":0.0006418166,"teacher_disagreement_score":0.37123173,"about_ca_system_score_codex":0.00006895472,"about_ca_system_score_gemma":0.000065521665,"threshold_uncertainty_score":0.9988341},"labels":[],"label_agreement":null},{"id":"W6931838865","doi":"10.5281/zenodo.7272836","title":"Pollinating insects of some economically important plants of Kolhapur region, India","year":2022,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Pollination; Pollinator; Crop; Agriculture; Biodiversity; Insect; Thrips","score_opus":0.032206003622194654,"score_gpt":0.23069801732643475,"score_spread":0.19849201370424008,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6931838865","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8074257,0.0006687094,0.10882599,0.0012260276,0.00057872944,0.0025736028,0.00054916355,0.0037371984,0.074414924],"genre_scores_gemma":[0.9972334,0.000029116434,0.002122254,0.00007050992,0.000032936205,1.07866164e-7,0.00008015582,0.00033462915,0.00009688116],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.997962,0.0004902245,0.0005586012,0.00035402132,0.00038508908,0.00025004474],"domain_scores_gemma":[0.99848014,0.000044104425,0.00050102785,0.0006407139,0.0002442712,0.00008973075],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0012334813,0.000106884014,0.00021245096,0.00037513554,0.00074174086,0.00013899706,0.0022280489,0.00003861621,0.0005587836],"category_scores_gemma":[0.00024876863,0.00012223131,0.000055502933,0.00046560177,0.000083710045,0.00036134478,0.0024305745,0.00023129857,0.00008377996],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019897646,0.0009843213,0.00037483007,0.0005712018,0.00024323008,0.00023561488,0.019268021,0.00038893684,0.14565715,0.50821364,0.17368636,0.15017773],"study_design_scores_gemma":[0.003455837,0.005728546,0.007614335,0.00036363417,0.00003593642,0.0025979117,0.0024219407,0.022791335,0.17563838,0.03618149,0.741414,0.0017566218],"about_ca_topic_score_codex":0.000024299497,"about_ca_topic_score_gemma":7.1799235e-8,"teacher_disagreement_score":0.5677277,"about_ca_system_score_codex":0.00014733488,"about_ca_system_score_gemma":0.00001446893,"threshold_uncertainty_score":0.61182886},"labels":[],"label_agreement":null},{"id":"W6949727038","doi":"10.5281/zenodo.15838249","title":"SAMPLE-BASED REAL-TIME AUDIO PROCESSING IN MAX/MSP USING SCHEME FOR MAX (S4M)","year":2025,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Audio signal processing; Thread (computing); Scheme (mathematics); Interpreter; Source code; Digital audio; Audio visual; Code (set theory)","score_opus":0.0471451703141459,"score_gpt":0.293338914709775,"score_spread":0.24619374439562913,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6949727038","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0040613455,0.000058549675,0.97369444,0.0005516996,0.000062045045,0.001019379,0.00004407586,0.0018609798,0.018647475],"genre_scores_gemma":[0.4581282,0.000027936845,0.53690165,0.0005715176,0.00018129725,0.0000013895992,0.00048498594,0.0018960723,0.0018069143],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977001,0.0003760126,0.00043248208,0.000642266,0.00034817887,0.00050093886],"domain_scores_gemma":[0.99829227,0.0000838708,0.00016692592,0.0007218534,0.0006312839,0.00010379997],"candidate_categories":["scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0014975347,0.0001886785,0.00024551747,0.0006479384,0.0011380855,0.0011915164,0.0019231497,0.00010470673,0.00030354192],"category_scores_gemma":[0.0008048783,0.00021133265,0.000063469626,0.0015053396,0.00009437166,0.0005466818,0.00097322604,0.00021108605,0.00031680323],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002749909,0.00064234633,0.000119988705,0.0018679743,0.00007602865,0.000062353385,0.00302286,0.0009497268,0.4169953,0.10159628,0.16027705,0.3141151],"study_design_scores_gemma":[0.001573113,0.0003217218,0.0003051873,0.0007760494,0.000016643788,0.00004667044,0.0001191282,0.5212808,0.020073468,0.0046047918,0.45025724,0.000625189],"about_ca_topic_score_codex":0.000060809973,"about_ca_topic_score_gemma":5.240835e-7,"teacher_disagreement_score":0.5203311,"about_ca_system_score_codex":0.00044401313,"about_ca_system_score_gemma":0.000041662995,"threshold_uncertainty_score":0.9998453},"labels":[],"label_agreement":null},{"id":"W6957873979","doi":"10.6068/dp14ba8af6e5d85","title":"Trend 2001 - 2009. Statistics Canada. CANSIM: Education, Training and Learning - Fields of Study | Country: Canada | Table: College enrolments, by registration status, program level, Classification of Instructional Programs, Primary Grouping (CIP_PG) and sex | Variable: Health, parks, recreation and fitness, College university transfer program, Males, Part-time student | Units: #, 2001-2009. Data-Planet™ Statistical Ready Reference by Conquest Systems, Inc. Dataset-ID: 075-001-071.","year":2015,"lang":"en","type":"other","venue":"Data Planet","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Statistics education; Census; Recreation; Socioeconomic status; Economic statistics; Statistical analysis; Publication; Descriptive statistics","score_opus":0.04481998090152532,"score_gpt":0.27453232438986314,"score_spread":0.2297123434883378,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6957873979","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000015521635,0.0015670004,0.00046421817,0.0000085295,0.00015810723,0.0031435478,0.99394983,0.00012485131,0.00056840415],"genre_scores_gemma":[0.00016292956,0.0012295636,0.0076868865,0.000030993695,0.0000498893,0.00007446145,0.9891157,0.00006268054,0.0015868761],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99524415,0.0010573249,0.0010258774,0.0010767529,0.0010440723,0.000551842],"domain_scores_gemma":[0.9970195,0.0003154666,0.00097178086,0.0010826048,0.00019670077,0.00041392475],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014042783,0.00047498863,0.00086731353,0.00014271693,0.00026531608,0.00018371025,0.0008829033,0.00031954076,0.000051249554],"category_scores_gemma":[0.00004642132,0.00052110763,3.1069794e-7,0.0005256545,0.00023747483,0.00055164524,0.00024019976,0.00053109933,1.7384738e-7],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":true,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004684725,0.0004747878,0.00027418364,0.00079949124,0.0002025997,0.000022765194,0.00004494729,0.0000032980029,0.0000036790864,0.0012060993,0.9889808,0.0079404535],"study_design_scores_gemma":[0.00078298186,0.0006942598,0.00009831277,0.00013921819,0.00014822948,0.00008128913,0.0020833227,0.0030539709,3.9611816e-8,6.283858e-7,0.99247503,0.00044272593],"about_ca_topic_score_codex":0.98803216,"about_ca_topic_score_gemma":0.9663206,"teacher_disagreement_score":0.021711621,"about_ca_system_score_codex":0.0003792572,"about_ca_system_score_gemma":0.01777242,"threshold_uncertainty_score":0.99972403},"labels":[],"label_agreement":null},{"id":"W6976781334","doi":"10.6068/dp14ba8e99a1753","title":"Trend 1994 - 2003. Statistics Canada. CANSIM: Construction - Nonresidential Building Construction | Country: Canada | Table: Capital and repair expenditures, industry sectors 31-33, manufacturing | Variable: Machine shops, turned product, and screw, nut and bolt manufacturing (x 1,000,000), Capital and repair expenditures | Units: $CAD, 1994-2003. Data-Planet™ Statistical Ready Reference by Conquest Systems, Inc. Dataset-ID: 075-001-035.","year":2015,"lang":"en","type":"other","venue":"Data Planet","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Economic statistics; Census; Capital (architecture); Official statistics; Stock (firearms); Descriptive statistics; Summary statistics; Statistical analysis; Publication","score_opus":0.013405226112603428,"score_gpt":0.2307654693816811,"score_spread":0.21736024326907769,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6976781334","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00013471571,0.0066446485,0.00028302925,0.0000022928937,0.0019892463,0.0013501926,0.98864,0.000552073,0.00040381998],"genre_scores_gemma":[0.0005263842,0.0010364988,0.010474392,0.00008390678,0.00063700764,0.000038627495,0.9864351,0.00021168258,0.00055637385],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.992836,0.0006486969,0.0012879823,0.0027284855,0.0013480339,0.0011508091],"domain_scores_gemma":[0.9947698,0.00036359968,0.0011388169,0.0027467501,0.00009422294,0.0008867819],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0009854462,0.0012903266,0.0013722619,0.00035525826,0.0005290743,0.0010445087,0.0014857134,0.0009916122,0.0002465419],"category_scores_gemma":[0.00014845545,0.0012851662,5.92098e-7,0.00030201298,0.00068392255,0.0013015108,0.0016983005,0.0018858026,8.874108e-7],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007267748,0.000025349815,0.00012874018,0.00093384495,0.0003970844,0.0011512255,0.000018202698,0.000009355011,0.000019418529,0.0013383555,0.99564016,0.00026560176],"study_design_scores_gemma":[0.00090505613,0.00010276647,0.00002423243,0.0001733032,0.00031875476,0.005903727,0.0005791293,0.0027564284,0.000021318921,0.0000038552207,0.9878247,0.0013867775],"about_ca_topic_score_codex":0.99785227,"about_ca_topic_score_gemma":0.98079586,"teacher_disagreement_score":0.01705636,"about_ca_system_score_codex":0.000457516,"about_ca_system_score_gemma":0.0052272705,"threshold_uncertainty_score":0.9999925},"labels":[],"label_agreement":null},{"id":"W6987293311","doi":"","title":"Special issue on design and programming of signal processors for multimedia communication:Special issue on design and programming of signal processors for multimedia communication","year":2008,"lang":"en","type":"article","venue":"Research Portal (Queen's University Belfast)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"SIGNAL (programming language); Signal processing; Computer programming; Media processor; Programming paradigm","score_opus":0.05287984665697904,"score_gpt":0.3161106530724906,"score_spread":0.26323080641551155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6987293311","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025971599,0.0002917527,0.9359075,0.0025888572,0.00020619531,0.031225845,0.00013442077,0.00078847917,0.002885371],"genre_scores_gemma":[0.25016853,0.00032150652,0.7469108,0.00001906871,0.0011172073,0.00029910562,0.000074775315,0.00006831419,0.0010206539],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99510586,0.0012264829,0.00071063446,0.0008576219,0.0012587978,0.0008406249],"domain_scores_gemma":[0.9929527,0.0032941203,0.00066582585,0.0009783389,0.0017540836,0.00035492957],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0036929997,0.00041248905,0.00070163154,0.000914457,0.0011017213,0.0001249979,0.0020393531,0.00035459298,0.000030369862],"category_scores_gemma":[0.0005371792,0.00044149507,0.00014086481,0.0010774321,0.0013000703,0.00095148507,0.0005725367,0.000664295,0.0000044723247],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.008031673,0.006347823,0.0020021931,0.003985247,0.00073783705,0.00022200731,0.06877921,0.0012748673,0.0029468928,0.015565468,0.064196065,0.8259107],"study_design_scores_gemma":[0.026785837,0.03921547,0.002650787,0.006783204,0.00044368507,0.00017158192,0.02427271,0.2320732,0.3733643,0.005708765,0.28328696,0.005243492],"about_ca_topic_score_codex":0.00026228753,"about_ca_topic_score_gemma":0.000024361321,"teacher_disagreement_score":0.8206672,"about_ca_system_score_codex":0.00021102521,"about_ca_system_score_gemma":0.00065716606,"threshold_uncertainty_score":0.99980366},"labels":[],"label_agreement":null},{"id":"W6996821806","doi":"","title":"System level design with systemC","year":2000,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Electronic system-level design and verification; Systems design; Control system; Software; Systems architecture","score_opus":0.03388045600857837,"score_gpt":0.24196586544962245,"score_spread":0.2080854094410441,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6996821806","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.109959215,0.0030964934,0.016195532,0.000036883488,0.008405499,0.017719757,0.0023301302,0.02519479,0.8170617],"genre_scores_gemma":[0.90677804,0.000067651956,0.07207923,0.000116489595,0.00010541626,0.001358302,0.00024758122,0.0004881616,0.018759133],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9894225,0.0019929293,0.0019455707,0.002797614,0.0023415445,0.0014998575],"domain_scores_gemma":[0.99283075,0.00051542907,0.0015148296,0.0035943764,0.0008980448,0.0006465757],"candidate_categories":["metaepi_narrow","sts","research_integrity","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0027304771,0.0017526341,0.0019243492,0.0011423981,0.0014702942,0.0006667794,0.0048066424,0.0016564014,0.000048736772],"category_scores_gemma":[0.00015642788,0.0016201618,0.00048060034,0.0017171263,0.00006855572,0.0022613928,0.00022372298,0.0020302858,0.0010987086],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007907616,0.0003788825,0.0000072985035,0.006423724,0.0010053393,0.0020077098,0.000092184346,0.0003027565,0.026551666,0.81291085,0.00019591693,0.14933291],"study_design_scores_gemma":[0.0052682427,0.003910796,0.00040860154,0.03936643,0.0013500534,0.0052530216,0.0017050005,0.0047545275,0.8290712,0.026619157,0.06703962,0.015253326],"about_ca_topic_score_codex":0.00043697745,"about_ca_topic_score_gemma":0.00032442188,"teacher_disagreement_score":0.80251956,"about_ca_system_score_codex":0.002423859,"about_ca_system_score_gemma":0.00035811777,"threshold_uncertainty_score":0.99982965},"labels":[],"label_agreement":null},{"id":"W7005286856","doi":"","title":"Practical Verification of Embedded Software","year":2000,"lang":"en","type":"article","venue":"VBN Forskningsportal (Aalborg Universitet)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Nordic Life Science Pipeline (Canada)","funders":"","keywords":"","score_opus":0.0167172841327484,"score_gpt":0.2568490235154208,"score_spread":0.24013173938267243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7005286856","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21538763,0.000077184086,0.73952717,0.00038228717,0.00021527515,0.00065709907,0.0000155011,0.0016228035,0.042115036],"genre_scores_gemma":[0.78359455,0.00002335204,0.21189727,0.0000879001,0.00003862164,0.000004738772,0.00002131991,0.000022646773,0.0043096277],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99825674,0.00008074837,0.00039103135,0.00048565766,0.00045916464,0.00032666564],"domain_scores_gemma":[0.99839556,0.00011001685,0.00029079302,0.00086390885,0.00019005565,0.00014967016],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032430526,0.0002068165,0.0002931844,0.00024422485,0.000120247634,0.00005080435,0.0008287194,0.00017183338,0.0005042651],"category_scores_gemma":[0.00006939257,0.000221665,0.00013772794,0.0007678931,0.00010813343,0.0013470815,0.00009805513,0.0002013781,0.00017824314],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00039002972,0.0011776482,0.017472863,0.0003531174,0.00040826257,0.0013101415,0.015086566,0.0002860042,0.022321519,0.73695505,0.11544411,0.088794686],"study_design_scores_gemma":[0.0071124327,0.0037336738,0.027239133,0.001328714,0.00050332193,0.0015447739,0.0050047813,0.04232362,0.3648596,0.026950411,0.51311046,0.0062890667],"about_ca_topic_score_codex":0.000106089465,"about_ca_topic_score_gemma":0.00000555573,"teacher_disagreement_score":0.7100046,"about_ca_system_score_codex":0.00009674542,"about_ca_system_score_gemma":0.00017189339,"threshold_uncertainty_score":0.9039237},"labels":[],"label_agreement":null},{"id":"W7019061910","doi":"","title":"FAx86: An Open-Source FPGA-accelerated x86 Full-system Emulator","year":2011,"lang":"en","type":"dissertation","venue":"Library and Archives Canada (Government of Canada)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Nucleofection; Gestational period; TSG101; Diafiltration; Dysgeusia; Hyporeflexia; Proteogenomics; Subpoena","score_opus":0.011118471956141107,"score_gpt":0.18594301475283728,"score_spread":0.17482454279669618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7019061910","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07391575,0.00082076224,0.013397293,0.000354159,0.0020919908,0.0022632724,0.00034721062,0.00049807946,0.9063115],"genre_scores_gemma":[0.9402203,0.000039655948,0.0108265,0.00042875178,0.00010385266,0.00008690882,0.000104612,0.00009951074,0.0480899],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99551076,0.00027662574,0.000756637,0.00082355423,0.0021404054,0.000492004],"domain_scores_gemma":[0.99760437,0.00012897367,0.0007366958,0.0010156765,0.0000038965964,0.000510382],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000042385713,0.00051920133,0.0007242292,0.00007936075,0.0002978753,0.0002944537,0.0029260719,0.00014502284,0.000023078272],"category_scores_gemma":[0.0000030227923,0.0005202131,0.000046309,0.00020979825,0.000036373902,0.0017041971,0.00047805306,0.00033206918,1.4028864e-8],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015912096,0.0002173094,0.0012731543,0.0031569875,0.00057688606,0.0007694844,0.0026043337,0.000056349403,0.119187646,0.80542946,0.010654206,0.05448295],"study_design_scores_gemma":[0.0013425036,0.0012058988,0.011072232,0.0028660616,0.00012536408,0.00012516494,0.012265058,0.027537841,0.86949205,0.00335571,0.06727161,0.003340506],"about_ca_topic_score_codex":0.017532947,"about_ca_topic_score_gemma":0.08185111,"teacher_disagreement_score":0.8663046,"about_ca_system_score_codex":0.000026957016,"about_ca_system_score_gemma":0.0035904476,"threshold_uncertainty_score":0.9997249},"labels":[],"label_agreement":null},{"id":"W7022404402","doi":"","title":"ALSNews 2002","year":2002,"lang":"en","type":"article","venue":"eScholarship (California Digital Library)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Division of Materials Sciences and Engineering; Lawrence Livermore National Laboratory; Basic Energy Sciences; Office of Science; U.S. Department of State; University of Melbourne; Monash University; Vertex Pharmaceuticals; Australian Synchrotron; Arizona State University; McMaster University; Lawrence Berkeley National Laboratory; State Government of Victoria; Utah State University; Pfizer; Intel Corporation; U.S. Department of Energy","keywords":"Government (linguistics); Work (physics); National library; Conjunction (astronomy); Presentation (obstetrics)","score_opus":0.024193496358373978,"score_gpt":0.21569596166290567,"score_spread":0.1915024653045317,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7022404402","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0084607145,0.0017135419,0.18595077,0.0035908006,0.0005288315,0.0010038029,0.0006284048,0.009318062,0.78880507],"genre_scores_gemma":[0.9292685,0.000046172656,0.045033064,0.0021954582,0.00027707146,0.00007970809,0.000040782656,0.000120174125,0.022939084],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9972207,0.00015148877,0.0006067106,0.0007556712,0.0005871412,0.0006783055],"domain_scores_gemma":[0.9978396,0.000169725,0.00018283866,0.0013464687,0.000044723023,0.0004165853],"candidate_categories":["metaepi_narrow","scholarly_communication","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00022844369,0.00038226307,0.00034690124,0.0002829061,0.00015536627,0.0033850775,0.0024244187,0.00021164559,0.0013906377],"category_scores_gemma":[0.00017616608,0.00035270132,0.00021528767,0.00094411947,0.000075119555,0.0109997885,0.0006662737,0.00046825688,0.024631104],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011726324,0.0004874538,0.016853468,0.00008256582,0.0000655531,0.00033457793,0.00014829433,0.00000397531,0.000690934,0.07883335,0.8032971,0.09919101],"study_design_scores_gemma":[0.00032234972,0.00012723682,0.00026581978,0.00008898393,0.000004787104,0.000103175276,0.000006348638,0.0034854931,0.008633487,0.026029063,0.96020323,0.0007300328],"about_ca_topic_score_codex":0.0000013272897,"about_ca_topic_score_gemma":2.2076345e-7,"teacher_disagreement_score":0.9208078,"about_ca_system_score_codex":0.00004156008,"about_ca_system_score_gemma":0.000032038126,"threshold_uncertainty_score":0.9998925},"labels":[],"label_agreement":null},{"id":"W7024605722","doi":"","title":"Solaria Energía y Medio Ambiente (OTCMKTS:SEYMF) Rating Reiterated by Royal Bank of Canada","year":2020,"lang":"en","type":"other","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Government (linguistics); Payment; Agency (philosophy); Work (physics); Context (archaeology)","score_opus":0.006110450739319449,"score_gpt":0.19435903933150742,"score_spread":0.18824858859218796,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7024605722","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000027554581,0.0008388318,0.33312288,0.00034144905,0.0008081535,0.0004355457,0.00006397976,0.0010700619,0.66331637],"genre_scores_gemma":[0.0038561448,0.000020766247,0.08776391,0.0011310534,0.0003064625,0.000048996393,0.00007669041,0.00037190178,0.90642405],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9968374,0.0002902457,0.0007124786,0.0008196982,0.00087277516,0.00046741497],"domain_scores_gemma":[0.9978921,0.00009010808,0.0006503003,0.0010205512,0.00011266215,0.00023427242],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00034418394,0.00046437848,0.0007593774,0.0001705091,0.00005729973,0.00013133872,0.0018905211,0.00037526147,0.00072163634],"category_scores_gemma":[0.00009460365,0.0004228081,0.000093986426,0.0004865655,0.000041473173,0.00010132281,0.00039418918,0.00038487403,0.000012397089],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018384244,0.000011339995,0.000013823156,0.000103160775,0.0000714999,0.00004439252,0.000080879734,0.0000024913882,0.0030016438,0.0043102736,0.9918485,0.00051014085],"study_design_scores_gemma":[0.00026186425,0.00010998425,0.0000022986071,0.0005474059,0.000016406193,0.000011574109,0.000015274538,0.01994974,0.03975993,0.00007311147,0.93855995,0.00069244445],"about_ca_topic_score_codex":0.48979768,"about_ca_topic_score_gemma":0.23007199,"teacher_disagreement_score":0.2597257,"about_ca_system_score_codex":0.00015184862,"about_ca_system_score_gemma":0.0010222333,"threshold_uncertainty_score":0.9998224},"labels":[],"label_agreement":null},{"id":"W7034067971","doi":"","title":"States, Banks, and the Financing of the Economy: Fiscal Policy and Sovereign Risk Perspectives","year":2013,"lang":"en","type":"book","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Systemic risk; Portfolio; Balance sheet; Capital requirement; Balance (ability); Financial crisis; Capital (architecture); Financial contagion; Capital flows","score_opus":0.006300321910926486,"score_gpt":0.20776156014959907,"score_spread":0.20146123823867257,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7034067971","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00016819338,0.0048488914,0.06316054,0.0012300333,0.00007444985,0.0013771722,0.000025559755,0.000169177,0.92894596],"genre_scores_gemma":[0.06887295,0.003449079,0.017856296,0.00078966474,0.00052782707,0.00015588329,0.0000026332964,0.0000774663,0.9082682],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99846435,0.00028952165,0.0003688526,0.0004832829,0.00016860067,0.00022538495],"domain_scores_gemma":[0.9976033,0.0007566854,0.000488679,0.001009165,0.00009150561,0.000050672035],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0007275229,0.0002807741,0.00047616658,0.00011832483,0.00016895773,0.00024026749,0.001051415,0.00019662813,0.000015065916],"category_scores_gemma":[0.000115779236,0.00014358737,0.00011367297,0.00008746316,0.0005899714,0.0002963388,0.00084583316,0.00039804555,0.0000048514935],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000027396275,0.0000042274837,0.00003258464,0.000046747795,0.000038336973,4.5704041e-7,0.0031544499,0.0000013218686,0.000001484992,0.96420175,0.02916852,0.0033474076],"study_design_scores_gemma":[0.00042497643,0.00007048222,0.00036927703,0.00019467203,0.000026892907,0.000039591898,0.0002242678,0.0056967083,0.00020454054,0.97255033,0.01989922,0.0002990153],"about_ca_topic_score_codex":0.001398122,"about_ca_topic_score_gemma":0.000047626363,"teacher_disagreement_score":0.06870476,"about_ca_system_score_codex":0.00016626724,"about_ca_system_score_gemma":0.0004082722,"threshold_uncertainty_score":0.5855323},"labels":[],"label_agreement":null},{"id":"W7034225448","doi":"","title":"Teleworking Across the Border: Insights from Cascadia","year":2023,"lang":"en","type":"article","venue":"Western CEDAR (Western Washington University)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Work (physics); State (computer science); Telecommuting; Digital Revolution; Digital economy; Labor relations","score_opus":0.023432422927173874,"score_gpt":0.2678693337666357,"score_spread":0.2444369108394618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7034225448","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88238627,0.00011709929,0.10816836,0.001102456,0.0009828955,0.00054596836,0.000027886137,0.003242251,0.0034268321],"genre_scores_gemma":[0.9910392,0.00007527688,0.001133851,0.0004945076,0.00024620048,0.000004571429,0.000019144154,0.00005790182,0.0069293277],"study_design_codex":"observational","study_design_gemma":"not_applicable","domain_scores_codex":[0.99677867,0.00043622515,0.00037553292,0.0009640564,0.0006537646,0.0007917501],"domain_scores_gemma":[0.99706435,0.0005448505,0.00029650074,0.0017512471,0.00012473187,0.00021830827],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004302454,0.00041005886,0.00041108564,0.00041493357,0.0007329604,0.00082027906,0.004167679,0.000285558,0.00000599011],"category_scores_gemma":[0.00003686383,0.00035479703,0.00019600875,0.0020627773,0.00015777608,0.0016280767,0.0018913363,0.0005586242,0.00062246853],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022087882,0.0004900219,0.548895,0.00034592982,0.0012529503,0.012393742,0.20355394,0.0010535825,0.031654928,0.07438027,0.008916276,0.116842456],"study_design_scores_gemma":[0.0022022596,0.0003262496,0.10123779,0.0008801947,0.00009903049,0.00012044204,0.0055691786,0.0046611796,0.02032978,0.003778461,0.8582256,0.0025698524],"about_ca_topic_score_codex":0.00071309635,"about_ca_topic_score_gemma":0.0020195546,"teacher_disagreement_score":0.8493093,"about_ca_system_score_codex":0.0002399557,"about_ca_system_score_gemma":0.000103636376,"threshold_uncertainty_score":0.9998904},"labels":[],"label_agreement":null},{"id":"W7096418725","doi":"","title":"Oncology Pharmacy Practice Journal of Original Article Adherence to imatinib among patients attending Saskatchewan Cancer","year":2004,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Imatinib; Cancer; Pharmacy; Imatinib mesylate; Myeloid leukemia; Retrospective cohort study; Alternative medicine; Agency (philosophy)","score_opus":0.037029278538681036,"score_gpt":0.3793865839270304,"score_spread":0.34235730538834935,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7096418725","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46071994,0.00003281933,0.5347937,0.000997282,0.00063011085,0.00032048242,0.0000011506247,0.00012830997,0.0023762295],"genre_scores_gemma":[0.71478117,0.0000048153324,0.28432018,0.00068605226,0.00008683618,0.000026051866,1.2038862e-7,0.000008677254,0.000086104745],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99798524,0.00020858155,0.0006536,0.00027450535,0.0005224777,0.00035558292],"domain_scores_gemma":[0.9979107,0.00021909986,0.0005994961,0.00031578253,0.0007032009,0.00025171542],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009756928,0.00015338359,0.00027731562,0.00017003817,0.00008465225,0.00013189821,0.0009613253,0.0000506216,0.00006634734],"category_scores_gemma":[0.00024507384,0.00012963465,0.000068389156,0.0005277485,0.000043186395,0.001946369,0.00017939942,0.0002686716,0.000057484827],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00052811194,0.0034880992,0.20061338,0.0001909669,0.00044336147,0.00085839815,0.07815639,0.003108226,0.1597755,0.024829457,0.037828576,0.49017954],"study_design_scores_gemma":[0.009039905,0.0067288,0.01157576,0.0010316145,0.00013867808,0.0006575364,0.004349805,0.0033435454,0.9231289,0.0062030284,0.03238772,0.0014146799],"about_ca_topic_score_codex":0.0019820167,"about_ca_topic_score_gemma":0.00028012652,"teacher_disagreement_score":0.76335347,"about_ca_system_score_codex":0.0005597423,"about_ca_system_score_gemma":0.0006936822,"threshold_uncertainty_score":0.5286347},"labels":[],"label_agreement":null},{"id":"W7097001763","doi":"","title":"Wireless Speech and Data Processing Nortel Networks Montreal Montreal, QC,","year":2015,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Code (set theory); Key (lock); Semantics (computer science); Wireless; Digital signal processing; Data processing","score_opus":0.058558934186292905,"score_gpt":0.29654792786863515,"score_spread":0.23798899368234225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7097001763","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004800757,0.0009527572,0.9705325,0.00025775703,0.00013609901,0.00032331803,0.0000032815385,0.001047319,0.02194625],"genre_scores_gemma":[0.88509244,0.00004916711,0.113541685,0.00021522307,0.00019320984,0.00001600214,0.000014952769,0.000021852413,0.00085549254],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980674,0.00010107655,0.00032502215,0.00075770053,0.0003744704,0.000374368],"domain_scores_gemma":[0.997722,0.00005979012,0.00013214335,0.001657051,0.00016101782,0.0002679937],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00089407805,0.00020806928,0.00027633557,0.00008688794,0.000092228074,0.000495154,0.0019854745,0.00013000089,0.0000016430876],"category_scores_gemma":[0.00003078805,0.00017257305,0.000018045761,0.00032959093,0.00005937967,0.0015204631,0.0012047553,0.00016708655,0.0000096978565],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011540488,0.00008385071,0.0023230168,0.000039626382,0.000021164049,0.00014881989,0.0009359324,0.00006252779,0.00009229248,0.002013332,0.09614243,0.89812547],"study_design_scores_gemma":[0.00030428308,0.000068883506,0.0009361844,0.00005943136,0.00000873847,0.00016931472,0.00009917263,0.9947111,0.0003099359,0.002297166,0.00074635836,0.00028940832],"about_ca_topic_score_codex":0.0046328814,"about_ca_topic_score_gemma":0.0031560357,"teacher_disagreement_score":0.9946486,"about_ca_system_score_codex":0.00004314071,"about_ca_system_score_gemma":0.00012851309,"threshold_uncertainty_score":0.7037325},"labels":[],"label_agreement":null},{"id":"W7100705605","doi":"","title":"Psychosocial and Executive Functioning of Children with Attention- Deficit/Hyperactivity Disorder: Impact of the &amp;quot;I Can Problem Solve &amp;quot; Program","year":2010,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Permission; Windsor; Psychosocial; Legislation; Executive summary; Documentation","score_opus":0.01177557291887627,"score_gpt":0.2774257797688326,"score_spread":0.2656502068499563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7100705605","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8776196,0.000021967195,0.11901122,0.00014567991,0.000102708,0.0013930054,0.000013273044,0.00024949087,0.0014430082],"genre_scores_gemma":[0.90791124,0.000004047998,0.09165198,0.000008678544,0.00003811994,0.000110839545,0.000005384054,0.000019733887,0.00024995665],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.99823415,0.00014312121,0.00038181062,0.00047568502,0.00043987008,0.00032536453],"domain_scores_gemma":[0.9981998,0.00010116862,0.00050779054,0.0008008606,0.0003041988,0.00008618939],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00046342387,0.00025890127,0.0003595196,0.00011452782,0.00023533263,0.00012267406,0.0006089568,0.00014370629,0.0000130532535],"category_scores_gemma":[0.0000467501,0.00015926093,0.00017878997,0.00059691,0.00028038875,0.0004512096,0.00020506277,0.0004014655,0.0000017989064],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026006486,0.00038841853,0.9651958,0.00002891455,0.0001788071,1.5172355e-7,0.00091233756,0.00001348372,0.017492529,0.0040062433,0.00032028512,0.011437049],"study_design_scores_gemma":[0.00090278813,0.000779105,0.9936687,0.00014970633,0.000064158674,0.00013268505,0.00011720833,0.0003556684,0.0016094476,0.0015963657,0.00014335444,0.00048082962],"about_ca_topic_score_codex":0.004036146,"about_ca_topic_score_gemma":0.008261184,"teacher_disagreement_score":0.03029161,"about_ca_system_score_codex":0.000045904282,"about_ca_system_score_gemma":0.00020350366,"threshold_uncertainty_score":0.6494472},"labels":[],"label_agreement":null},{"id":"W7115030722","doi":"","title":"Synthesizing specialized sparse tensor accelerators for reconfigurable hardware using high-level functional abstractions","year":2025,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Reconfigurable computing; Software; Tensor (intrinsic definition); Field-programmable gate array; Hardware acceleration","score_opus":0.09561384302002914,"score_gpt":0.28826471349321836,"score_spread":0.19265087047318924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7115030722","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48383924,0.0014889006,0.019832967,0.00028927298,0.058604043,0.021038089,0.018410701,0.012555192,0.3839416],"genre_scores_gemma":[0.65585726,0.00020452026,0.26336226,0.00060263445,0.0008940104,0.0027965095,0.002144338,0.0006630281,0.07347544],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9933289,0.0004903577,0.0017927393,0.0021815726,0.0010827088,0.0011236917],"domain_scores_gemma":[0.9937755,0.0011428158,0.0014107478,0.0017181912,0.0015968627,0.00035592105],"candidate_categories":["metaepi_narrow","sts","research_integrity"],"consensus_categories":[],"category_scores_codex":[0.001652471,0.0011657723,0.0013906023,0.0013210659,0.002623827,0.00071387534,0.0020071636,0.0013951993,0.0002921499],"category_scores_gemma":[0.0013920658,0.0013253049,0.0007732578,0.0010596622,0.000043872726,0.002488332,0.00014757428,0.0015687365,0.00015217967],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042603916,0.00046318848,0.000011873289,0.0016507071,0.0010015318,0.00010416236,0.000025159781,0.0005012055,0.26874042,0.57366604,0.00071081315,0.15269887],"study_design_scores_gemma":[0.0016553643,0.00020247171,0.00053242524,0.0031258697,0.0005687879,0.000116899726,0.00032419027,0.001369071,0.7869177,0.07945856,0.12255344,0.0031752517],"about_ca_topic_score_codex":0.0007914949,"about_ca_topic_score_gemma":0.0008938521,"teacher_disagreement_score":0.5181773,"about_ca_system_score_codex":0.001874311,"about_ca_system_score_gemma":0.00052172545,"threshold_uncertainty_score":0.9999012},"labels":[],"label_agreement":null},{"id":"W7118161604","doi":"10.1145/3731599.3787531","title":"10.1145/3731599.3787531","year":2000,"lang":"en","type":"article","venue":"Time to knit","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Session (web analytics); Eleventh; Reconfigurable computing; Component (thermodynamics)","score_opus":0.0073115240582294514,"score_gpt":0.18944168485616358,"score_spread":0.18213016079793412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7118161604","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000086982756,0.000045707202,0.0036327078,0.00031364398,0.000005072206,0.0002954327,0.000002101027,0.0012983207,0.99432003],"genre_scores_gemma":[0.00059461186,2.0589079e-7,0.01789604,0.0001470115,0.00008475798,0.00004619011,0.0000014491127,0.000018723513,0.981211],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99863315,0.000096744705,0.00024247583,0.0003977125,0.00029319403,0.00033673455],"domain_scores_gemma":[0.99872947,0.000059146583,0.00003965651,0.0009474119,0.00005869332,0.0001656307],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00033725385,0.00016116067,0.00019352713,0.000121015764,0.00007420974,0.00014957883,0.0012602933,0.00007913583,0.88779706],"category_scores_gemma":[0.0000225684,0.00015788866,0.00006336687,0.00044283667,0.000021299107,0.00033949644,0.00013635017,0.00009910658,0.97231334],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000060083335,0.000026194475,1.4009896e-7,0.0000047757785,0.0000068763325,0.000015577572,0.000050076713,0.000014429878,0.0004204502,0.00014484765,0.28790143,0.7114092],"study_design_scores_gemma":[0.0000774012,0.00014972815,0.000009486416,0.000023859593,0.0000024845233,0.000030986528,2.0421857e-7,0.0024344078,0.0016861822,0.00017246354,0.995203,0.00020979921],"about_ca_topic_score_codex":0.000025517767,"about_ca_topic_score_gemma":8.436552e-8,"teacher_disagreement_score":0.7111994,"about_ca_system_score_codex":0.000054152508,"about_ca_system_score_gemma":0.000039618946,"threshold_uncertainty_score":0.6438513},"labels":[],"label_agreement":null},{"id":"W7124132213","doi":"10.1109/codit66093.2025.11321228","title":"Clustering-Based Algorithm for Workload Allocation to Heterogeneous Processors with Constraint on Interprocessor Data Exchange <sup>*</sup>","year":2025,"lang":"","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Greedy algorithm; Constraint (computer-aided design); Workload; Node (physics); Generalization; Set (abstract data type); Data exchange; Information exchange","score_opus":0.03920666946817974,"score_gpt":0.3101548406021007,"score_spread":0.27094817113392095,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7124132213","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00017636425,0.0006568222,0.9846885,0.004384469,0.0003996955,0.0071011293,0.00021454736,0.0010197657,0.0013587143],"genre_scores_gemma":[0.36058614,0.000034657263,0.62620205,0.008323628,0.00020767625,0.0023532333,0.000086938366,0.000102923266,0.0021027373],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9930354,0.00029245007,0.001374799,0.0031328464,0.0009095125,0.0012550437],"domain_scores_gemma":[0.9932216,0.0005921782,0.0004823128,0.0040578875,0.0011003632,0.00054569973],"candidate_categories":["metaepi_narrow","scholarly_communication","open_science"],"consensus_categories":[],"category_scores_codex":[0.0018338116,0.0010263481,0.0009940253,0.001007872,0.00041693094,0.0011991042,0.0056077037,0.0004335014,0.000048784284],"category_scores_gemma":[0.00033762577,0.00091632264,0.00014875007,0.002019553,0.0002682832,0.0008657388,0.0014465359,0.00042023198,0.00005482573],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004235808,0.0005515794,0.000013232885,0.00175284,0.00022948728,0.000037016358,0.0018830649,0.012432301,0.00007782839,0.0004202412,0.0057741543,0.97640467],"study_design_scores_gemma":[0.0013821559,0.002760444,0.0000016715729,0.0056442604,0.00009403675,0.000045157827,0.00029741242,0.96634257,0.01768798,0.00019753701,0.0045781964,0.0009686037],"about_ca_topic_score_codex":0.00010921663,"about_ca_topic_score_gemma":0.00035650659,"teacher_disagreement_score":0.9754361,"about_ca_system_score_codex":0.0005364754,"about_ca_system_score_gemma":0.0018002589,"threshold_uncertainty_score":0.99983776},"labels":[],"label_agreement":null},{"id":"W7127301437","doi":"10.1109/icfpt67023.2025.00032","title":"Heuristic &amp; Expert-Guided Buffer Sizing for Neural Network Inference Applications on FPGAs","year":2025,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Sizing; Artificial neural network; Pipeline (software); Buffer (optical fiber); Heuristic; Throughput; Field-programmable gate array","score_opus":0.06359660156618083,"score_gpt":0.36682593588890533,"score_spread":0.3032293343227245,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7127301437","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00023011168,0.00019795306,0.9803384,0.0011148424,0.0002643429,0.0011541322,0.0000012299257,0.0010526523,0.01564632],"genre_scores_gemma":[0.5994657,0.000013567226,0.39046013,0.0034587532,0.0002171717,0.0020498948,0.0000057056827,0.000015946895,0.004313104],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99848694,0.0000874426,0.00037879133,0.0005130536,0.00017154672,0.0003622319],"domain_scores_gemma":[0.9976985,0.0009243313,0.00008818168,0.001059746,0.00016069341,0.00006858856],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034678497,0.0001831941,0.00022123611,0.00011939384,0.00022563545,0.00021095287,0.0010722809,0.0000907764,0.000008215432],"category_scores_gemma":[0.00014063335,0.0001624876,0.000084994856,0.0005284838,0.00003237638,0.00018765686,0.00021175986,0.00011927148,0.000040241102],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000450364,0.00004511906,0.00015814378,0.000037166377,0.000015306654,7.0401285e-7,0.00013348497,0.0013786479,0.0011206117,0.8776485,0.10095573,0.0185021],"study_design_scores_gemma":[0.0006975577,0.00022965297,0.00045543257,0.0003768243,0.000021034666,0.000013786748,0.000030245457,0.31659597,0.012020441,0.32710624,0.34145814,0.0009946452],"about_ca_topic_score_codex":0.00005406443,"about_ca_topic_score_gemma":0.000026637004,"teacher_disagreement_score":0.5992356,"about_ca_system_score_codex":0.000076108954,"about_ca_system_score_gemma":0.00007494353,"threshold_uncertainty_score":0.6626052},"labels":[],"label_agreement":null},{"id":"W7132898413","doi":"","title":"Automated Compilation Framework for RISC-V + CGRA Systems","year":2023,"lang":"","type":"dissertation","venue":"TSpace","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Compiler; Dataflow; Kernel (algebra); Executable; Graph; Just-in-time compilation; Compile time","score_opus":0.062039493193433395,"score_gpt":0.4103894353360928,"score_spread":0.3483499421426594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132898413","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0028554376,0.0017704513,0.957991,0.0002930162,0.013557211,0.0071358387,0.000087311215,0.014397991,0.0019117674],"genre_scores_gemma":[0.4535932,0.0005812665,0.4236345,0.00018491517,0.003144202,0.0080653075,0.004084518,0.0012118842,0.10550023],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99254763,0.00078526343,0.001876349,0.0020528156,0.0014417953,0.0012961167],"domain_scores_gemma":[0.990971,0.0023772027,0.0024045554,0.002439629,0.0014580162,0.00034954768],"candidate_categories":["metaepi_narrow","scholarly_communication","research_integrity","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0023490011,0.0011917808,0.001651213,0.0010183278,0.00079512346,0.0017153454,0.0025633276,0.0022344557,0.000024341403],"category_scores_gemma":[0.00094595586,0.0013279386,0.000553987,0.0024545994,0.00008909851,0.00057331816,0.00021494125,0.001041718,0.0012988277],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004272382,0.00051386777,0.00039517868,0.015886867,0.0013836775,0.00013795301,0.12425496,0.008115071,0.00818312,0.5725125,0.25996557,0.008223993],"study_design_scores_gemma":[0.00047821773,0.00056533946,0.00091846247,0.006677269,0.00019002154,0.000017187494,0.0073638787,0.9609546,0.0037680087,0.01091017,0.006456417,0.0017004332],"about_ca_topic_score_codex":0.0007515408,"about_ca_topic_score_gemma":0.0000854365,"teacher_disagreement_score":0.9528395,"about_ca_system_score_codex":0.00056760444,"about_ca_system_score_gemma":0.0006140979,"threshold_uncertainty_score":0.99947876},"labels":[],"label_agreement":null},{"id":"W7132929637","doi":"","title":"Soft-core processor design","year":2004,"lang":"","type":"dissertation","venue":"TSpace","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; University of Toronto","keywords":"Field-programmable gate array; Microprocessor; Nios II; Component (thermodynamics); Verilog; Process (computing); Gate array; Circuit design","score_opus":0.06855448428756743,"score_gpt":0.3654526118174392,"score_spread":0.29689812752987177,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132929637","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017987984,0.003071148,0.9768049,0.00034316903,0.0018929389,0.0036154054,0.0000033512426,0.0018271633,0.010643127],"genre_scores_gemma":[0.45304364,0.00037162736,0.43443182,0.00044477,0.00088185066,0.0015946489,0.00013588504,0.00045929925,0.108636454],"study_design_codex":"qualitative","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9928381,0.0004234895,0.0013185099,0.0023292878,0.0017003347,0.0013902808],"domain_scores_gemma":[0.9940371,0.00036420018,0.001618013,0.0023420942,0.0011727508,0.0004658558],"candidate_categories":["metaepi_narrow","research_integrity","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0016754775,0.0014018432,0.0013331932,0.0006977458,0.0005713427,0.00090271357,0.0041568493,0.0014748166,0.00019020245],"category_scores_gemma":[0.00044774782,0.0014859878,0.00041216178,0.0018555316,0.00015200351,0.0009037107,0.00024582702,0.0013168588,0.0011147435],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00095861545,0.002055581,0.0001370115,0.014880075,0.00097215147,0.0016612546,0.57044625,0.0051279934,0.12800166,0.11136366,0.038811427,0.12558432],"study_design_scores_gemma":[0.0031089047,0.0042507467,0.00031878924,0.017599687,0.00060912536,0.0006555074,0.013695634,0.08035449,0.75642115,0.10571067,0.007767551,0.009507754],"about_ca_topic_score_codex":0.0005501358,"about_ca_topic_score_gemma":0.00007270432,"teacher_disagreement_score":0.62841946,"about_ca_system_score_codex":0.00080077193,"about_ca_system_score_gemma":0.0036950503,"threshold_uncertainty_score":0.99987316},"labels":[],"label_agreement":null},{"id":"W7132970447","doi":"","title":"A parallel programming model for a multi-FPGA multiprocessor machine","year":2006,"lang":"","type":"dissertation","venue":"TSpace","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto; Consejo Nacional de Ciencia y Tecnología; National Science Foundation","keywords":"Reconfigurability; Multiprocessing; Code (set theory); Programming paradigm; Field-programmable gate array; Parallel programming model; Data flow diagram","score_opus":0.07082303333266009,"score_gpt":0.3828847742931051,"score_spread":0.312061740960445,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132970447","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0011255573,0.0030714315,0.98406,0.00017996061,0.00062962994,0.008707772,0.000047399062,0.0016099892,0.00056828605],"genre_scores_gemma":[0.07586404,0.000055240573,0.837424,0.00009721137,0.00021828208,0.0057490566,0.0005464146,0.00027525148,0.07977052],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99251425,0.0002369008,0.0017373869,0.002627227,0.001116497,0.0017677242],"domain_scores_gemma":[0.99417305,0.00027281692,0.001933392,0.0018754898,0.0013598517,0.00038539266],"candidate_categories":["metaepi_narrow","research_integrity"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0013784406,0.001590545,0.0016207703,0.00067877414,0.00073907955,0.0009795063,0.0030016457,0.001327902,0.000008361559],"category_scores_gemma":[0.00032305348,0.0016763245,0.00079567987,0.0009448031,0.00012114633,0.00078498543,0.00025778712,0.0009706377,0.000038743674],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0023338604,0.008059603,0.00041780027,0.030252285,0.0012560687,0.00024326517,0.33011425,0.10894247,0.022956839,0.01895305,0.0171149,0.4593556],"study_design_scores_gemma":[0.0022057982,0.000367787,0.000021226488,0.0011177416,0.00015834151,0.000022995728,0.00084419484,0.98480296,0.0062081483,0.0007244771,0.0017731532,0.0017531635],"about_ca_topic_score_codex":0.001932807,"about_ca_topic_score_gemma":0.0020388195,"teacher_disagreement_score":0.8758605,"about_ca_system_score_codex":0.0003876971,"about_ca_system_score_gemma":0.00089044793,"threshold_uncertainty_score":0.9999686},"labels":[],"label_agreement":null},{"id":"W7133087510","doi":"","title":"Impact of FPGA Architectures on Area and Performance of CGRA Overlays","year":2020,"lang":"","type":"dissertation","venue":"TSpace","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Leverage (statistics); Architecture; Overlay; Performance improvement","score_opus":0.026987406284529943,"score_gpt":0.3345761978167221,"score_spread":0.30758879153219215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133087510","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9831195,0.00073154765,0.008631492,0.00004901978,0.00022308041,0.00092162035,0.000019995445,0.00013002052,0.0061737117],"genre_scores_gemma":[0.9949759,0.00023752793,0.0041048424,0.000022002087,0.00006156058,0.000030249637,0.000023421147,0.00005287475,0.0004915734],"study_design_codex":"qualitative","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9966395,0.0002516603,0.00089506654,0.0008989397,0.00086766004,0.00044717264],"domain_scores_gemma":[0.9964537,0.00034996597,0.0015178018,0.0011184139,0.00033023886,0.00022986098],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00040371862,0.00069990684,0.0012445959,0.00051791547,0.00009734509,0.00008074621,0.0011642076,0.0004141283,0.000048037135],"category_scores_gemma":[0.00017096882,0.0006169524,0.00040280452,0.0007666199,0.00017526918,0.00014005971,0.00017461229,0.00067822967,0.000007184448],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.01217714,0.0012953684,0.045222703,0.019350905,0.0020275258,0.00010822433,0.40157798,0.005220796,0.35237274,0.007409937,0.0043113595,0.14892533],"study_design_scores_gemma":[0.0012420219,0.04059034,0.1704549,0.008184292,0.00021677336,0.00007239418,0.0014321271,0.15136549,0.6235177,0.00085128675,0.00008759451,0.001985069],"about_ca_topic_score_codex":0.00054060854,"about_ca_topic_score_gemma":0.000024293313,"teacher_disagreement_score":0.40014583,"about_ca_system_score_codex":0.000106497435,"about_ca_system_score_gemma":0.0004544343,"threshold_uncertainty_score":0.9996282},"labels":[],"label_agreement":null},{"id":"W7133099859","doi":"","title":"Selective Control-flow Reduction for Hardware Synthesis","year":2021,"lang":"","type":"dissertation","venue":"TSpace","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Software; Control flow; Benchmark (surveying); High-level synthesis; Reduction (mathematics); Latency (audio); Flow control (data); Graph","score_opus":0.023604950114049134,"score_gpt":0.32778265708163146,"score_spread":0.30417770696758234,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133099859","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013058544,0.0026676937,0.9795294,0.0008642661,0.004398943,0.0043922816,0.00007261119,0.00087081396,0.0058981683],"genre_scores_gemma":[0.6492643,0.0004608409,0.265598,0.00015560338,0.0021558197,0.008283218,0.00042064895,0.0003802602,0.07328135],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9937518,0.0010026123,0.0010761807,0.0022505112,0.0009152029,0.001003691],"domain_scores_gemma":[0.9925246,0.0011700958,0.0013419171,0.0016758663,0.0030176693,0.00026980502],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014324534,0.0010015034,0.0015838009,0.00052471855,0.00069858955,0.0008218487,0.0014403629,0.0012049396,0.00012167961],"category_scores_gemma":[0.0016430602,0.0011627984,0.00080908637,0.0012207857,0.00008647978,0.0007114135,0.000088069646,0.0007590113,0.00006719426],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002140786,0.0012574756,0.00005138332,0.0089585995,0.0038323794,0.0001553969,0.17628735,0.0014896851,0.4028785,0.01915538,0.1518259,0.23196715],"study_design_scores_gemma":[0.0012279742,0.0008554705,0.00012629286,0.00425287,0.0007917816,0.00017936972,0.015823822,0.11240416,0.85274357,0.0022061574,0.006948943,0.0024396023],"about_ca_topic_score_codex":0.00035004487,"about_ca_topic_score_gemma":0.00009075967,"teacher_disagreement_score":0.7139314,"about_ca_system_score_codex":0.0007694663,"about_ca_system_score_gemma":0.0014468649,"threshold_uncertainty_score":0.9990822},"labels":[],"label_agreement":null},{"id":"W7139916976","doi":"10.23919/cnc-usnc-ursi64444.2025.11420016","title":"Site-Specific Codebooks for Reconfigurable Intelligent Surfaces","year":2025,"lang":"","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Noise (video); Feature (linguistics); Key (lock); Artificial neural network","score_opus":0.04727540588952095,"score_gpt":0.29553563360630397,"score_spread":0.24826022771678302,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7139916976","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0004443072,0.0044567497,0.7605263,0.0012959375,0.0024857926,0.0026019968,0.000019213283,0.0007555946,0.2274141],"genre_scores_gemma":[0.50960076,0.001137617,0.15773337,0.0012547872,0.0001727172,0.00057634263,0.000008612131,0.0000607298,0.32945505],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9951763,0.00033617206,0.0014974922,0.0015672909,0.0004107638,0.0010119872],"domain_scores_gemma":[0.9954604,0.0011605079,0.00034493077,0.002074138,0.0007552196,0.00020479974],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0022589737,0.00059814006,0.0008398422,0.00049721124,0.00047628334,0.0012620947,0.0023528065,0.0004362192,0.00043744477],"category_scores_gemma":[0.00011155624,0.0005847014,0.00040129857,0.00072826125,0.00018727689,0.00042585502,0.00030703412,0.0003505276,0.0003951108],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000065814085,0.00016273525,0.00008220239,0.0004424021,0.00010911397,0.000007680364,0.0013204815,0.00010315496,0.019284397,0.51533365,0.30686042,0.15622792],"study_design_scores_gemma":[0.00029614457,0.00029265066,0.000009541554,0.0005441955,0.000021584268,0.000006245089,0.00015206543,0.0764019,0.43822837,0.027407486,0.45610029,0.00053954363],"about_ca_topic_score_codex":0.00020484361,"about_ca_topic_score_gemma":0.00012202892,"teacher_disagreement_score":0.6027929,"about_ca_system_score_codex":0.00035951426,"about_ca_system_score_gemma":0.0004644063,"threshold_uncertainty_score":0.9997747},"labels":[],"label_agreement":null},{"id":"W7140497416","doi":"10.1109/fpl68686.2025.00016","title":"Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage","year":2025,"lang":"","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; University of Waterloo","funders":"Nanyang Technological University; National Science Foundation","keywords":"Adder; Field-programmable gate array; Lookup table; Chain (unit); Architecture; Table (database)","score_opus":0.01927909223246585,"score_gpt":0.287028047949523,"score_spread":0.26774895571705715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7140497416","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.001803989,0.003135006,0.90774,0.0058264104,0.0017492792,0.0026156025,0.000011731038,0.0007250503,0.07639295],"genre_scores_gemma":[0.8470299,0.00013753973,0.055209633,0.005299592,0.00028467225,0.0003898368,0.0000028260772,0.000048434984,0.09159754],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9950188,0.00041788007,0.0009684148,0.0017691824,0.00065142475,0.0011743107],"domain_scores_gemma":[0.99694186,0.0002943475,0.00019505962,0.0017671661,0.0002681599,0.0005333856],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0016126198,0.0006992999,0.0008496219,0.00078762666,0.00040827086,0.0010945624,0.0018486631,0.00037162588,0.00028742678],"category_scores_gemma":[0.00008530052,0.0006337674,0.00017030061,0.0017305692,0.00020784483,0.00045588883,0.0021060295,0.00066165027,0.00012780068],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000094220406,0.00031124806,0.00033936911,0.00089833455,0.00022783788,0.000096334974,0.010256778,0.00019768995,0.010685944,0.33403686,0.16502903,0.47782636],"study_design_scores_gemma":[0.0040815477,0.001433199,0.0002729607,0.0030079084,0.00013334463,0.0001678814,0.00043265178,0.04511855,0.39480874,0.038974337,0.5088119,0.0027569658],"about_ca_topic_score_codex":0.0007152895,"about_ca_topic_score_gemma":0.00023192844,"teacher_disagreement_score":0.85253036,"about_ca_system_score_codex":0.00020499098,"about_ca_system_score_gemma":0.0004903111,"threshold_uncertainty_score":0.9999424},"labels":[],"label_agreement":null},{"id":"W7140635141","doi":"10.1109/fpl68686.2025.00027","title":"FPGA-Based MPSoCs for High-Performance Sensor Fusion: Accelerating Covariance Intersection","year":2025,"lang":"","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Intersection (aeronautics); Covariance; Acceleration; Noise (video); Minification; Action (physics); Stability (learning theory)","score_opus":0.033814155745277304,"score_gpt":0.2833658398892932,"score_spread":0.2495516841440159,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7140635141","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.030241119,0.00013428564,0.9528968,0.0021672044,0.0048635495,0.0024629412,0.000010717396,0.0011527389,0.006070673],"genre_scores_gemma":[0.7094609,0.00001495886,0.28200594,0.0018354886,0.00028450254,0.00036674432,0.000007296703,0.00003042204,0.0059937127],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99564624,0.00033968917,0.0014102219,0.001219925,0.0005055771,0.00087835954],"domain_scores_gemma":[0.99620324,0.0006620423,0.0005622114,0.0015523628,0.000887767,0.00013235427],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0017860549,0.00061434135,0.00071378716,0.0005446904,0.0009413905,0.0009369718,0.0015840086,0.00047244134,0.000092693364],"category_scores_gemma":[0.00019667027,0.00062151055,0.00021897614,0.0016702518,0.0001358073,0.0012616636,0.00042429505,0.0004839853,0.000052364052],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00058712467,0.00065045233,0.00047566238,0.0048607416,0.00028490523,0.000027740793,0.001800638,0.0076211146,0.0887724,0.26389703,0.05240553,0.5786167],"study_design_scores_gemma":[0.0010048309,0.0005663114,0.00015687617,0.0011504622,0.000032143333,0.00001166621,0.00009158588,0.606497,0.38658765,0.0010575056,0.0023563926,0.00048758177],"about_ca_topic_score_codex":0.00017134748,"about_ca_topic_score_gemma":0.000022766935,"teacher_disagreement_score":0.67921984,"about_ca_system_score_codex":0.0005931922,"about_ca_system_score_gemma":0.0007325924,"threshold_uncertainty_score":0.9996236},"labels":[],"label_agreement":null},{"id":"W7165186361","doi":"10.34727/2023/isbn.978-3-85448-060-0_13</div","title":"Btor2MLIR: A Format for Hardware Verification","year":2023,"lang":"en","type":"article","venue":"Open MIND","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Toolchain; Executable; Intelligent verification; Reuse; Compiler; High-level verification; Functional verification; Formal verification; Verilog","score_opus":0.11083270559313813,"score_gpt":0.36187328192040835,"score_spread":0.2510405763272702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7165186361","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.005091634,0.000028622417,0.97391075,0.0008089566,0.00033593175,0.001849321,0.000020974518,0.00011537263,0.017838461],"genre_scores_gemma":[0.31919995,0.000011758695,0.66916895,0.00011918856,0.00010730843,0.00091849855,0.000056870816,0.000024835666,0.010392628],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991898,0.000034450703,0.00018580811,0.00027546877,0.00012804031,0.00018641468],"domain_scores_gemma":[0.99913436,0.000066784705,0.00007921613,0.00060000666,0.00007492073,0.000044727112],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00068218674,0.00007535736,0.000113953865,0.00008264392,0.000099492565,0.00040420424,0.0015224348,0.000050834697,0.00003178267],"category_scores_gemma":[0.000047184963,0.000071247916,0.000040180785,0.0003518584,0.000009708118,0.0008456189,0.00030993143,0.000037576145,0.0011625896],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001547348,0.000038563998,0.00009117942,0.00005046037,0.000022667724,0.0000102292315,0.004535198,0.00001231213,0.014544943,0.013977581,0.18321908,0.7834823],"study_design_scores_gemma":[0.00032119657,0.0001233768,0.0001734623,0.000066872184,0.0000047928515,0.000011340561,0.00013503317,0.0495788,0.092378356,0.003906716,0.85305524,0.0002448373],"about_ca_topic_score_codex":0.00000917973,"about_ca_topic_score_gemma":0.000006063968,"teacher_disagreement_score":0.78323746,"about_ca_system_score_codex":0.000037402475,"about_ca_system_score_gemma":0.000056736542,"threshold_uncertainty_score":0.99961513},"labels":[],"label_agreement":null},{"id":"W745487981","doi":"10.1109/mnrc15848.2009.5338944","title":"Generic array-based MPSoC architecture","year":2009,"lang":"en","type":"article","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"MPSoC; Field-programmable gate array; Computer science; Embedded system; Implementation; Computer architecture; Virtex; Task (project management); Rapid prototyping; Architecture; System on a chip; Engineering","score_opus":0.01614301141068229,"score_gpt":0.24393708592152896,"score_spread":0.22779407451084668,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W745487981","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006410246,0.00006604045,0.9593653,0.002348706,0.000086181106,0.00016455115,2.868943e-7,0.0014637102,0.0358642],"genre_scores_gemma":[0.48736298,6.936829e-7,0.5088746,0.0032119958,0.000055241282,0.000008463881,5.8221605e-7,0.0000047287804,0.0004807328],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989114,0.0000799566,0.00017762782,0.00032730913,0.00024881554,0.00025489388],"domain_scores_gemma":[0.9989938,0.000038467424,0.000055004457,0.0007821679,0.00004373526,0.00008683744],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021274379,0.00013528639,0.00014119584,0.00012868406,0.000056390127,0.0001115431,0.0009553973,0.00007130573,0.000021630143],"category_scores_gemma":[0.000014295145,0.00010800454,0.00007311096,0.00039014776,0.000016303855,0.00013846597,0.00002524411,0.00011868435,0.000068294794],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008229688,0.0001920589,0.00016571033,0.000026570915,0.000015315856,0.000076384946,0.00067371345,0.0007044629,0.4066412,0.21716343,0.05094078,0.32339218],"study_design_scores_gemma":[0.00043041434,0.0006711928,0.0010249501,0.00005283191,0.0000054595735,0.00008149144,0.0000092416485,0.024568211,0.83985865,0.093268074,0.039241068,0.0007884396],"about_ca_topic_score_codex":0.000009623966,"about_ca_topic_score_gemma":0.000002758574,"teacher_disagreement_score":0.48672196,"about_ca_system_score_codex":0.000033645487,"about_ca_system_score_gemma":0.000060478826,"threshold_uncertainty_score":0.44042972},"labels":[],"label_agreement":null},{"id":"W769266400","doi":"10.1017/cbo9780511841453.017","title":"Source coding I: speech and audio coding","year":2010,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Sub-band coding; Tunstall coding; Computer science; Context-adaptive binary arithmetic coding; Speech coding; Shannon–Fano coding; Lossless compression; Lossy compression; Data compression; Variable-length code; Bitstream; Context-adaptive variable-length coding; Quantization (signal processing); Huffman coding; Speech recognition; Entropy encoding; Data compression ratio; Arithmetic coding; Rate–distortion theory; Algorithm; Image compression; Decoding methods; Artificial intelligence; Image processing","score_opus":0.02429434930253379,"score_gpt":0.2062567783690819,"score_spread":0.1819624290665481,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W769266400","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000040851406,0.00007965415,0.2708516,0.000015213016,0.000249115,0.0003995525,0.000020186593,0.0007130323,0.7276308],"genre_scores_gemma":[0.0023505054,0.0000836303,0.02029859,0.000069721165,0.00015307679,9.84623e-7,0.0000053097433,0.000054762764,0.9769834],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9979906,0.00006616995,0.00026372587,0.0008945073,0.00039689502,0.00038810362],"domain_scores_gemma":[0.9978701,0.0001636157,0.0003724067,0.0011639256,0.00018037675,0.0002496117],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00034401906,0.0004733457,0.00054496416,0.000347944,0.00035524226,0.00024539442,0.001578897,0.00068777136,0.0000016819613],"category_scores_gemma":[0.00001765383,0.00057708856,0.00016373987,0.000015414113,0.0002780982,0.00028570578,0.0014850335,0.0010298891,0.0000126829045],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000806017,0.0000032605428,0.0000025433533,0.000107405525,0.00005506506,0.00030065022,0.0001326089,1.2193681e-7,0.0027593628,0.9831867,0.008133467,0.00531073],"study_design_scores_gemma":[0.00033077731,0.000059666338,0.0000040364944,0.00045654867,0.000076744,0.0002711652,0.000014530499,0.00086742814,0.014610173,0.00013686581,0.98235756,0.0008145204],"about_ca_topic_score_codex":0.000112659174,"about_ca_topic_score_gemma":0.0000036827414,"teacher_disagreement_score":0.98304987,"about_ca_system_score_codex":0.00017873608,"about_ca_system_score_gemma":0.0001050182,"threshold_uncertainty_score":0.99966806},"labels":[],"label_agreement":null},{"id":"W773713101","doi":"10.1139/tcsme-2013-0032","title":"FPGA-BASED MOTION CONTROLLER FOR WAFER-HANDLING ROBOT","year":2013,"lang":"en","type":"article","venue":"Transactions of the Canadian Society for Mechanical Engineering","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Field-programmable gate array; VHDL; Motion controller; Controller (irrigation); Computer science; Motion control; Computer hardware; Embedded system; Nios II; Trajectory; Motor controller; Robot; Control theory (sociology); Artificial intelligence; Control (management)","score_opus":0.014633488356762292,"score_gpt":0.20865003768465126,"score_spread":0.19401654932788898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W773713101","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00015478948,0.000031359694,0.9965321,0.0013896843,0.00032518312,0.0013662671,0.000024060886,0.00016744471,0.000009136908],"genre_scores_gemma":[0.72723395,6.429597e-7,0.2719695,0.00016772722,0.000029327693,0.0005129736,0.0000012998664,0.000019096584,0.00006545545],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99902266,0.0000132675605,0.00027239605,0.0002109342,0.00013934246,0.00034138656],"domain_scores_gemma":[0.9990338,0.00021073416,0.00006243896,0.00035441483,0.00016736447,0.00017121437],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035835034,0.00013464976,0.00020666077,0.000060366936,0.0002369489,0.000066156084,0.00060001155,0.00016192687,0.000007855579],"category_scores_gemma":[0.0000454604,0.00011800272,0.0006656306,0.00022425901,0.000016143376,0.00020897262,0.0000054909588,0.0001444217,0.0000012827925],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012815163,0.00009456751,0.0000020740094,0.0007504605,0.00051104865,2.3497549e-7,0.00068432966,0.60598934,0.25083798,0.10011391,0.0029670903,0.038036138],"study_design_scores_gemma":[0.00043194467,0.000048083817,0.0000042869965,0.000045808196,0.000025834825,0.0000012098247,0.000012431238,0.9059322,0.09114135,0.0016894273,0.00054086716,0.00012654788],"about_ca_topic_score_codex":0.0047778254,"about_ca_topic_score_gemma":0.001571633,"teacher_disagreement_score":0.7270792,"about_ca_system_score_codex":0.000315969,"about_ca_system_score_gemma":0.00016946087,"threshold_uncertainty_score":0.72226745},"labels":[],"label_agreement":null},{"id":"W813346192","doi":"","title":"Application du concept des transactions pour la modelisation et la simulation multicoeur des systemes sur puce","year":2012,"lang":"fr","type":"dissertation","venue":"","topic":"Embedded Systems Design Techniques","field":"Computer Science","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; SystemC; Transaction-level modeling; Concurrency; Transactional memory; Scheduling (production processes); Synchronization (alternating current); Distributed computing; Parallel computing; Computer architecture; Embedded system; Database transaction; Programming language","score_opus":0.04743241768034965,"score_gpt":0.3234286647544927,"score_spread":0.27599624707414305,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W813346192","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022325398,0.0010772065,0.9654117,0.00010244966,0.00044275747,0.002011779,0.00003231384,0.001167383,0.007429014],"genre_scores_gemma":[0.8983216,0.00013098594,0.09420776,0.000041931547,0.00018190964,0.00072402455,0.0002793143,0.00010956585,0.0060028466],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99383694,0.0025647322,0.0012866923,0.0009706129,0.00074223743,0.00059878],"domain_scores_gemma":[0.9939399,0.0023559395,0.00085026317,0.0008671268,0.0017331319,0.0002536752],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0022716357,0.00074149587,0.00067310984,0.00041194627,0.000593031,0.00075772265,0.0008265001,0.0010306853,0.00006926263],"category_scores_gemma":[0.00023830753,0.00078250817,0.00031077658,0.0006656902,0.000257114,0.0039483937,0.000034298155,0.0005294729,0.00015159526],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000057734782,0.0009161985,0.0019153692,0.0026929702,0.00024831912,0.0000073256538,0.08421035,0.46252146,0.033416443,0.1911621,0.00012276339,0.22272895],"study_design_scores_gemma":[0.00047762162,0.000053445554,0.005346552,0.0009020538,0.0001906303,0.000057578636,0.0015581854,0.9720553,0.0138890315,0.003827335,0.000867919,0.0007743545],"about_ca_topic_score_codex":0.0047619212,"about_ca_topic_score_gemma":0.0014493099,"teacher_disagreement_score":0.87599623,"about_ca_system_score_codex":0.0004831573,"about_ca_system_score_gemma":0.00040291966,"threshold_uncertainty_score":0.9994626},"labels":[],"label_agreement":null}]}