{"meta":{"query_hash":"80900575991c","filters":{"topic":"Low-power high-performance VLSI design"},"cohort_total":955,"direct_labels_cover":2,"predictions_cover":955,"exported":955,"export_cap":100000,"truncated":false,"label_status":"direct model label, unvalidated","prediction_status":"machine_predicted_unvalidated (Codex and Gemma teacher distillation)","score_status":"score_only:v0-immature-baseline","snapshot":{"source":"OpenAlex, pinned release, all 482 partitions","release":"2026-06-24","frame_built":"2026-07-12"},"permalink":"https://metacan.xera.ac/q/80900575991c","api":"https://metacan.xera.ac/api/v1/cohort?topic=Low-power+high-performance+VLSI+design"},"results":[{"id":"W134601958","doi":"10.1109/mnrc15848.2009.5338966","title":"Design of a novel high-performance reduced clock-swing pre-discharge flip-flop","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Swing; Flip-flop; FLOPS; CMOS; Reduction (mathematics); Computer science; Electronic engineering; Dissipation; Power (physics); Transistor; Clock network; Electronic circuit; Electrical engineering; Clock signal; Parallel computing; Engineering; Clock skew; Voltage; Mathematics; Physics","score_opus":0.01481259452330757,"score_gpt":0.2120538710769375,"score_spread":0.1972412765536299,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W134601958","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7857068,0.00019023987,0.20854846,0.00006465134,0.00057524745,0.0005243476,0.0000056188255,0.00085138425,0.0035332455],"genre_scores_gemma":[0.95521075,0.00013184472,0.043678537,0.00009129804,0.00017009182,0.000031985397,0.000008713817,0.00007283289,0.00060397317],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9978711,0.000023480754,0.00065013126,0.00034939882,0.00041261085,0.0006932786],"domain_scores_gemma":[0.99898195,0.00006514662,0.00008688139,0.0006278587,0.00009136852,0.00014677856],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003903752,0.0004073969,0.00047092274,0.00028297462,0.00009718833,0.00004267841,0.00047495615,0.00019054353,0.00017103029],"category_scores_gemma":[0.000024373834,0.0003751871,0.00007335673,0.0006351269,0.000043410295,0.0007566904,0.000035282806,0.00030640484,0.00011626917],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006744368,0.00014530227,0.00010835554,0.000105376756,0.00006819796,0.0000030953834,0.00063257816,0.3147462,0.67356664,0.0008628667,0.002111479,0.0075824633],"study_design_scores_gemma":[0.0012036172,0.0002943844,0.005146727,0.00013411418,0.00003057244,0.000016668333,0.000020913776,0.44433957,0.5479357,0.000027523356,0.00032419458,0.0005259455],"about_ca_topic_score_codex":0.000013833506,"about_ca_topic_score_gemma":7.047323e-7,"teacher_disagreement_score":0.16950393,"about_ca_system_score_codex":0.00011806821,"about_ca_system_score_gemma":0.000060262468,"threshold_uncertainty_score":0.99987},"labels":[],"label_agreement":null},{"id":"W135242899","doi":"10.1007/978-1-4615-0391-0_7","title":"MTCMOS Current-Steering Circuits","year":2003,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Pull-up resistor; Inverter; Resistor; Logic gate; Pass transistor logic; Transistor; Electrical engineering; Emitter-coupled logic; Electronic engineering; Logic family; Electronic circuit; Logic level; Computer science; Biasing; Voltage; Engineering; Logic synthesis","score_opus":0.01758354582550805,"score_gpt":0.1964154527781013,"score_spread":0.17883190695259324,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W135242899","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000060772472,0.0049840915,0.006490248,0.000008670098,0.0038177425,0.0003700538,0.000021593392,0.0012748329,0.98297197],"genre_scores_gemma":[0.020856502,0.004314441,0.0007297423,0.00016649812,0.0010645814,0.00006262617,0.000091681184,0.0008899187,0.971824],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9982476,0.0000048688803,0.0004615086,0.00039451593,0.00037606643,0.00051544554],"domain_scores_gemma":[0.9990618,0.000023134957,0.00005777863,0.0006310085,0.000053740325,0.00017253369],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00010834483,0.00065337884,0.0005067596,0.00029148426,0.00005587308,0.00006722849,0.00033861425,0.00040654556,0.0025423677],"category_scores_gemma":[0.0000057082393,0.0006768185,0.00017657413,0.000054660624,0.000039169034,0.000214059,0.000041688207,0.0007629468,0.0035282923],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004586335,0.000037657646,0.000058038244,0.0025705318,0.0007724653,0.00014507293,0.00039872076,0.0079347165,0.0011715833,0.19741958,0.32192755,0.46755952],"study_design_scores_gemma":[0.00024926313,0.000019934181,0.000008038958,0.00030505852,0.000058362675,0.00002302912,0.000002072836,0.0019179295,0.000604064,0.0006666503,0.9951685,0.0009770942],"about_ca_topic_score_codex":0.0000011065347,"about_ca_topic_score_gemma":0.000003254594,"teacher_disagreement_score":0.67324096,"about_ca_system_score_codex":0.00023412012,"about_ca_system_score_gemma":0.000032398028,"threshold_uncertainty_score":0.9995683},"labels":[],"label_agreement":null},{"id":"W1481609618","doi":"10.1109/iscas.2004.1329423","title":"Modeling and designing energy-delay optimized wide domino circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"University of Waterloo","keywords":"Domino; Domino logic; Spice; Computer science; Propagation delay; Energy (signal processing); Delay calculation; Logic gate; CMOS; Electronic engineering; Electronic circuit; Encoder; Range (aeronautics); Logic synthesis; Logic family; Electrical engineering; Engineering; Algorithm; Mathematics","score_opus":0.010485985445772675,"score_gpt":0.18656307050081436,"score_spread":0.1760770850550417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1481609618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1734877,0.0005027981,0.81751704,0.000027549138,0.00020228454,0.00009601117,7.5999543e-7,0.0006306918,0.007535147],"genre_scores_gemma":[0.9448433,0.0002296988,0.054498084,0.00012301483,0.000065934095,0.000025708425,0.0000032489613,0.00006676887,0.00014425127],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988785,0.00001281048,0.00028246373,0.00024344165,0.0001721517,0.00041068066],"domain_scores_gemma":[0.9995317,0.00004852957,0.000015820751,0.00023012861,0.000033238033,0.0001405865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001704325,0.0002426425,0.00024910964,0.00015226331,0.000094468734,0.00007775474,0.00014436318,0.00011517007,0.000045559213],"category_scores_gemma":[0.0000151869,0.00023008574,0.000045565535,0.00017662045,0.000024554503,0.00044380574,0.000032285618,0.00014351396,0.000037028552],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000056154117,0.0000074292875,0.00002163346,0.000019546018,0.000034726938,0.000014951796,0.00024692767,0.986517,0.010159459,0.0010577078,0.00009023966,0.0018247624],"study_design_scores_gemma":[0.0018578239,0.000026817466,0.000009731281,0.000057838814,0.000024848454,0.000031067604,0.000051455278,0.9591225,0.037568953,0.0007488298,0.00011520979,0.00038494842],"about_ca_topic_score_codex":0.000064559594,"about_ca_topic_score_gemma":0.000008279561,"teacher_disagreement_score":0.77135557,"about_ca_system_score_codex":0.000107207525,"about_ca_system_score_gemma":0.00002968033,"threshold_uncertainty_score":0.9382624},"labels":[],"label_agreement":null},{"id":"W1481987700","doi":"10.1109/cicc.1999.777267","title":"Circuit design, transistor sizing and wire layout of FPGA interconnect","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Interconnection; Routing (electronic design automation); Transistor; Sizing; Electrical engineering; Computer science; Circuit design; Electronic engineering; Engineering; Embedded system; Voltage; Telecommunications","score_opus":0.019156538477335113,"score_gpt":0.18335293141789588,"score_spread":0.16419639294056076,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1481987700","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53820395,0.0019665235,0.429703,0.000016235286,0.00044452355,0.00032531316,0.000003754983,0.0005066803,0.02883],"genre_scores_gemma":[0.9953856,0.00007097467,0.004234524,0.000032361077,0.000017114246,0.000009772451,6.7564224e-7,0.000038624054,0.00021037998],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992543,0.000031682463,0.00023280719,0.00014894115,0.00010544646,0.00022682555],"domain_scores_gemma":[0.99961615,0.00008447323,0.000018769773,0.00018659288,0.000024654297,0.00006935647],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002195221,0.00015868284,0.00021950748,0.00010594876,0.000030542564,0.00001724982,0.000093581555,0.00007577794,0.00019830611],"category_scores_gemma":[0.000025541336,0.00014833851,0.000041388255,0.00015118594,0.000039692528,0.00020694375,0.0000052802966,0.000104376544,0.000023827008],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007417972,0.00015933045,0.0044384194,0.0019990169,0.00075261126,0.000070242546,0.019938681,0.07234349,0.786322,0.015554268,0.006997888,0.09134988],"study_design_scores_gemma":[0.0017383929,0.00029717284,0.0011758453,0.00020727179,0.00009655769,0.000069344474,0.000747514,0.034594983,0.9498217,0.00062799756,0.009680432,0.00094279245],"about_ca_topic_score_codex":0.000009356547,"about_ca_topic_score_gemma":0.0000086114,"teacher_disagreement_score":0.4571816,"about_ca_system_score_codex":0.0000583757,"about_ca_system_score_gemma":0.000021724949,"threshold_uncertainty_score":0.6049069},"labels":[],"label_agreement":null},{"id":"W1483072402","doi":"10.1007/978-3-642-03138-0_12","title":"Towards Automated FSMD Partitioning for Low Power Using Simulated Annealing","year":2009,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Datapath; Computer science; Partition (number theory); Simulated annealing; Dynamic demand; Power (physics); Parallel computing; Finite-state machine; Algorithm; Real-time computing; Mathematics","score_opus":0.015287908509994326,"score_gpt":0.24730588725694003,"score_spread":0.2320179787469457,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1483072402","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009825558,0.0004029661,0.9850672,0.000036118487,0.001938954,0.00057948456,0.000016212236,0.0014335484,0.0006999534],"genre_scores_gemma":[0.8497319,0.000023462726,0.14931002,0.0003357464,0.0004114176,0.0000035379544,0.000025866939,0.000119077435,0.000038972823],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99744636,0.0000108712675,0.00055746007,0.00065393967,0.00052248494,0.0008088599],"domain_scores_gemma":[0.99879724,0.00016581897,0.00012790786,0.00055414625,0.00021653797,0.00013835591],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00048034606,0.0005656744,0.0005420375,0.00070112385,0.00024876496,0.00031253393,0.0007051531,0.00042905565,0.00003099153],"category_scores_gemma":[0.000050305403,0.0005722502,0.00012710359,0.0004942384,0.00021828736,0.0004643313,0.00010510184,0.0005376259,0.000017618626],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000060284597,0.000006085703,0.000009401012,0.00006805369,0.000016027643,0.000018751913,0.000317081,0.9596936,0.0014548724,0.00007177958,0.000016315938,0.038321976],"study_design_scores_gemma":[0.00032818667,0.0000963391,0.000040853836,0.0009029809,0.000017961918,0.000022152208,1.9615176e-7,0.9849151,0.0096369805,0.0029457607,0.00042142166,0.00067206926],"about_ca_topic_score_codex":0.000007249546,"about_ca_topic_score_gemma":0.0000053251792,"teacher_disagreement_score":0.83990633,"about_ca_system_score_codex":0.0005327494,"about_ca_system_score_gemma":0.00021751646,"threshold_uncertainty_score":0.9996729},"labels":[],"label_agreement":null},{"id":"W1485704456","doi":"10.1109/fpt.2002.1188730","title":"Sensitivity of FPGA power evaluation","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Sensitivity (control systems); Dissipation; Field-programmable gate array; Routing (electronic design automation); Computer science; Power (physics); Electronic engineering; Reliability engineering; Embedded system; Engineering; Physics","score_opus":0.012850627660189838,"score_gpt":0.22316907188333795,"score_spread":0.2103184442231481,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1485704456","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8239538,0.00008620929,0.031097334,0.000009493154,0.00041483308,0.00017293643,0.0000015281602,0.0001719588,0.1440919],"genre_scores_gemma":[0.9981938,0.000006293518,0.0016004654,0.000016671758,0.00000980134,0.0000049884316,0.0000015421964,0.0000149937105,0.00015147166],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99938005,0.0000617244,0.00013030053,0.00007934079,0.00021719243,0.0001313782],"domain_scores_gemma":[0.9996572,0.00004347484,0.00001425842,0.00018219024,0.00007341594,0.000029461535],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008112006,0.00007942553,0.00009959414,0.00005963337,0.000014044762,0.000006125797,0.000027382686,0.000046320314,0.0007326483],"category_scores_gemma":[0.00006116986,0.0000732556,0.00002766359,0.00014654559,0.000014450509,0.00014178811,0.00000415859,0.000055122688,0.00013478633],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018433928,0.00018673588,0.010434497,0.0001952034,0.0002309568,0.000014975515,0.0018336163,0.30084667,0.6152313,0.01424484,0.027215157,0.02954762],"study_design_scores_gemma":[0.00057763245,0.000042699652,0.0145851625,0.000017168057,0.000030290928,0.000012487837,0.00007931125,0.16466995,0.8153304,0.00029841298,0.004089292,0.00026718297],"about_ca_topic_score_codex":0.0000067565356,"about_ca_topic_score_gemma":0.000008295789,"teacher_disagreement_score":0.20009913,"about_ca_system_score_codex":0.00004752966,"about_ca_system_score_gemma":0.00002042125,"threshold_uncertainty_score":0.80219847},"labels":[],"label_agreement":null},{"id":"W1488268497","doi":"10.1109/iscas.1994.409196","title":"Area-time analysis of carry lookahead adders using enhanced multiple output domino logic","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Domino; Adder; Domino logic; Carry (investment); Computer science; Domino effect; Logic gate; CMOS; Fan-in; Arithmetic; Logic synthesis; Algorithm; Electronic engineering; Mathematics; Logic family; Engineering","score_opus":0.030491843277943336,"score_gpt":0.20697770426356832,"score_spread":0.176485860985625,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1488268497","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9193287,0.0003482563,0.06538782,0.000013941693,0.00020236742,0.00021031772,0.000019506708,0.00040516086,0.0140839415],"genre_scores_gemma":[0.9919035,0.000046564935,0.0067750346,0.000044705128,0.000038561102,0.00000880035,0.000013239844,0.0000413548,0.0011282578],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998558,0.00002426694,0.0004504955,0.00027315048,0.00026531052,0.00042880088],"domain_scores_gemma":[0.99916166,0.000110485,0.00006946595,0.00048254358,0.00007002241,0.00010584322],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00012103929,0.0002699912,0.0005725327,0.00059763575,0.000051364368,0.000024223802,0.000228487,0.00013960672,0.0026412464],"category_scores_gemma":[0.0000320941,0.00024808943,0.00023788399,0.0011659847,0.00006250533,0.00024885527,0.000032356234,0.00013454573,0.00024176702],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010755969,0.000057213387,0.0015644638,0.000050167906,0.0011722778,0.000007009682,0.00080166815,0.77299076,0.21907575,0.000011467927,0.002117043,0.0021413907],"study_design_scores_gemma":[0.00046780572,0.000027681748,0.00078106317,0.000017480812,0.00046276287,0.000001310832,0.00008078584,0.913633,0.08410355,0.0000048526367,0.00012331633,0.00029642336],"about_ca_topic_score_codex":0.00007373859,"about_ca_topic_score_gemma":0.000039033064,"teacher_disagreement_score":0.14064218,"about_ca_system_score_codex":0.00011495504,"about_ca_system_score_gemma":0.000008230214,"threshold_uncertainty_score":0.99999714},"labels":[],"label_agreement":null},{"id":"W1490763633","doi":"10.1109/iccad.2004.1382651","title":"A novel clock distribution and dynamic de-skewing methodology","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Clock skew; Digital clock manager; Timing failure; Clock domain crossing; Clock gating; Clock network; Skew; CPU multiplier; Synchronous circuit; Computer science; Clock drift; Clock signal; Static timing analysis; Real-time computing; Jitter; Embedded system; Telecommunications","score_opus":0.021795209592170513,"score_gpt":0.2527870349214006,"score_spread":0.23099182532923007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1490763633","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29282773,0.00028221295,0.7053854,0.00011320925,0.00010525321,0.000059813043,0.0000067887845,0.0002846137,0.0009350088],"genre_scores_gemma":[0.89071584,0.00009584352,0.10887488,0.000058319783,0.00005707119,0.000008611578,0.000013357098,0.000018297624,0.0001577716],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99939746,0.000018552091,0.00013693355,0.000120560464,0.000057915473,0.00026857888],"domain_scores_gemma":[0.99971366,0.00008205562,0.0000113016895,0.00012019113,0.000013076603,0.00005971973],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027968065,0.00010851638,0.0001240684,0.000044742043,0.000041845775,0.000019634645,0.00006836051,0.000089165704,0.000047681508],"category_scores_gemma":[0.000028908013,0.00010346,0.00002140895,0.00010556794,0.000023058477,0.00017051208,0.000022318009,0.000121246434,0.00004247687],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030731037,0.000073509334,0.0019723037,0.00018368136,0.00015463351,0.00000799724,0.0012613175,0.11780111,0.59516716,0.0100218095,0.004357447,0.26896828],"study_design_scores_gemma":[0.0005047353,0.000028986144,0.009724936,0.000013041888,0.000021819513,0.00008955072,0.000041418265,0.9519497,0.021448487,0.00012848787,0.01579804,0.00025075494],"about_ca_topic_score_codex":0.000014506184,"about_ca_topic_score_gemma":0.000029733614,"teacher_disagreement_score":0.83414865,"about_ca_system_score_codex":0.00013205237,"about_ca_system_score_gemma":0.000010019133,"threshold_uncertainty_score":0.42189765},"labels":[],"label_agreement":null},{"id":"W1494451878","doi":"10.1109/async.1998.666502","title":"Verification of speed-dependences in single-rail handshake circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":35,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Handshake; Computer science; Asynchronous communication; Electronic circuit; Adiabatic circuit; Electronic engineering; Context (archaeology); Logic gate; Algorithm; Electrical engineering; Logic synthesis; Engineering; Computer network","score_opus":0.03135148258935573,"score_gpt":0.1880574344891395,"score_spread":0.15670595189978376,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1494451878","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.909184,0.00057649595,0.0020202643,0.000049551545,0.00035053203,0.00015672065,0.0000027708627,0.00025630638,0.08740335],"genre_scores_gemma":[0.99887943,0.000102898055,0.00032034976,0.0000145032045,0.000034613222,0.00000439023,0.0000020609045,0.000017852102,0.0006238849],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99925536,0.000009899351,0.0002481123,0.00012617429,0.00017458192,0.00018584417],"domain_scores_gemma":[0.999675,0.000028153805,0.000026765403,0.0002017151,0.00002435092,0.000044025735],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00010520903,0.000103448765,0.00013858775,0.00015302293,0.00001410928,0.00001787686,0.00015191303,0.000070803326,0.0010021995],"category_scores_gemma":[0.000021200536,0.00010029316,0.000024781239,0.00031793944,0.000026178579,0.00027341174,0.000007998608,0.00008629801,0.0002507129],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008819344,0.00041057973,0.022853771,0.0004287344,0.00007455796,0.000024823074,0.005280106,0.049325623,0.78733987,0.0015607493,0.010209378,0.122483015],"study_design_scores_gemma":[0.0012674778,0.0001743021,0.024402138,0.00015755554,0.000017749911,0.0000147079745,0.00031506235,0.2887201,0.6797527,0.00015971404,0.0043835808,0.00063487235],"about_ca_topic_score_codex":0.000017897146,"about_ca_topic_score_gemma":0.000042877866,"teacher_disagreement_score":0.23939449,"about_ca_system_score_codex":0.00004944371,"about_ca_system_score_gemma":0.0000048982156,"threshold_uncertainty_score":0.999911},"labels":[],"label_agreement":null},{"id":"W1494760335","doi":"10.1109/iscas.2006.1693142","title":"Sparse macromodels for parametric networks","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Parametric statistics; Interconnection; Reduction (mathematics); Computer science; Model order reduction; Design space exploration; Electronic engineering; Mathematical optimization; Algorithm; Engineering; Embedded system; Mathematics; Telecommunications","score_opus":0.00768935488467636,"score_gpt":0.18253632893902938,"score_spread":0.174846974054353,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1494760335","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12349457,0.00037452352,0.85580015,0.00001989339,0.000587508,0.0003510067,0.0000065340664,0.0007807394,0.018585052],"genre_scores_gemma":[0.9826097,0.00003333642,0.014897657,0.0000355448,0.0002689989,0.000070652626,0.000021644093,0.000052512896,0.0020099678],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991507,0.000004699683,0.00020521638,0.00014680826,0.00009836177,0.00039419785],"domain_scores_gemma":[0.9996144,0.00007306823,0.000015157248,0.00022171864,0.000026678388,0.000048934282],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011005648,0.00015240815,0.00015334794,0.0001416062,0.000043009302,0.000044238997,0.00013835554,0.00009744416,0.000097649914],"category_scores_gemma":[0.0000048703237,0.00013980347,0.0000636092,0.00041107612,0.000014891644,0.0001714228,0.000012078928,0.00008914935,0.00014478317],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000045357974,0.00001621289,0.0003155078,0.000022042654,0.000014094849,0.0000020671275,0.000005269616,0.9368951,0.00027342545,0.0018749039,0.05779819,0.0027786782],"study_design_scores_gemma":[0.00036559085,0.000026415802,0.00039679467,0.0000056872095,0.000012529929,0.0000036034285,0.0000026174898,0.9826344,0.003462641,0.00049059605,0.012377792,0.00022128859],"about_ca_topic_score_codex":0.000023869921,"about_ca_topic_score_gemma":0.000013265529,"teacher_disagreement_score":0.8591151,"about_ca_system_score_codex":0.000053177882,"about_ca_system_score_gemma":0.000006394951,"threshold_uncertainty_score":0.570102},"labels":[],"label_agreement":null},{"id":"W1494922721","doi":"10.1109/iscas.1989.100765","title":"Consistent initial conditions of linear switched networks","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Switched capacitor; Discontinuity (linguistics); Admittance; RLC circuit; Electrical impedance; Computer science; Network analysis; Topology (electrical circuits); Laplace transform; Transformation (genetics); Linear circuit; Control theory (sociology); Capacitor; Mathematics; Voltage; Equivalent circuit; Mathematical analysis; Engineering; Electrical engineering","score_opus":0.01358374750510987,"score_gpt":0.23295043026601192,"score_spread":0.21936668276090204,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1494922721","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58301336,0.00039062937,0.21615653,0.000041857093,0.0018369972,0.0004564848,0.000021569156,0.0008306167,0.19725193],"genre_scores_gemma":[0.9969468,0.000031305633,0.0026611704,0.0000628429,0.00005681356,0.000014406235,0.00001211554,0.000024625953,0.0001899268],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993392,0.000017266068,0.00024744836,0.00009038377,0.00010087586,0.0002048092],"domain_scores_gemma":[0.9996117,0.0000572346,0.0000222416,0.00019564455,0.000048472706,0.00006470541],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009793699,0.00011378556,0.00016405254,0.000067658664,0.000037472942,0.00000821224,0.000071513845,0.00008085412,0.0008031986],"category_scores_gemma":[0.000019170378,0.00010724161,0.00005362962,0.00018141248,0.00004702777,0.000096047974,0.000007603923,0.00012006082,0.00009279862],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018380882,0.00017669048,0.0029156061,0.0001610963,0.0003694324,0.00003224889,0.00052230596,0.899559,0.020768218,0.045061614,0.029629948,0.000785457],"study_design_scores_gemma":[0.0030070695,0.00023916602,0.0031127958,0.00010391345,0.0001397952,0.00007146689,0.00040911682,0.6662061,0.30138084,0.0006152713,0.023674099,0.0010403129],"about_ca_topic_score_codex":0.0000045214874,"about_ca_topic_score_gemma":0.000005497937,"teacher_disagreement_score":0.41393343,"about_ca_system_score_codex":0.000025881793,"about_ca_system_score_gemma":0.000022687767,"threshold_uncertainty_score":0.87944615},"labels":[],"label_agreement":null},{"id":"W1496057122","doi":"10.1109/nanoarch.2015.7180603","title":"Transmission gate-based approximate adders for inexact computing","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":96,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Adder; Transmission gate; Reduction (mathematics); Computer science; Dissipation; CMOS; Electronic engineering; Logic gate; Power (physics); Low-power electronics; Transmission (telecommunications); Very-large-scale integration; Algorithm; Mathematics; Power consumption; Transistor; Electrical engineering; Voltage; Engineering; Embedded system; Telecommunications","score_opus":0.027532077673564453,"score_gpt":0.23151150577083998,"score_spread":0.20397942809727554,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1496057122","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039245684,0.000111596164,0.9521871,0.00008900536,0.00033392984,0.00040251543,0.0000036686397,0.0010136943,0.006612769],"genre_scores_gemma":[0.954396,0.0000033410827,0.045205418,0.000098894976,0.000082124956,0.000019181185,0.00002465111,0.00005950374,0.00011087476],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999106,0.0000114915265,0.00021588124,0.0001605826,0.00015923716,0.00034681466],"domain_scores_gemma":[0.99952936,0.000056980578,0.0000196554,0.00017240268,0.00005076444,0.00017082818],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027440122,0.00017737859,0.0001760098,0.000100478814,0.000048431426,0.000038105845,0.00014590083,0.000080689686,0.000046568206],"category_scores_gemma":[0.000011606113,0.0001508436,0.000059594917,0.00016402589,0.000018022167,0.00016132486,0.000007420447,0.00009586754,0.000046514062],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006947562,0.00004255795,0.00019548064,0.00035826932,0.00003816695,0.0000035026887,0.0006657379,0.93898404,0.0061305026,0.00020750529,0.02812768,0.025177114],"study_design_scores_gemma":[0.0013671976,0.00007419363,0.000027317776,0.000038687067,0.000011384559,0.0000014130085,0.000067020956,0.9489211,0.034503043,0.000059505972,0.014700641,0.0002285046],"about_ca_topic_score_codex":0.0000068219806,"about_ca_topic_score_gemma":0.0000010177763,"teacher_disagreement_score":0.91515034,"about_ca_system_score_codex":0.00006642678,"about_ca_system_score_gemma":0.00004132578,"threshold_uncertainty_score":0.6151224},"labels":[],"label_agreement":null},{"id":"W1496317172","doi":"10.1109/iscas.2004.1329265","title":"A novel fast low voltage dynamic threshold true single phase clocking adiabatic circuit","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"National Taiwan University; University of Waterloo; CMC Microsystems","keywords":"Adiabatic circuit; Electronic circuit; Logic gate; Adiabatic process; CMOS; Electronic engineering; Inverter; Electrical engineering; Computer science; Pass transistor logic; Voltage; Physics; Digital electronics; Engineering","score_opus":0.013370964020177357,"score_gpt":0.2155533808602361,"score_spread":0.20218241684005875,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1496317172","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49126154,0.00017375548,0.49799132,0.000023158811,0.00062020915,0.0003192458,0.000030305335,0.0010142227,0.008566232],"genre_scores_gemma":[0.9972109,0.000013235641,0.0019059035,0.00012818222,0.000112843605,0.00003740592,0.000023826746,0.00012862068,0.0004390358],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99825394,0.0000041386793,0.00040893044,0.0003411903,0.00030816896,0.0006836153],"domain_scores_gemma":[0.9991845,0.00003361761,0.000043782482,0.00051753584,0.00003809543,0.0001824519],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013235159,0.0003676974,0.0003235309,0.0002601749,0.000103274666,0.00009223103,0.00033707108,0.00014813918,0.00026881607],"category_scores_gemma":[0.000016016173,0.00036673807,0.000109285895,0.00042367625,0.000054407417,0.0005277234,0.000029421428,0.00030582733,0.000542171],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010604243,0.0005176691,0.00007600167,0.00023412213,0.000105520485,0.00005976517,0.0013028122,0.19545487,0.78834116,0.0013328436,0.00025637768,0.012308237],"study_design_scores_gemma":[0.010924767,0.00049813994,0.00053971284,0.0004894283,0.000109372166,0.0001562707,0.00037191864,0.8086247,0.1740398,0.00088677614,0.0015016694,0.0018574334],"about_ca_topic_score_codex":0.000027410655,"about_ca_topic_score_gemma":0.00008293774,"teacher_disagreement_score":0.6143014,"about_ca_system_score_codex":0.0004997092,"about_ca_system_score_gemma":0.000052970125,"threshold_uncertainty_score":0.99987847},"labels":[],"label_agreement":null},{"id":"W1499606020","doi":"10.1109/socc.2004.1362355","title":"POMR: a power-optimal maze routing methodology","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Routing (electronic design automation); Context (archaeology); Computer science; Process variation; Power (physics); Dynamic demand; Mathematical optimization; Chip; Process (computing); Interconnection; Parallel computing; Embedded system; Mathematics; Computer network; Telecommunications","score_opus":0.025949707438125243,"score_gpt":0.24415118450344409,"score_spread":0.21820147706531884,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1499606020","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4691719,0.00018125804,0.4782049,0.00017957331,0.00092769193,0.00016963396,0.0000024026524,0.0014735707,0.04968906],"genre_scores_gemma":[0.8216011,0.000014842901,0.17777653,0.00014836772,0.00008456252,0.000011340654,0.000002247237,0.00005045291,0.000310587],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99880916,0.000034538454,0.00027138626,0.00021676731,0.0001476083,0.0005205286],"domain_scores_gemma":[0.9994572,0.00009309419,0.0000230821,0.00029943834,0.000026632304,0.00010055989],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00040132398,0.00021216243,0.0002461081,0.00013347792,0.00004432256,0.000033501485,0.00022154587,0.00014082811,0.0004990538],"category_scores_gemma":[0.00004882881,0.00019649054,0.000073336785,0.00025282643,0.000037119546,0.0002417412,0.00004676389,0.00024246314,0.00083411316],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047316404,0.00008929596,0.0012623743,0.00009880509,0.000281351,0.00016410231,0.0062527703,0.82355475,0.102696985,0.0545048,0.0036636393,0.0073837875],"study_design_scores_gemma":[0.009661113,0.0012292308,0.015873231,0.0002407329,0.00020138612,0.00096682354,0.002553308,0.14123127,0.7576224,0.006437686,0.05929898,0.0046838224],"about_ca_topic_score_codex":0.00003825739,"about_ca_topic_score_gemma":0.000008992247,"teacher_disagreement_score":0.6823235,"about_ca_system_score_codex":0.00013910249,"about_ca_system_score_gemma":0.00003015184,"threshold_uncertainty_score":0.99994385},"labels":[],"label_agreement":null},{"id":"W1502181643","doi":"10.1109/iscas.2015.7169303","title":"Improved bus-shift coding for low-power I/O","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Cadence; Coding (social sciences); Computer science; Very-large-scale integration; Power (physics); Scheme (mathematics); Real-time computing; Algorithm; Electronic engineering; Engineering; Embedded system; Mathematics; Statistics; Physics","score_opus":0.016320713938371596,"score_gpt":0.21827723754884443,"score_spread":0.20195652361047284,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1502181643","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34534466,0.00037359665,0.57873905,0.00026479826,0.0047442685,0.0013385976,0.000028329958,0.0029600596,0.06620664],"genre_scores_gemma":[0.9904754,0.000008981326,0.007934051,0.00012579866,0.00017740524,0.00008566997,0.000009397904,0.00007740005,0.0011058876],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989293,0.000007206576,0.00024944407,0.00020183736,0.0001524261,0.00045978144],"domain_scores_gemma":[0.9993332,0.000056455865,0.00002318216,0.00031510196,0.00007343583,0.00019862104],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028248603,0.00021059145,0.00020902131,0.00010246026,0.00004631427,0.000067118635,0.00022208509,0.00011202442,0.00012776478],"category_scores_gemma":[0.000046620706,0.0001889421,0.000068474525,0.00016633775,0.00002405076,0.00036286036,0.00003166317,0.000121677964,0.00026619778],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043107264,0.00034874683,0.0027102674,0.0012384964,0.0007182374,0.000038680635,0.009756505,0.042724118,0.20492616,0.02600651,0.6932028,0.01789843],"study_design_scores_gemma":[0.0052519226,0.00045992617,0.00069998164,0.00008394613,0.000058282803,0.000012653918,0.0004498757,0.6568691,0.20959567,0.0010226765,0.12393688,0.0015590857],"about_ca_topic_score_codex":0.000009076115,"about_ca_topic_score_gemma":0.000009946169,"teacher_disagreement_score":0.64513075,"about_ca_system_score_codex":0.000119122524,"about_ca_system_score_gemma":0.000039739436,"threshold_uncertainty_score":0.7704835},"labels":[],"label_agreement":null},{"id":"W1502572380","doi":"10.1109/isvlsi.2006.74","title":"Power-Oriented Delay Budgeting for Combinational Circuits","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Combinational logic; Computer science; Power (physics); Electronic circuit; Power optimization; Reduction (mathematics); Electronic engineering; Sequential logic; Logic gate; Algorithm; Mathematics; Engineering; Electrical engineering; Power consumption","score_opus":0.004786490110414154,"score_gpt":0.19069670675236564,"score_spread":0.18591021664195148,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1502572380","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38821518,0.00017897344,0.4559047,0.00010046922,0.0019218074,0.00057095353,0.00002702078,0.0013519663,0.15172894],"genre_scores_gemma":[0.99642783,0.0000018979912,0.0020999725,0.000051397765,0.00012843701,0.000056417084,0.000058384245,0.00004358468,0.0011320903],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999121,0.0000062330896,0.00023498012,0.0001483035,0.00017932497,0.00031013283],"domain_scores_gemma":[0.99957496,0.00008560216,0.000022433314,0.00013512153,0.00013940399,0.00004248869],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014829283,0.00014113703,0.00012045654,0.000108239314,0.00008315535,0.000029431316,0.000108431916,0.00007105156,0.00018194251],"category_scores_gemma":[0.00002630336,0.00014164824,0.00005295316,0.0001928135,0.000017921784,0.00020491719,0.000012011339,0.00007899848,0.0001096003],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012980362,0.00054720533,0.021503616,0.0004919204,0.00029857492,0.000028392502,0.00076239556,0.17094864,0.08001182,0.2480668,0.4466374,0.030690283],"study_design_scores_gemma":[0.006180067,0.00030180402,0.05350645,0.00008602498,0.000050853894,0.000039362225,0.00013654478,0.60362667,0.095144205,0.002939084,0.23619474,0.001794198],"about_ca_topic_score_codex":0.00000792818,"about_ca_topic_score_gemma":0.0000048567927,"teacher_disagreement_score":0.60821265,"about_ca_system_score_codex":0.00008596186,"about_ca_system_score_gemma":0.000015706579,"threshold_uncertainty_score":0.57762474},"labels":[],"label_agreement":null},{"id":"W1505256921","doi":"10.1023/a:1012820722053","title":"Why is Combinational ATPG Efficiently Solvable for Practical VLSI Circuits?","year":2001,"lang":"en","type":"article","venue":"Journal of Electronic Testing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Centre International de Recherche sur le Cancer","keywords":"Bounded function; Class (philosophy); Combinational logic; Automatic test pattern generation; Computer science; Electronic circuit; Algorithm; Discrete mathematics; Mathematics; Logic gate; Engineering; Artificial intelligence; Electrical engineering","score_opus":0.0278164503253915,"score_gpt":0.26473689423399577,"score_spread":0.23692044390860426,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1505256921","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7196935,0.0019270618,0.26865324,0.0025134361,0.0011185246,0.00048646212,0.000005399856,0.00029283456,0.005309545],"genre_scores_gemma":[0.9925885,0.000025075622,0.006440048,0.00037145565,0.00040408905,0.0000089806135,0.0000019513802,0.000056103632,0.00010376334],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981728,0.000022473398,0.000547558,0.00013391717,0.00040847357,0.0007147836],"domain_scores_gemma":[0.998398,0.0007189851,0.00023793246,0.0001312828,0.00040065616,0.000113147],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000817749,0.00018073172,0.00026770876,0.00020534337,0.0001423364,0.00008363373,0.00021311795,0.000088228866,0.000073655145],"category_scores_gemma":[0.00065125595,0.00017404875,0.00011156615,0.00046198178,0.000026408397,0.0005483946,0.00001511357,0.00056934566,0.000016903605],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016633459,0.001204134,0.016199937,0.000539543,0.001110444,0.00027445122,0.0012896827,0.5855622,0.09237289,0.01523419,0.23914802,0.046898138],"study_design_scores_gemma":[0.0034839679,0.0017927443,0.002129095,0.00025982957,0.00018133108,0.002746572,0.00007866036,0.8382699,0.008167071,0.004384152,0.13787508,0.0006315897],"about_ca_topic_score_codex":0.0000027641363,"about_ca_topic_score_gemma":0.0000030256622,"teacher_disagreement_score":0.27289504,"about_ca_system_score_codex":0.0004443338,"about_ca_system_score_gemma":0.00039956716,"threshold_uncertainty_score":0.70975024},"labels":[],"label_agreement":null},{"id":"W1508664794","doi":"10.1109/isemc.1991.148261","title":"Groundbounce in ASIC's: model and test results","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bell (Canada)","funders":"","keywords":"Application-specific integrated circuit; Inductance; Noise (video); Chip; Computer science; Seriousness; Integrated circuit; Amplitude; Electronic engineering; Voltage; Electrical engineering; Engineering; Embedded system; Physics; Artificial intelligence","score_opus":0.01622710742690774,"score_gpt":0.1752556236794649,"score_spread":0.15902851625255715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1508664794","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.82737654,0.0008572941,0.0041192425,0.00028491224,0.00019923782,0.00024022012,0.000025093092,0.0007409528,0.1661565],"genre_scores_gemma":[0.99430054,0.00029603747,0.0031059359,0.000061950435,0.000028054095,0.000009713834,0.0000018584508,0.000021601792,0.0021743048],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99934113,0.000003874271,0.00018164802,0.0001477555,0.00010218178,0.00022339849],"domain_scores_gemma":[0.9996685,0.00007649063,0.000009055121,0.00018549741,0.000010816957,0.000049673286],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009907528,0.00011423585,0.0001054677,0.00008528185,0.000022647822,0.000036727986,0.00008758777,0.00005829864,0.00003544787],"category_scores_gemma":[0.000040571063,0.000105856496,0.000011079228,0.00017593318,0.000023428645,0.0003110417,0.00001750948,0.00011896895,0.0001525188],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003726664,0.00029410367,0.014959671,0.00026525022,0.000042273838,0.000091699694,0.0064504137,0.7732268,0.020062318,0.003946152,0.14863859,0.031985436],"study_design_scores_gemma":[0.0005615214,0.000023907838,0.0026059714,0.000020077108,0.0000020346056,0.0000054911648,0.000018711806,0.9943408,0.0006779162,0.00011354052,0.0014662868,0.00016374026],"about_ca_topic_score_codex":0.00001444325,"about_ca_topic_score_gemma":0.0000616151,"teacher_disagreement_score":0.22111398,"about_ca_system_score_codex":0.000053564912,"about_ca_system_score_gemma":0.000003087488,"threshold_uncertainty_score":0.43167028},"labels":[],"label_agreement":null},{"id":"W1512700010","doi":"10.1109/iscas.1994.409186","title":"BiCMOS active-pull-down non-threshold logic circuits for high-speed low-power applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"NMOS logic; Logic gate; Electronic circuit; Emitter-coupled logic; Electrical engineering; BiCMOS; Computer science; Electronic engineering; Resistor–transistor logic; Transistor; Engineering; Voltage","score_opus":0.01595663274608955,"score_gpt":0.21213538443597615,"score_spread":0.1961787516898866,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1512700010","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25364363,0.0005945975,0.553192,0.00072067016,0.0020413625,0.0068158987,0.00024176831,0.004273296,0.17847677],"genre_scores_gemma":[0.9925497,0.00008509846,0.002515966,0.00028709945,0.00026222575,0.0007037373,0.000043139375,0.00012461371,0.0034283835],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99809223,0.0000087168955,0.00042497058,0.00047589853,0.0002805851,0.0007176112],"domain_scores_gemma":[0.9987746,0.00010564672,0.00005849736,0.0007361087,0.0001272566,0.0001979285],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000122031684,0.00040473187,0.00036918875,0.00023869445,0.00018858095,0.00008590644,0.00048289847,0.00024025337,0.0019137999],"category_scores_gemma":[0.000014110094,0.00037721268,0.00013179236,0.00056640344,0.0000680894,0.00045590615,0.000041920768,0.0002684197,0.0021743875],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007210746,0.0015635864,0.00069898425,0.0011219949,0.0010181025,0.000035894776,0.0028477279,0.08621342,0.46234867,0.049250633,0.3225196,0.072309285],"study_design_scores_gemma":[0.007711644,0.00065511203,0.004014234,0.00015913216,0.00024439552,0.000052045572,0.00038870313,0.4308917,0.39567953,0.0031713946,0.15293717,0.0040949495],"about_ca_topic_score_codex":0.000005971242,"about_ca_topic_score_gemma":0.0000057043617,"teacher_disagreement_score":0.7389061,"about_ca_system_score_codex":0.00017899506,"about_ca_system_score_gemma":0.000014422827,"threshold_uncertainty_score":0.999868},"labels":[],"label_agreement":null},{"id":"W1513897901","doi":"10.1109/mwscas.2003.1562578","title":"A high-level optimization scheme for low power clock design","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Clock gating; Digital clock manager; CPU multiplier; Clock domain crossing; Clock network; Chaining; Clock rate; Computer science; Clock skew; Synchronous circuit; Clock signal; Power (physics); Low-power electronics; Electronic engineering; Very-large-scale integration; Power optimization; Static timing analysis; Chip; Real-time computing; Power consumption; Embedded system; Jitter; Engineering; Telecommunications","score_opus":0.012525172221528184,"score_gpt":0.18703162621306263,"score_spread":0.17450645399153444,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1513897901","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009673617,0.0000913675,0.98569196,0.000053279546,0.00051510526,0.0005584223,0.000014153335,0.000796861,0.0026052024],"genre_scores_gemma":[0.41886923,0.000009263418,0.5791206,0.000054946224,0.0001340912,0.00009984801,0.00003510142,0.000073608186,0.0016033613],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99892616,0.000011282185,0.0002899241,0.00021273487,0.00016573822,0.00039418417],"domain_scores_gemma":[0.99949735,0.00006748904,0.000029517993,0.0002638226,0.000084408945,0.000057411027],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016169349,0.00022369866,0.00019179778,0.00013280244,0.00007111607,0.000062531086,0.00016661664,0.0001367213,0.00034951235],"category_scores_gemma":[0.000014934441,0.00021197525,0.000060318533,0.00024149622,0.000019332696,0.0003374265,0.000014871929,0.00008555525,0.00014802198],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000163985,0.000030151527,0.000037178175,0.000034947294,0.000020820818,0.0000013315155,0.000021104212,0.95458376,0.0054399474,0.0027815225,0.036854926,0.00017793817],"study_design_scores_gemma":[0.0010004565,0.00007477567,0.00023781764,0.000020593754,0.000013560856,0.0000034649356,0.000008779608,0.92695636,0.06877071,0.00024780355,0.0022805878,0.00038512767],"about_ca_topic_score_codex":0.000018949375,"about_ca_topic_score_gemma":0.0000036908484,"teacher_disagreement_score":0.4091956,"about_ca_system_score_codex":0.000101891615,"about_ca_system_score_gemma":0.000025669528,"threshold_uncertainty_score":0.86441},"labels":[],"label_agreement":null},{"id":"W1515491391","doi":"10.1109/iccad.2004.1382647","title":"Low-power programmable routing circuitry for FPGAs","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Routing (electronic design automation); Computer science; Power (physics); Embedded system; Computer architecture; Parallel computing","score_opus":0.007614037462812631,"score_gpt":0.20339637434198307,"score_spread":0.19578233687917043,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1515491391","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47889125,0.0004827109,0.38240606,0.00031290797,0.0015122178,0.0018720204,0.000012768984,0.0046372535,0.12987281],"genre_scores_gemma":[0.97815657,0.000011928148,0.018342655,0.00014315537,0.00032192632,0.0001544742,0.000008558517,0.0000903751,0.002770383],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986373,0.0000065393597,0.00029846065,0.00023100288,0.0001676816,0.00065898907],"domain_scores_gemma":[0.99944144,0.000049838745,0.000026169813,0.00031540514,0.00005431195,0.00011285856],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024363615,0.00022281068,0.00020057108,0.00009015313,0.000094287505,0.00008898792,0.00021554063,0.00011816726,0.00034609888],"category_scores_gemma":[0.000021154392,0.00021061474,0.00009519205,0.00020547875,0.000022981027,0.0004398542,0.00002329282,0.00015114783,0.00047502943],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006520653,0.0005187275,0.003226058,0.0010903465,0.0005418417,0.00002073175,0.003534611,0.2747787,0.08115044,0.0187504,0.13688609,0.47943684],"study_design_scores_gemma":[0.0019686653,0.00014988132,0.00050148036,0.00011808003,0.000044447377,0.000023096063,0.00017523617,0.4305056,0.26121372,0.00024848897,0.30391428,0.0011370475],"about_ca_topic_score_codex":0.0000040815667,"about_ca_topic_score_gemma":0.0000112976895,"teacher_disagreement_score":0.49926528,"about_ca_system_score_codex":0.0001313452,"about_ca_system_score_gemma":0.000023948112,"threshold_uncertainty_score":0.85886204},"labels":[],"label_agreement":null},{"id":"W1515815331","doi":"10.1109/icm.2004.1434237","title":"10-transistor 1-bit adders for n-bit parallel adders","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; Serial binary adder; Transistor; CMOS; 4-bit; Computer science; Carry-save adder; Electronic engineering; 16-bit; Cadence; Transistor count; Electronic circuit; Bit (key); Electrical engineering; Voltage; Arithmetic; Computer hardware; Engineering; Mathematics","score_opus":0.008919987120437001,"score_gpt":0.1916920613559949,"score_spread":0.18277207423555789,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1515815331","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.044324294,0.0029152166,0.54574,0.0036498792,0.0022029306,0.0033604286,0.00013001969,0.0068881977,0.390789],"genre_scores_gemma":[0.87942666,0.00012361565,0.077284254,0.0006811838,0.00072120165,0.00033456524,0.00005906693,0.00021770755,0.041151747],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.998597,0.000009080417,0.00032289524,0.000272991,0.00020709913,0.0005909007],"domain_scores_gemma":[0.999333,0.00007509988,0.000024380808,0.00035861187,0.000047757432,0.00016112349],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00014090433,0.0002923248,0.00025851277,0.00014213001,0.00008961946,0.00004320552,0.0002733945,0.00015139957,0.0065046283],"category_scores_gemma":[0.0000143113175,0.00028247002,0.00015304933,0.00017416237,0.000045331344,0.00041277488,0.000011424866,0.00013956736,0.002233482],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009409976,0.000057400324,0.00003775531,0.00016739775,0.00019030621,0.0000033289646,0.0005644145,0.15654522,0.0026376136,0.0007590999,0.81622934,0.022714054],"study_design_scores_gemma":[0.0015979488,0.00012501937,0.00009980366,0.00002251314,0.000053326563,0.000005032952,0.0001256698,0.13476263,0.007175217,0.000044509616,0.85536885,0.0006194573],"about_ca_topic_score_codex":0.000009489973,"about_ca_topic_score_gemma":0.00008750841,"teacher_disagreement_score":0.8351024,"about_ca_system_score_codex":0.00012970944,"about_ca_system_score_gemma":0.000032894797,"threshold_uncertainty_score":0.99996275},"labels":[],"label_agreement":null},{"id":"W1516483814","doi":"10.1023/a:1008140025773","title":"A Low Power Approach to Floating Point Adder Design for DSP Applications","year":2001,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada; Concordia University","funders":"","keywords":"Adder; Computer science; Latency (audio); Critical path method; Low latency (capital markets); Logic gate; Parallel computing; Electronic engineering; Arithmetic; Algorithm; Mathematics; Engineering; Telecommunications; Computer network","score_opus":0.013983587780079791,"score_gpt":0.24149312523165986,"score_spread":0.22750953745158006,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1516483814","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0076593896,0.0051080794,0.98442227,0.00030221295,0.00011123021,0.0019254169,0.000011743897,0.00024196126,0.00021768764],"genre_scores_gemma":[0.9465551,0.00009060176,0.05233141,0.00008507893,0.00033991775,0.00041379328,0.000002487208,0.00010461949,0.0000769945],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99780816,0.00007289013,0.0009592938,0.00026231603,0.00028108252,0.00061627786],"domain_scores_gemma":[0.99814016,0.00039994018,0.00040671646,0.00025979584,0.00064442167,0.0001489717],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0020933838,0.000363135,0.00059970265,0.0006368607,0.00044074294,0.00019199538,0.00064354663,0.00025561103,0.0000057973807],"category_scores_gemma":[0.00007261432,0.00026418298,0.00011908894,0.0007666152,0.00016381795,0.0005822463,0.000050951796,0.0004356913,0.000006747195],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00083508034,0.000365518,0.000050334234,0.0024075813,0.000644504,0.000018549368,0.0028316071,0.11877436,0.7541247,0.0009181845,0.014810444,0.10421911],"study_design_scores_gemma":[0.004701375,0.0034415578,0.000020466396,0.0019968227,0.0008465595,0.005093849,0.008035155,0.7746785,0.17017174,0.0058502574,0.023482356,0.0016813548],"about_ca_topic_score_codex":0.0000029902699,"about_ca_topic_score_gemma":4.1477355e-7,"teacher_disagreement_score":0.9388957,"about_ca_system_score_codex":0.00011003059,"about_ca_system_score_gemma":0.0001060789,"threshold_uncertainty_score":0.99998105},"labels":[],"label_agreement":null},{"id":"W1519411216","doi":"10.1109/mwscas.2003.1562384","title":"Towards low-power synthesis: A common sub-expression extraction algorithm under delay constraints","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Combinational logic; Degradation (telecommunications); Expression (computer science); Algorithm; Power consumption; Computer science; Reduction (mathematics); Process (computing); Power (physics); Logic gate; Extraction (chemistry); Logic synthesis; Mathematics; Chemistry","score_opus":0.006183071303148084,"score_gpt":0.21090290324520353,"score_spread":0.20471983194205545,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1519411216","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47483104,0.00030983644,0.46139437,0.0000776306,0.0013123155,0.0004155073,0.000029339522,0.0017854563,0.059844498],"genre_scores_gemma":[0.98902905,0.000049953516,0.010313403,0.000060731803,0.00015941293,0.00006879173,0.000018079072,0.000085201886,0.00021538333],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982986,0.00004548159,0.000443379,0.00030725458,0.0003834432,0.00052185025],"domain_scores_gemma":[0.99925864,0.00011260449,0.00005656736,0.000395276,0.000058748446,0.00011818751],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00023443182,0.00034789107,0.0003082196,0.00019707873,0.00011597228,0.00009418709,0.00021003364,0.00026173718,0.0010315697],"category_scores_gemma":[0.000010034516,0.00031185403,0.000104899176,0.00024536814,0.00010601602,0.00057851913,0.00003335556,0.00030854708,0.0004775309],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006307223,0.000622718,0.0009080083,0.0002357989,0.00022509361,0.00022177186,0.00028248402,0.07272676,0.6465538,0.0020053936,0.057292346,0.21886273],"study_design_scores_gemma":[0.0006413125,0.00004727015,0.0067520663,0.0002027722,0.000047320835,0.00011227076,0.00015372263,0.069957346,0.91800725,0.0004972653,0.0027874538,0.00079395314],"about_ca_topic_score_codex":0.0000736118,"about_ca_topic_score_gemma":0.000024902121,"teacher_disagreement_score":0.514198,"about_ca_system_score_codex":0.00022012081,"about_ca_system_score_gemma":0.00003868574,"threshold_uncertainty_score":0.99993336},"labels":[],"label_agreement":null},{"id":"W1519976071","doi":"10.1109/isscs.2015.7203985","title":"An automated power estimation and optimization methodology","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Power optimization; Design flow; Computer science; Electronic design automation; Electronic system-level design and verification; Automation; Computer engineering; Power (physics); High-level synthesis; Abstraction; Dynamic demand; Reliability engineering; Embedded system; Field (mathematics); Power consumption; Field-programmable gate array; Engineering","score_opus":0.04059328220421316,"score_gpt":0.30132959751720473,"score_spread":0.2607363153129916,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1519976071","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10614021,0.00004892497,0.8884269,0.000028112801,0.00026228544,0.00009025293,7.641634e-7,0.0021138396,0.0028887074],"genre_scores_gemma":[0.56294274,0.000004868018,0.43695906,0.000026378597,0.000010091597,0.0000047790168,0.000011687019,0.000015250623,0.000025165937],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995266,0.000049373084,0.00012185269,0.00010096672,0.00007543369,0.00012577057],"domain_scores_gemma":[0.9996845,0.000030101317,0.000013356801,0.00013668205,0.000043012384,0.000092357826],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031019,0.0000877464,0.00010009092,0.000093305636,0.00001956169,0.000031533546,0.000054109165,0.000078899204,0.00006765739],"category_scores_gemma":[0.000039113565,0.000079960184,0.000006543344,0.00012826959,0.0000177352,0.00046048503,0.000008387301,0.00004670315,0.00004008073],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000038436006,0.000005621273,0.00009646385,0.000006129314,0.000007269554,9.4414236e-7,0.00038182863,0.99518216,0.001009007,0.00027919217,0.0016523073,0.0013752147],"study_design_scores_gemma":[0.0002553024,0.000066487984,0.00041534533,0.0000027135734,0.000006573521,0.000011463147,0.000053447377,0.99586165,0.0030157994,0.000088881214,0.00011521577,0.00010709818],"about_ca_topic_score_codex":0.0000081143735,"about_ca_topic_score_gemma":0.0000017038772,"teacher_disagreement_score":0.45680252,"about_ca_system_score_codex":0.00003513329,"about_ca_system_score_gemma":0.0000115758985,"threshold_uncertainty_score":0.32606816},"labels":[],"label_agreement":null},{"id":"W1520420928","doi":"10.1109/newcas.2004.1359030","title":"A technology portable analytical model for DSM CMOS inverter short-circuit power estimation","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"CMOS; Spice; Inverter; Electronic engineering; MOSFET; Computer science; Dimension (graph theory); Semiconductor device modeling; Software portability; Power (physics); Electrical engineering; Engineering; Transistor; Mathematics; Voltage; Physics","score_opus":0.03284775881531621,"score_gpt":0.25254403906227696,"score_spread":0.21969628024696075,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1520420928","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4858617,0.004347225,0.49672133,0.0008773927,0.0024474878,0.003643804,0.00044421898,0.0014938773,0.0041629802],"genre_scores_gemma":[0.9971241,0.00006635633,0.000106499385,0.00021066952,0.00031721423,0.00029112305,0.000038001486,0.00016873275,0.0016773113],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9965251,0.0000474009,0.00097310386,0.00071188295,0.0005826802,0.0011598283],"domain_scores_gemma":[0.9982556,0.00012804805,0.0001307645,0.0009097417,0.00025362062,0.00032218924],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00067007006,0.000704194,0.00082985783,0.0004915678,0.0004422236,0.0002324762,0.0005337733,0.0005677567,0.000022538272],"category_scores_gemma":[0.00004907663,0.0005483025,0.00017243208,0.00082006596,0.00024031922,0.0005664984,0.000033358636,0.0006593408,0.0001181411],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003555619,0.00013302361,0.0002857245,0.00017548977,0.00019547292,0.000027931252,0.0013820285,0.9762327,0.00024170583,0.0046727583,0.006067192,0.010550417],"study_design_scores_gemma":[0.0015143737,0.00021746593,0.00014604347,0.00056492124,0.00016137597,0.00026659112,0.0010816957,0.99118704,0.00016725693,0.0013536558,0.0023919195,0.0009476459],"about_ca_topic_score_codex":0.000044112436,"about_ca_topic_score_gemma":0.00006564984,"teacher_disagreement_score":0.5112624,"about_ca_system_score_codex":0.0002972475,"about_ca_system_score_gemma":0.00016606683,"threshold_uncertainty_score":0.99969685},"labels":[],"label_agreement":null},{"id":"W1521231718","doi":"10.1109/icm.2001.997491","title":"A sub-0.5 V dynamic threshold PMOS (DTPMOS) scheme for bulk CMOS technologies","year":2001,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"PMOS logic; CMOS; Adder; Transistor; Electronic engineering; NMOS logic; Computer science; Threshold voltage; Logic gate; Scheme (mathematics); Electrical engineering; Reduction (mathematics); Voltage; Energy (signal processing); Engineering; Physics; Mathematics","score_opus":0.009570823273666427,"score_gpt":0.21560665370536405,"score_spread":0.20603583043169763,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1521231718","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8727601,0.0013863528,0.098665126,0.00064430595,0.000758908,0.0012423348,0.00001820021,0.00931045,0.01521422],"genre_scores_gemma":[0.9854293,0.00052752136,0.012219808,0.00005906505,0.000046591154,0.00028123066,0.000014266466,0.00009298129,0.0013292299],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99860966,0.0000029875337,0.0002857667,0.00029394028,0.00018318003,0.0006244472],"domain_scores_gemma":[0.9992619,0.00004954958,0.000027490669,0.0005537387,0.000052464584,0.00005481855],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001336768,0.0002950426,0.00026382087,0.00020649913,0.00009144411,0.00006105023,0.00042996448,0.00024462712,0.000093790135],"category_scores_gemma":[0.0000310828,0.00026303207,0.00009519194,0.00044339753,0.00006667803,0.00033344896,0.000063188636,0.00022920354,0.00033925116],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021408321,0.0003622983,0.011454368,0.0010690826,0.0007226599,0.00014743634,0.0005626349,0.043963045,0.70045495,0.021040902,0.1055439,0.114464626],"study_design_scores_gemma":[0.0014553509,0.0001799021,0.000461271,0.00007371539,0.000035780267,0.000059829366,0.00027426062,0.7720579,0.15902561,0.0020373003,0.06334526,0.0009938397],"about_ca_topic_score_codex":0.0000043620057,"about_ca_topic_score_gemma":0.00003370564,"teacher_disagreement_score":0.7280948,"about_ca_system_score_codex":0.00013991915,"about_ca_system_score_gemma":0.000020508262,"threshold_uncertainty_score":0.9999822},"labels":[],"label_agreement":null},{"id":"W1521770013","doi":"10.1109/mwscas.2002.1187209","title":"Zeroing in on a zero-temperature coefficient point","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Transistor; Electronic circuit; Transconductance; CMOS; Threshold voltage; Biasing; Electrical engineering; Voltage; Offset (computer science); Physics; Propagation delay; Input offset voltage; Materials science; Optoelectronics; Amplifier; Operational amplifier; Computer science; Engineering","score_opus":0.005301171736419345,"score_gpt":0.18582442392316184,"score_spread":0.1805232521867425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1521770013","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9282072,0.00016242293,0.0038607558,0.000047809583,0.0006237088,0.00023935284,0.0000014907297,0.0004279037,0.066429354],"genre_scores_gemma":[0.99803925,0.000021449481,0.001055638,0.00020267008,0.000020744428,0.000015688027,0.0000021661472,0.00003892838,0.00060347345],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990778,0.000023622866,0.00019977258,0.00018223669,0.00017002177,0.00034653075],"domain_scores_gemma":[0.9996174,0.00003464288,0.00001035953,0.00025484167,0.000015035985,0.000067738816],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020242717,0.00017706963,0.00015606104,0.00018192388,0.000033289292,0.000040957086,0.0001017754,0.00009499548,0.0001971167],"category_scores_gemma":[0.000024848565,0.00015276737,0.000035594676,0.00037727354,0.000012647669,0.000111246845,0.000008744935,0.00026593494,0.00038545273],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022460015,0.00020027203,0.0015716258,0.00012029202,0.00003574294,0.000104628336,0.0017363133,0.834878,0.10140812,0.026340952,0.032463092,0.0011185],"study_design_scores_gemma":[0.0036756322,0.00040059863,0.0040585864,0.00044765524,0.000016889106,0.000074322495,0.0004925994,0.11007748,0.83346224,0.00050198706,0.045081936,0.0017100844],"about_ca_topic_score_codex":0.0000043052887,"about_ca_topic_score_gemma":0.000009258069,"teacher_disagreement_score":0.7320541,"about_ca_system_score_codex":0.0001455299,"about_ca_system_score_gemma":0.000017127491,"threshold_uncertainty_score":0.6229673},"labels":[],"label_agreement":null},{"id":"W1531163825","doi":"10.1109/icm.2001.997648","title":"A new area-power efficient split-output TSPC CMOS latch for high-speed VLSI applications","year":2001,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"CMOS; Very-large-scale integration; Robustness (evolution); Spice; Electronic engineering; Computer science; Power (physics); Electrical engineering; Engineering; Physics","score_opus":0.011599235754013639,"score_gpt":0.2136265888685685,"score_spread":0.20202735311455486,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1531163825","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.119366236,0.000223128,0.8503599,0.00035263528,0.00055277953,0.0016707359,0.000024060351,0.0014138065,0.026036697],"genre_scores_gemma":[0.9551883,0.000056948324,0.031644333,0.0001726977,0.00031982776,0.0003271898,0.000049207247,0.00012050395,0.012120998],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99829763,0.000008022467,0.00040014266,0.0003877503,0.0002740342,0.00063242513],"domain_scores_gemma":[0.99884003,0.000099866375,0.00004183333,0.00067228556,0.00009141148,0.00025458063],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00015592115,0.00032914543,0.00029941325,0.00017462255,0.00012569882,0.00008735411,0.00037053798,0.00016112486,0.00081896555],"category_scores_gemma":[0.000012100453,0.00030341782,0.00011333726,0.000553106,0.000028084338,0.00014604251,0.000043695796,0.00017040025,0.0009822679],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016694225,0.00053360057,0.0013540299,0.00036109728,0.0004530951,0.000023520928,0.001983319,0.43197027,0.024886057,0.05103886,0.42550024,0.061728958],"study_design_scores_gemma":[0.0035241412,0.0002176627,0.003672805,0.000064602944,0.00012679238,0.000039757466,0.00019211665,0.2635186,0.021598252,0.0011398646,0.70440626,0.0014991448],"about_ca_topic_score_codex":0.000058532467,"about_ca_topic_score_gemma":0.000017682953,"teacher_disagreement_score":0.83582205,"about_ca_system_score_codex":0.00016757648,"about_ca_system_score_gemma":0.00005416836,"threshold_uncertainty_score":0.99994177},"labels":[],"label_agreement":null},{"id":"W1532528505","doi":"10.1109/iscas.1995.521444","title":"Power dissipation in deep submicron CMOS digital circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Dissipation; Electronic engineering; Standby power; Electronic circuit; Power–delay product; Digital electronics; Power (physics); Computer science; Semiconductor device modeling; Low-power electronics; Channel (broadcasting); Electrical engineering; Voltage; Spice; Logic gate; Engineering; Adder; Physics; Power consumption","score_opus":0.0074907340346314286,"score_gpt":0.172791310392545,"score_spread":0.16530057635791356,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1532528505","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86004776,0.0002198674,0.008882757,0.000037168513,0.0003354174,0.00017791483,0.0000035412756,0.00045508417,0.12984048],"genre_scores_gemma":[0.9987613,0.000026183281,0.00008520806,0.000028172713,0.000032665033,0.000014669978,0.0000079442025,0.000035665504,0.0010081667],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992261,0.0000052457503,0.00020347464,0.00014447035,0.00013266465,0.00028804675],"domain_scores_gemma":[0.9996987,0.00001940501,0.000012952804,0.0001954539,0.00001398382,0.00005952591],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00004342292,0.00014072254,0.00011555969,0.00013376187,0.000020533056,0.00007733566,0.00011647681,0.00007700923,0.0011980395],"category_scores_gemma":[0.00001194955,0.0001358373,0.00002990273,0.00025784931,0.000014679747,0.0007190677,0.000013585895,0.00011742667,0.0011860846],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022703141,0.00090330275,0.22962001,0.00038676697,0.00018493396,0.00022664444,0.01654769,0.07725264,0.07428682,0.0026306305,0.053923972,0.54401386],"study_design_scores_gemma":[0.003227973,0.00024285297,0.218777,0.00013793891,0.000018921928,0.000055715092,0.0003708055,0.6938622,0.04588512,0.0003238886,0.03482773,0.0022698464],"about_ca_topic_score_codex":0.0000032123974,"about_ca_topic_score_gemma":0.000012053053,"teacher_disagreement_score":0.6166096,"about_ca_system_score_codex":0.00011042438,"about_ca_system_score_gemma":0.0000024766955,"threshold_uncertainty_score":0.99971503},"labels":[],"label_agreement":null},{"id":"W1533253004","doi":"10.1109/mwscas.1993.343412","title":"Multiple-valued logic in FPGAs","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Multiplexer; Logic block; Field-programmable gate array; Programmable Array Logic; Programmable logic array; Lookup table; Computer science; Logic synthesis; Logic gate; Programmable logic device; Block (permutation group theory); Computer architecture; Complex programmable logic device; Logic family; Table (database); CMOS; Pass transistor logic; Electronic circuit; Embedded system; Electronic engineering; Multiplexing; Engineering; Electrical engineering; Algorithm; Mathematics; Digital electronics; Telecommunications; Programming language","score_opus":0.021390921383008726,"score_gpt":0.19511059639365735,"score_spread":0.17371967501064864,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1533253004","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8073915,0.0006912637,0.011053776,0.00015720651,0.0007571089,0.00035307065,0.0000023892233,0.0014758318,0.17811781],"genre_scores_gemma":[0.9942778,0.00006829139,0.003842741,0.000106644446,0.000050580995,0.000017643279,0.0000014075719,0.000027555863,0.0016073487],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99927056,0.000011127592,0.00017940444,0.00012873259,0.000113188034,0.00029697485],"domain_scores_gemma":[0.99968505,0.00003376904,0.000008265998,0.00021135161,0.0000096424155,0.00005194687],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0000804766,0.00012980141,0.00013145422,0.00013027593,0.000018037097,0.000018399029,0.00013940022,0.00007390996,0.0014216853],"category_scores_gemma":[0.000020860907,0.00011499875,0.000029349085,0.0002527362,0.000016042028,0.00017512593,0.000016071968,0.00013964795,0.0020205157],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002814972,0.00047814936,0.065773584,0.0003451853,0.0001321687,0.0003222119,0.0042803884,0.6853406,0.043865614,0.008584445,0.14566782,0.045181677],"study_design_scores_gemma":[0.0007796549,0.000027979035,0.0053223786,0.000014697462,0.0000031501509,0.000006160387,0.000030618587,0.9806607,0.007081747,0.00009497828,0.005717026,0.00026093135],"about_ca_topic_score_codex":0.000017713455,"about_ca_topic_score_gemma":0.000044171513,"teacher_disagreement_score":0.29532006,"about_ca_system_score_codex":0.00006849619,"about_ca_system_score_gemma":0.0000018753116,"threshold_uncertainty_score":0.99949116},"labels":[],"label_agreement":null},{"id":"W1534181621","doi":"10.1109/mwscas.1991.252146","title":"FIT-2, an extraction program based on the SPICE-PAC simulation software","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Spice; Computer science; Flexibility (engineering); Set (abstract data type); Extraction (chemistry); Software; Transistor model; Transistor; Electronic circuit simulation; Computer engineering; Electronic engineering; Programming language; Electronic circuit; Electrical engineering; Mathematics; Engineering; Statistics; Voltage","score_opus":0.03986548812308101,"score_gpt":0.2659736575206986,"score_spread":0.22610816939761763,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1534181621","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7832271,0.000073611205,0.18551461,0.00041276307,0.0010172139,0.001654423,0.00000623045,0.006052712,0.022041371],"genre_scores_gemma":[0.9935276,0.0000053676754,0.0056799543,0.00015627265,0.00013301296,0.000070323935,0.000008513904,0.000039618448,0.00037934535],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99923354,0.000025153742,0.00014955603,0.00015038172,0.00021970274,0.00022166247],"domain_scores_gemma":[0.9993946,0.00013947526,0.000022090628,0.00035441914,0.00003248666,0.000056910707],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001214088,0.00014981201,0.00008291763,0.00007954869,0.00010124917,0.000079004654,0.00011911851,0.00008525383,0.0015305466],"category_scores_gemma":[0.00003131978,0.00010587232,0.000039499668,0.0002201361,0.000016050004,0.00040402566,0.000004471006,0.00017346101,0.000479224],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000051221145,0.00010454736,0.00044505502,0.000016646545,0.000006792458,0.0000017740205,0.000092348535,0.9115405,0.00025704937,0.00003851488,0.0018944334,0.08559719],"study_design_scores_gemma":[0.00018470561,0.00015263518,0.0033063116,0.000013588148,0.000008000302,7.1940644e-7,0.000016707685,0.98255306,0.0019297127,0.000014215194,0.011665354,0.00015499326],"about_ca_topic_score_codex":0.0000057678053,"about_ca_topic_score_gemma":0.000007745886,"teacher_disagreement_score":0.21030052,"about_ca_system_score_codex":0.00007030805,"about_ca_system_score_gemma":0.000003824849,"threshold_uncertainty_score":0.9993822},"labels":[],"label_agreement":null},{"id":"W1535469682","doi":"10.1109/icm.2004.1434236","title":"Design of asynchronous circuit primitives using MOS current-mode logic (MCML)","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Current-mode logic; Asynchronous communication; Electronic engineering; Computer science; Electronic circuit; Logic gate; Network topology; Power (physics); Topology (electrical circuits); Engineering; Electrical engineering; Physics; Telecommunications","score_opus":0.042624565571420435,"score_gpt":0.2623575073541469,"score_spread":0.21973294178272648,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1535469682","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13465615,0.0013175221,0.85851705,0.00000903135,0.00031790714,0.00034938636,0.0000051738957,0.00044292514,0.0043848455],"genre_scores_gemma":[0.9648393,0.00018807332,0.03466419,0.000024220179,0.00016428324,0.00001469529,0.0000036140857,0.00005659639,0.000045072302],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986744,0.00003711819,0.00038346736,0.00022856849,0.00023441008,0.00044207214],"domain_scores_gemma":[0.99940485,0.00007032071,0.000057386085,0.00032007258,0.00005776663,0.00008960258],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016458197,0.00025925838,0.0003000743,0.00018048595,0.000053658074,0.000027152691,0.00025191836,0.00009933677,0.00032267687],"category_scores_gemma":[0.000014780926,0.00024436662,0.00006582058,0.00024918787,0.000064773434,0.00045500745,0.000032487733,0.00018994218,0.00015133394],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007738733,0.000090592985,0.000332781,0.0001379714,0.000058970498,0.000003007311,0.0006429281,0.849309,0.10576453,0.0010658489,0.00032420736,0.0422624],"study_design_scores_gemma":[0.00053026184,0.00006621232,0.0003891117,0.000085524065,0.000041934258,0.000015942724,0.000044187393,0.8426694,0.15485275,0.0002700343,0.0005926103,0.00044198596],"about_ca_topic_score_codex":0.00000947753,"about_ca_topic_score_gemma":0.0000023753203,"teacher_disagreement_score":0.8301831,"about_ca_system_score_codex":0.00022681513,"about_ca_system_score_gemma":0.00006383508,"threshold_uncertainty_score":0.9964981},"labels":[],"label_agreement":null},{"id":"W1537004470","doi":"10.1109/iscas.1998.705218","title":"CMOS inverter current and delay model incorporating interconnect effects","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"CMOS; Inverter; Interconnection; Electronic engineering; Computer science; Electrical engineering; Engineering; Telecommunications; Voltage","score_opus":0.014076197425726281,"score_gpt":0.1930547786326156,"score_spread":0.17897858120688934,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1537004470","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7876827,0.0018290683,0.1985471,0.000037912894,0.0009028933,0.0003371701,0.000002085315,0.0007967857,0.009864271],"genre_scores_gemma":[0.99579924,0.00012122237,0.003676403,0.00009839761,0.00005890977,0.000030637806,0.0000017031149,0.0000391002,0.00017438845],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992566,0.000014919517,0.0001900816,0.0001826533,0.00011225615,0.00024346527],"domain_scores_gemma":[0.999622,0.000051666073,0.000019098394,0.0001927736,0.000017595492,0.00009685762],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008549349,0.0001928635,0.00016971739,0.00010244073,0.000045672037,0.00005037526,0.00010704891,0.000060711183,0.000062995554],"category_scores_gemma":[0.000013634291,0.00016559244,0.000030270603,0.00012308564,0.000026400516,0.00038238493,0.00004871533,0.0001947472,0.00018832584],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013882328,0.00016240944,0.006555343,0.0017312411,0.00020148604,0.000053921496,0.004825877,0.1760978,0.034333125,0.00344057,0.07637358,0.69621074],"study_design_scores_gemma":[0.00033802286,0.00003643576,0.00005252546,0.00006895916,0.000011252507,0.000009536479,0.0000073654014,0.9925489,0.006156165,0.00022808425,0.00031014357,0.000232605],"about_ca_topic_score_codex":0.0000031684651,"about_ca_topic_score_gemma":0.000007865521,"teacher_disagreement_score":0.81645113,"about_ca_system_score_codex":0.00004338981,"about_ca_system_score_gemma":0.0000034924306,"threshold_uncertainty_score":0.6752664},"labels":[],"label_agreement":null},{"id":"W1538783473","doi":"10.1109/icm.2004.1434603","title":"Modeling and optimization of mixed logic circuits: the CMOS/CPL combination","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Electronic circuit; Logic gate; Computer science; Electronic engineering; Logic family; Logic optimization; Propagation delay; Pass transistor logic; Integrated injection logic; Logic synthesis; Sequential logic; Computer architecture; Computer engineering; Digital electronics; Algorithm; Engineering; Electrical engineering","score_opus":0.013310821386295905,"score_gpt":0.19660448955991006,"score_spread":0.18329366817361414,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1538783473","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20390622,0.00024521677,0.7927076,0.00013985398,0.00010292749,0.0001375927,0.0000010906199,0.00015640845,0.002603048],"genre_scores_gemma":[0.99212366,0.00015746403,0.0075715203,0.00003901385,0.000028748147,0.0000074439977,0.0000063622797,0.000015000055,0.00005076089],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995275,0.000012324741,0.00017068788,0.00007712222,0.000104733546,0.000107604705],"domain_scores_gemma":[0.99976933,0.00002376031,0.000016628885,0.00012602903,0.00004428944,0.000019983912],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014593678,0.000079382684,0.00008504831,0.000056733803,0.000041197443,0.00001977634,0.000079137535,0.0000476389,0.000045089535],"category_scores_gemma":[0.00001087243,0.000058260088,0.000014655406,0.00013276315,0.000017816348,0.00025114365,0.000012468137,0.00006181391,0.000008508019],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[7.230208e-7,0.000009296995,0.00003812904,0.000016659702,0.000008132085,6.976752e-8,0.00016021453,0.99236774,0.0012004717,0.0019171754,0.00010696532,0.0041744467],"study_design_scores_gemma":[0.0002492214,0.000015484891,0.00007620994,0.0000094755005,0.00000908616,0.0000018563724,0.000051012084,0.9958819,0.0034481052,0.00012388742,0.000057447523,0.00007628629],"about_ca_topic_score_codex":0.0000059219824,"about_ca_topic_score_gemma":0.000004515521,"teacher_disagreement_score":0.7882175,"about_ca_system_score_codex":0.000030004892,"about_ca_system_score_gemma":0.0000054346783,"threshold_uncertainty_score":0.23757774},"labels":[],"label_agreement":null},{"id":"W1539205701","doi":"10.1109/iscas.1994.409269","title":"A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systems","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":49,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Very-large-scale integration; Swing; CMOS; Computer science; Low-power electronics; Power (physics); Interface (matter); Electrical engineering; Electronic engineering; Embedded system; Engineering; Power consumption; Parallel computing","score_opus":0.022926706303554395,"score_gpt":0.2042374374284814,"score_spread":0.18131073112492702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1539205701","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6814724,0.0008762571,0.28479895,0.000118692864,0.0056328694,0.0016716057,0.000041496874,0.0020727399,0.023314951],"genre_scores_gemma":[0.9925982,0.00001870746,0.0015008418,0.000050903855,0.00026100056,0.00006999391,0.000006432048,0.0001474203,0.0053465026],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980996,0.000012132432,0.0005180758,0.00038807577,0.00028056378,0.0007015546],"domain_scores_gemma":[0.9990401,0.0000977886,0.000059386366,0.00054592936,0.00009931679,0.00015742872],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000206493,0.00037982877,0.00042310334,0.00020136868,0.00009007659,0.00016382786,0.00038670897,0.00019360076,0.00049400004],"category_scores_gemma":[0.000042142205,0.000362647,0.000106805455,0.00033861128,0.00002943627,0.00045041816,0.00003918004,0.00022808202,0.0006670331],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021468275,0.00015478881,0.000037152826,0.0005948676,0.00028918285,0.000012209909,0.0017149275,0.09665487,0.8637443,0.0018764253,0.033488203,0.0014115713],"study_design_scores_gemma":[0.0033984198,0.00027063326,0.00025244657,0.0004773277,0.0000758849,0.00010664261,0.0004556796,0.7177183,0.265992,0.000038659986,0.00976401,0.0014500354],"about_ca_topic_score_codex":0.00005163266,"about_ca_topic_score_gemma":0.0000030951537,"teacher_disagreement_score":0.6210634,"about_ca_system_score_codex":0.0002622657,"about_ca_system_score_gemma":0.000012746546,"threshold_uncertainty_score":0.9998826},"labels":[],"label_agreement":null},{"id":"W1542543888","doi":"10.1109/mwscas.2003.1562572","title":"Technology portable analytical model for DSM CMOS inverter transition time estimation","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University; Royal Military College of Canada","funders":"","keywords":"CMOS; Inverter; Software portability; Transistor; Degradation (telecommunications); Computer science; Electronic engineering; Semiconductor device modeling; Range (aeronautics); Velocity saturation; Engineering; Electrical engineering; MOSFET; Voltage","score_opus":0.005531695366607667,"score_gpt":0.18922929867645297,"score_spread":0.1836976033098453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1542543888","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.060469277,0.00001881454,0.9329779,0.00024652787,0.00004815196,0.00025815662,0.000008765322,0.0007888749,0.005183538],"genre_scores_gemma":[0.9570589,0.0000018738735,0.04047788,0.00006533072,0.000038572565,0.000066958215,0.00007140619,0.00003506025,0.0021839922],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999282,0.0000024540527,0.00021934429,0.00014445512,0.00009474068,0.0002569773],"domain_scores_gemma":[0.99974453,0.000012513285,0.000013239553,0.00016325424,0.000037061942,0.000029377698],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007500482,0.00012816419,0.00015054288,0.0002040682,0.00003993159,0.000020602449,0.00007904112,0.00016431171,0.00010599853],"category_scores_gemma":[0.000003746179,0.00012299097,0.000042644082,0.00022302469,0.000025558826,0.00029591433,0.000004690525,0.000079827936,0.0001873968],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006306535,0.000024529185,0.000023510771,0.00003866995,0.000015826958,0.0000010777604,0.000026922828,0.964217,0.009570526,0.0042786147,0.01969886,0.0020981687],"study_design_scores_gemma":[0.00034446933,0.00002570707,0.000025187423,0.000008337423,0.000027866876,0.0000048998086,0.000003035641,0.9827989,0.011959549,0.00437773,0.00026403874,0.00016029617],"about_ca_topic_score_codex":0.0000071505483,"about_ca_topic_score_gemma":0.000006233115,"teacher_disagreement_score":0.89658964,"about_ca_system_score_codex":0.000058486967,"about_ca_system_score_gemma":0.000014706304,"threshold_uncertainty_score":0.5015426},"labels":[],"label_agreement":null},{"id":"W1542577472","doi":"10.1109/iscas.1995.521415","title":"Zero state response of linear circuits to exponential inputs","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Exponential function; Transient response; Electronic circuit; Control theory (sociology); Switched capacitor; Linear system; LTI system theory; Algebraic number; Linear circuit; Mathematics; Computer science; Applied mathematics; Capacitor; Equivalent circuit; Voltage; Mathematical analysis; Engineering","score_opus":0.01642519474361998,"score_gpt":0.2052814685324211,"score_spread":0.18885627378880113,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1542577472","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94513166,0.00006824946,0.05078219,0.00007211699,0.00041846785,0.0001845388,0.000010843416,0.00036273856,0.0029692054],"genre_scores_gemma":[0.9948784,0.0000315752,0.0017193604,0.000101133395,0.000047211506,0.000012363057,0.0000013290554,0.000044755874,0.0031638355],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989836,0.000033393186,0.0002932886,0.00015489661,0.00022799923,0.00030677527],"domain_scores_gemma":[0.9994127,0.000060806873,0.000020472899,0.00033187814,0.00004485778,0.00012925199],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00022086746,0.00015203036,0.00018494246,0.00022201173,0.000028759488,0.0000147256105,0.00018997618,0.00005771349,0.0006440389],"category_scores_gemma":[0.000039366187,0.00014876842,0.000044980858,0.00034140982,0.00001939654,0.00017921327,0.000034221033,0.00010131305,0.001220564],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015173643,0.00009618259,0.00041261982,0.00010354189,0.000084525935,0.00004223151,0.0045393845,0.079746224,0.84797955,0.00004560507,0.054587755,0.01221066],"study_design_scores_gemma":[0.00089815736,0.00027929136,0.0030224791,0.000050264913,0.000013277588,0.000009921846,0.00001797562,0.06765175,0.9066939,0.000022323316,0.020871852,0.00046882086],"about_ca_topic_score_codex":0.0000073485344,"about_ca_topic_score_gemma":0.0000022918796,"teacher_disagreement_score":0.05871435,"about_ca_system_score_codex":0.000047550377,"about_ca_system_score_gemma":0.000007940629,"threshold_uncertainty_score":0.9995571},"labels":[],"label_agreement":null},{"id":"W1542656074","doi":"","title":"A power-down circuit scheme using data-preserving complementary pass transistor flip-flop for low-power high-performance multi-threshold CMOS LSI","year":2004,"lang":"en","type":"article","venue":"IEICE Transactions on Electronics","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Hatch (Canada)","funders":"","keywords":"Flip-flop; CMOS; Transistor; Electronic engineering; Power (physics); FLOPS; Computer science; Ultra low power; Electrical engineering; Engineering; Power consumption; Parallel computing; Voltage; Physics","score_opus":0.03460061424006607,"score_gpt":0.2536796284830675,"score_spread":0.21907901424300144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1542656074","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44698957,0.00077764515,0.5486512,0.0001418987,0.0009313012,0.0011653815,0.00048700176,0.00073367474,0.00012230578],"genre_scores_gemma":[0.97314256,0.00037864072,0.025287585,0.00025341302,0.00011396105,0.00022592161,0.0002387787,0.0002949408,0.000064207525],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99575347,0.00003667569,0.0008957454,0.0009615081,0.0006388501,0.0017137364],"domain_scores_gemma":[0.9975657,0.000111759444,0.00012037599,0.0017757429,0.00015929532,0.00026711624],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004883489,0.0007847773,0.00067612727,0.00044830644,0.00071133574,0.00013551823,0.0013866005,0.00031192327,0.0003413355],"category_scores_gemma":[0.00000906368,0.0008942399,0.00022133773,0.0008516621,0.00010642602,0.0017005055,0.000019247493,0.0011384749,0.0000781643],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023807187,0.00076339947,0.000037957117,0.00045844805,0.00082781265,0.000013856309,0.0011791394,0.8589588,0.134218,0.0003458871,0.00035354242,0.0026050985],"study_design_scores_gemma":[0.010386135,0.0011245246,0.0003383995,0.0005001083,0.000482048,0.00007669352,0.00031541873,0.8324481,0.1343244,0.00014939271,0.01740301,0.0024517255],"about_ca_topic_score_codex":0.00009761411,"about_ca_topic_score_gemma":0.00045609166,"teacher_disagreement_score":0.52615297,"about_ca_system_score_codex":0.001648411,"about_ca_system_score_gemma":0.00038393104,"threshold_uncertainty_score":0.99935085},"labels":[],"label_agreement":null},{"id":"W1543526270","doi":"10.1023/a:1021145919099","title":"Energy Efficient Adiabatic Multiplier-Accumulator Design","year":2003,"lang":"en","type":"article","venue":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adiabatic process; Adiabatic circuit; Dissipation; Binary number; Computer science; Electronic engineering; Logic gate; Physics; Topology (electrical circuits); Mathematics; Logic synthesis; Arithmetic; Algorithm; Electrical engineering; Engineering; Logic family; Quantum mechanics","score_opus":0.012608334509384917,"score_gpt":0.22877716644755614,"score_spread":0.2161688319381712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1543526270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050483473,0.02593764,0.9224335,0.00006740164,0.00034059005,0.00043080826,0.0000047572203,0.00020741246,0.00009441043],"genre_scores_gemma":[0.99295676,0.00027530483,0.006358759,0.00003551741,0.0001682695,0.000050808576,7.271028e-7,0.00009362654,0.0000602122],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99760985,0.00019271439,0.0009999856,0.0002205848,0.0003536016,0.0006232464],"domain_scores_gemma":[0.99819565,0.00050065527,0.0004793246,0.00024933764,0.00042775852,0.00014725667],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002055655,0.00040453934,0.0006651737,0.00064650737,0.00035159974,0.00015769296,0.0005178328,0.00028909385,0.000012519314],"category_scores_gemma":[0.00009647876,0.0002828885,0.00011339594,0.0006305505,0.00028785865,0.00037654318,0.00003243515,0.00046423828,0.0000065804907],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030007435,0.00018194935,0.000083640094,0.0012316678,0.00054266443,0.000075897115,0.0010350774,0.31807074,0.6219754,0.0011336553,0.0040452024,0.051324],"study_design_scores_gemma":[0.0018951045,0.0009197833,0.0000069760627,0.00072736706,0.00034238628,0.0016853244,0.0009415921,0.7729429,0.21385093,0.0010858518,0.0050320025,0.00056979933],"about_ca_topic_score_codex":0.0000050793396,"about_ca_topic_score_gemma":6.032764e-7,"teacher_disagreement_score":0.9424733,"about_ca_system_score_codex":0.00012563968,"about_ca_system_score_gemma":0.0001548016,"threshold_uncertainty_score":0.99996233},"labels":[],"label_agreement":null},{"id":"W1543663219","doi":"10.1109/ccece.1995.528156","title":"Simulation of delay and crosstalk in high speed VLSI interconnects","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Very-large-scale integration; Electronic engineering; Computer science; Crosstalk; Interconnection; Signal integrity; Embedded system; Engineering; Telecommunications","score_opus":0.012251913715247368,"score_gpt":0.20490596359152527,"score_spread":0.1926540498762779,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1543663219","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9918449,0.00014204912,0.004262582,0.000013535575,0.000121248064,0.000100267054,0.0000015068417,0.00010571305,0.0034082097],"genre_scores_gemma":[0.9991013,0.000027398795,0.0006101941,0.000015578034,0.00001906927,0.0000013922671,0.0000014002023,0.000017215527,0.00020647777],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994867,0.0000074572877,0.00019368617,0.000094761795,0.00007556279,0.00014184858],"domain_scores_gemma":[0.9997402,0.00007828109,0.000015425812,0.00011739061,0.000017952914,0.00003074238],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000063899926,0.00009220345,0.00013039846,0.00012760634,0.000010678666,0.000016169517,0.000053529882,0.00005738583,0.0003281675],"category_scores_gemma":[0.000020206677,0.00008655203,0.000014074625,0.00016136013,0.000023140024,0.00025196077,0.00001576518,0.000068975234,0.00003881671],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000059173412,0.000022401078,0.0056941425,0.000065720764,0.00001298601,0.0000072385405,0.0008647798,0.9818782,0.0077664508,0.00019491636,0.00018828592,0.0032989483],"study_design_scores_gemma":[0.00054948137,0.000038171733,0.0072603417,0.000025602902,0.0000033822485,0.0000016533553,0.000027918164,0.9782141,0.013519428,0.000057623976,0.00018766626,0.00011464042],"about_ca_topic_score_codex":0.000039570874,"about_ca_topic_score_gemma":0.000046127476,"teacher_disagreement_score":0.0072563854,"about_ca_system_score_codex":0.000031859006,"about_ca_system_score_gemma":0.0000014577909,"threshold_uncertainty_score":0.3593204},"labels":[],"label_agreement":null},{"id":"W1544954279","doi":"10.1109/iscas.2015.7169216","title":"Power optimization design for probabilistic logic circuits","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Probabilistic logic; Computer science; Electronic circuit; Power optimization; Reliability (semiconductor); CMOS; Power (physics); Integrated circuit design; Reliability engineering; Logic synthesis; Logic gate; Electronic engineering; Computer engineering; Mathematical optimization; Algorithm; Engineering; Mathematics; Electrical engineering; Embedded system; Artificial intelligence","score_opus":0.04703675818222797,"score_gpt":0.23227868528019288,"score_spread":0.18524192709796491,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1544954279","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0012633312,0.0001000213,0.98120046,0.000042227184,0.00058284565,0.0007992074,0.0000029764335,0.0007293648,0.015279558],"genre_scores_gemma":[0.8616052,0.00000789705,0.13725573,0.000096263975,0.00007900055,0.00019535888,0.00001479708,0.00006603662,0.0006796863],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991707,0.000018161605,0.00020021849,0.00017009526,0.00014810976,0.0002927149],"domain_scores_gemma":[0.9994298,0.00007430589,0.000020229103,0.0002199738,0.00013323937,0.00012240831],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030979826,0.00015939219,0.00014806543,0.00008521252,0.000033650904,0.000046774123,0.0001492584,0.00009355191,0.00014496039],"category_scores_gemma":[0.00012250213,0.00013945463,0.000032972865,0.00019242395,0.00002082373,0.00026584216,0.0000116674455,0.00006156177,0.00014473712],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006100327,0.000016675167,0.00001532215,0.000029291672,0.0000129844475,0.0000010590977,0.00015357656,0.982896,0.00022495055,0.001474873,0.01487713,0.0002920672],"study_design_scores_gemma":[0.00066412473,0.00018531654,0.00002256633,0.000011186522,0.0000145610975,0.0000063228754,0.00003621147,0.99306977,0.00212779,0.0017602735,0.0018307453,0.00027111088],"about_ca_topic_score_codex":9.66505e-7,"about_ca_topic_score_gemma":4.9634684e-7,"teacher_disagreement_score":0.8603419,"about_ca_system_score_codex":0.00013819074,"about_ca_system_score_gemma":0.00004764513,"threshold_uncertainty_score":0.56867945},"labels":[],"label_agreement":null},{"id":"W1546163699","doi":"10.1109/mwscas.1990.140923","title":"State assignment for asynchronous state machines","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Asynchronous communication; Simulated annealing; Computer science; State (computer science); Finite-state machine; Electronic circuit; Sequential logic; Theoretical computer science; Algorithm; Logic gate; Computer network; Engineering; Electrical engineering","score_opus":0.010845594896436947,"score_gpt":0.1952607069153958,"score_spread":0.18441511201895885,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1546163699","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25072742,0.0008793318,0.71534634,0.00019510945,0.0013346031,0.0010419717,0.0000813162,0.0018152389,0.028578687],"genre_scores_gemma":[0.9833661,0.0002316367,0.008980427,0.000105476276,0.00008452026,0.000121497374,0.000008137374,0.000081500686,0.0070207044],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989701,0.000009013254,0.00024359541,0.00017915005,0.00015992885,0.00043823643],"domain_scores_gemma":[0.9995572,0.000049842805,0.000021989516,0.00024686274,0.000024955412,0.000099154706],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00010778026,0.0002083207,0.00017830265,0.00008650891,0.000061994535,0.00005466366,0.00015485725,0.000036797985,0.0009187094],"category_scores_gemma":[0.000005909666,0.00017839318,0.000056636312,0.00010871322,0.000019645358,0.00022785479,0.000018826579,0.00008997956,0.0005916641],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033358177,0.00019421497,0.0016956419,0.0004465491,0.0003456913,0.000030359766,0.0022820393,0.42391717,0.016380146,0.00036773374,0.18696421,0.36734286],"study_design_scores_gemma":[0.0009613674,0.00016961948,0.00063131074,0.000016249733,0.000015803173,0.0000061822093,0.000013248864,0.92587066,0.026738176,0.0004286091,0.044674054,0.0004747303],"about_ca_topic_score_codex":0.000011351027,"about_ca_topic_score_gemma":0.000016347882,"teacher_disagreement_score":0.7326387,"about_ca_system_score_codex":0.0001225538,"about_ca_system_score_gemma":0.000005435563,"threshold_uncertainty_score":0.9999946},"labels":[],"label_agreement":null},{"id":"W1546705134","doi":"10.1109/asic.2002.1158055","title":"Power reduction via an MTCMOS implementation of MOS current mode logic","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Current-mode logic; Electronic engineering; Reduction (mathematics); Logic gate; Computer science; Power (physics); Low-power electronics; Voltage; Threshold voltage; Electrical engineering; Voltage reduction; Engineering; Transistor","score_opus":0.014021098418025417,"score_gpt":0.2842911735091344,"score_spread":0.270270075091109,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1546705134","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8514515,0.0001509539,0.14265813,0.000010838761,0.0010319981,0.00030832292,0.000005343126,0.00027739,0.0041055004],"genre_scores_gemma":[0.99636096,0.000047274138,0.0034569646,0.000006918366,0.00003094608,0.000023281109,0.000016179258,0.000023907021,0.00003355549],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99921244,0.000026659864,0.00025952194,0.00014111107,0.0001577914,0.00020248469],"domain_scores_gemma":[0.9996397,0.0000050143344,0.000035004883,0.00021753421,0.000047001777,0.000055756587],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000120629,0.00012751577,0.00011806039,0.0001008332,0.000029046867,0.00001243031,0.000075649856,0.0000433696,0.000920443],"category_scores_gemma":[0.000002610833,0.00011883824,0.000032363892,0.00018274334,0.00001529543,0.0004147924,0.000005783082,0.00008347344,0.00005394583],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027448648,0.00036547513,0.0036028374,0.0002860397,0.00013910464,0.0000025762395,0.0048372573,0.18424612,0.6950599,0.02566451,0.009962281,0.07580642],"study_design_scores_gemma":[0.0010963943,0.000308739,0.002589599,0.000019938921,0.000035602403,0.000023369848,0.001131203,0.054217026,0.93340284,0.0023211977,0.004301402,0.00055268465],"about_ca_topic_score_codex":0.000024805007,"about_ca_topic_score_gemma":0.0000088051565,"teacher_disagreement_score":0.23834293,"about_ca_system_score_codex":0.00008093938,"about_ca_system_score_gemma":0.000017302887,"threshold_uncertainty_score":0.99999285},"labels":[],"label_agreement":null},{"id":"W1549278323","doi":"10.1109/socc.2004.1362337","title":"Fast techniques for standby leakage reduction in MTCMOS circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Waterloo; University of Guelph","funders":"","keywords":"Application-specific integrated circuit; Subthreshold conduction; Design flow; Leakage (economics); Computer science; CMOS; Electronic engineering; Integrated circuit design; Transistor; Microelectronics; Embedded system; Integrated circuit; Electronic circuit; Sizing; Electrical engineering; Engineering; Voltage","score_opus":0.009790663418496999,"score_gpt":0.21538225076181977,"score_spread":0.20559158734332278,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1549278323","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34631667,0.00018935799,0.6238734,0.00015228365,0.0006971047,0.0013139663,0.00001432306,0.002357334,0.02508552],"genre_scores_gemma":[0.9904961,0.000057111694,0.008803861,0.00001885809,0.000114956194,0.00014823918,0.000007816296,0.00004389431,0.00030916894],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99927413,0.000004434786,0.00020144324,0.00015258056,0.00010238469,0.00026502195],"domain_scores_gemma":[0.99973804,0.000009449004,0.000014572551,0.00017249562,0.000026429474,0.000039017064],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014160034,0.00013214197,0.00013370701,0.00017214508,0.000031517397,0.00002568943,0.000102080834,0.00009564809,0.000033025164],"category_scores_gemma":[0.000007874504,0.00013016713,0.000033804397,0.00023469124,0.000018109084,0.00033287177,0.000008466747,0.00011367712,0.00003222598],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003428806,0.00017814772,0.0003283895,0.0005301153,0.000063286774,0.000017534854,0.002928451,0.07692269,0.74435383,0.010341003,0.010495487,0.15380678],"study_design_scores_gemma":[0.00095089304,0.00014206997,0.0005015615,0.00010393346,0.000008274104,0.000019971487,0.00021625224,0.0026638154,0.9864983,0.0016373504,0.00686266,0.0003949223],"about_ca_topic_score_codex":0.000022824826,"about_ca_topic_score_gemma":0.000029617795,"teacher_disagreement_score":0.6441794,"about_ca_system_score_codex":0.00027527267,"about_ca_system_score_gemma":0.000021955704,"threshold_uncertainty_score":0.5308061},"labels":[],"label_agreement":null},{"id":"W1551293138","doi":"10.1109/iscas.1994.409183","title":"An all-N-logic high-speed single-phase dynamic CMOS logic","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"NMOS logic; CMOS; Clock generator; AND-OR-Invert; Logic family; Logic gate; Electronic circuit; Pass transistor logic; Computer science; Logic level; Dynamic logic (digital electronics); Generator (circuit theory); Integrated injection logic; Sequential logic; Logic synthesis; Electronic engineering; Resistor–transistor logic; Electrical engineering; Digital electronics; Transistor; Clock signal; Engineering; Algorithm; Physics","score_opus":0.02913445816406785,"score_gpt":0.2481615722500672,"score_spread":0.21902711408599937,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1551293138","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9225317,0.0006203267,0.04099024,0.0004286328,0.0013937361,0.00056122587,0.00002075179,0.0040675374,0.029385827],"genre_scores_gemma":[0.99031305,0.0001011884,0.0073218,0.0004959077,0.00011398306,0.000014592159,0.000038773094,0.00008904611,0.0015116364],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99823153,0.00003680049,0.00037530187,0.00038764207,0.00028779768,0.00068092154],"domain_scores_gemma":[0.9989716,0.000042859097,0.00003922788,0.00067191024,0.000043132153,0.00023130659],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00014159745,0.00037420253,0.0003187958,0.0002128387,0.00008396516,0.00011691316,0.00044949664,0.0001964586,0.0036599268],"category_scores_gemma":[0.000014264749,0.00032663593,0.00007486632,0.00037976837,0.000064066866,0.0006247582,0.000030899282,0.0002577782,0.0023541283],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004589561,0.0019881956,0.00015882993,0.00018469413,0.00026961372,0.00039795952,0.0012058525,0.12935247,0.7822233,0.005925689,0.027957419,0.05029009],"study_design_scores_gemma":[0.0018780951,0.0007022723,0.00019033732,0.00001720417,0.00004329137,0.000043887318,0.000055715616,0.9760609,0.014801811,0.0006066985,0.004834459,0.0007652829],"about_ca_topic_score_codex":0.000018654713,"about_ca_topic_score_gemma":0.000021150598,"teacher_disagreement_score":0.8467085,"about_ca_system_score_codex":0.00021419053,"about_ca_system_score_gemma":0.0000061783912,"threshold_uncertainty_score":0.9999186},"labels":[],"label_agreement":null},{"id":"W1555493364","doi":"10.1109/iscas.1998.705214","title":"A novel technique for minimum-order macromodel synthesis of high-speed interconnect subnetworks","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Reduction (mathematics); Interconnection; Nonlinear system; Computer science; Model order reduction; Process (computing); Transfer function; Electronic engineering; Matrix (chemical analysis); Domain (mathematical analysis); Algorithm; Algebraic equation; Mathematics; Engineering; Telecommunications; Electrical engineering","score_opus":0.015875047275498464,"score_gpt":0.2021549960094473,"score_spread":0.18627994873394885,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1555493364","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040478688,0.00018949203,0.95017076,0.000110378234,0.00033384433,0.0008882092,0.000045459376,0.00055293855,0.007230229],"genre_scores_gemma":[0.90916973,0.000077815734,0.08957932,0.0000398153,0.000100784324,0.00025889237,0.0000045863258,0.00009495439,0.00067409524],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99872094,0.000011034745,0.00043640687,0.00025210757,0.00014845606,0.00043104243],"domain_scores_gemma":[0.9990498,0.00029698812,0.000051855488,0.0004238144,0.00010177113,0.000075775904],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002065663,0.00027655016,0.0004090079,0.00020416196,0.000037871803,0.00002286149,0.00032040887,0.00021591102,0.0005368108],"category_scores_gemma":[0.000057891015,0.00025461952,0.000118250195,0.00034524864,0.000048118047,0.00021778101,0.00003714028,0.00015068582,0.000048342583],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000104075,0.0004350231,0.00007894489,0.0009056939,0.0005014646,0.0000070544647,0.0007070419,0.120854944,0.7996761,0.0030674178,0.04268844,0.030973785],"study_design_scores_gemma":[0.00046868043,0.000074897616,0.000017566897,0.00010057809,0.000038944974,0.000013604098,0.000026217276,0.57795185,0.42005897,0.00008957495,0.00082847977,0.0003306341],"about_ca_topic_score_codex":0.000040485796,"about_ca_topic_score_gemma":0.000022131551,"teacher_disagreement_score":0.868691,"about_ca_system_score_codex":0.000071353454,"about_ca_system_score_gemma":0.000008016381,"threshold_uncertainty_score":0.9999906},"labels":[],"label_agreement":null},{"id":"W1555508277","doi":"10.1002/cta.2020","title":"A framework for high‐speed parallel‐prefix adder performance evaluation and comparison","year":2014,"lang":"en","type":"article","venue":"International Journal of Circuit Theory and Applications","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Adder; Computer science; Parallel computing; Domino logic; Domino; CMOS; Prefix; Arithmetic; Logic gate; Efficient energy use; Logic synthesis; Transistor; Electronic engineering; Logic family; Algorithm; Mathematics; Electrical engineering; Voltage; Engineering","score_opus":0.021077639655153434,"score_gpt":0.2921101107189172,"score_spread":0.27103247106376377,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1555508277","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2611776,0.00044414634,0.73719513,0.00006335662,0.00026046686,0.00024014538,0.000008805929,0.000027381018,0.0005829623],"genre_scores_gemma":[0.9970568,0.00020204537,0.001988783,0.00009326491,0.00053024216,0.00007628934,0.000011453013,0.00001801959,0.000023109575],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.999094,0.000048612066,0.0003632312,0.00010633593,0.0002751747,0.00011262712],"domain_scores_gemma":[0.99887484,0.00045400346,0.00015949005,0.00011281726,0.00033017687,0.00006867943],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010906957,0.00011004737,0.0001656062,0.00013223848,0.00008308571,0.000069550304,0.00022033579,0.00007143648,0.000041815274],"category_scores_gemma":[0.000091964546,0.00010165959,0.00003720397,0.0000679656,0.0000614505,0.000268379,0.000014482556,0.00017143699,0.000007719102],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006340356,0.000041165844,0.0013998414,0.000028904782,0.000136895,1.3634421e-7,0.00037135632,0.011045603,0.0014288296,0.8544866,0.0001602806,0.13083698],"study_design_scores_gemma":[0.0020558955,0.00018519783,0.021283215,0.00017924227,0.0001795861,0.000078424346,0.00018786709,0.05597457,0.003129435,0.89783573,0.018568957,0.00034186657],"about_ca_topic_score_codex":3.1993497e-7,"about_ca_topic_score_gemma":3.609169e-7,"teacher_disagreement_score":0.7358792,"about_ca_system_score_codex":0.00004582205,"about_ca_system_score_gemma":0.000020574718,"threshold_uncertainty_score":0.4145558},"labels":[],"label_agreement":null},{"id":"W1556581773","doi":"","title":"Efficient direct analog-to-residue conversion schemes","year":2010,"lang":"en","type":"article","venue":"ICSES 2010 International Conference on Signals and Electronic Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Residue number system; Residue (chemistry); Computer science; Arithmetic; Algorithm; Mathematics; Chemistry","score_opus":0.014438890853647524,"score_gpt":0.23929703444010425,"score_spread":0.22485814358645673,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1556581773","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9716012,0.00016181583,0.001828946,0.00032853565,0.0013566216,0.00021835678,0.000030078862,0.0002003395,0.024274088],"genre_scores_gemma":[0.99891335,0.0001999506,0.00004197863,0.00019996327,0.00018031079,0.000031001215,0.000018664836,0.000032181477,0.00038260414],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985378,0.000017027292,0.00023875003,0.00034188284,0.00038052996,0.00048405209],"domain_scores_gemma":[0.9993045,0.000080206686,0.000048210604,0.00022319048,0.00017540623,0.00016852701],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00024235604,0.00024910778,0.00021447915,0.00026702692,0.00009237777,0.00013366382,0.00035961423,0.00011677948,0.0012106405],"category_scores_gemma":[0.000045170236,0.00023767131,0.000054170578,0.00015929752,0.000059389007,0.00010410451,0.000042957374,0.0005238681,0.00030256872],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004466448,0.000102615035,0.0018389128,0.00003954976,0.00019518168,0.00001100694,0.0002768662,0.008889535,0.8963164,0.07696557,0.0028158212,0.012503844],"study_design_scores_gemma":[0.0018792319,0.00074145844,0.013378785,0.00024031628,0.00006456469,0.00005912319,0.000100731,0.3739976,0.567603,0.002854038,0.037488516,0.0015926334],"about_ca_topic_score_codex":0.000031186897,"about_ca_topic_score_gemma":0.00007903937,"teacher_disagreement_score":0.36510807,"about_ca_system_score_codex":0.000092643946,"about_ca_system_score_gemma":0.00010727345,"threshold_uncertainty_score":0.9997024},"labels":[],"label_agreement":null},{"id":"W1556756884","doi":"10.1109/isqed.2005.21","title":"Analysis of Wave-Pipelined Domino Logic Circuit and Clocking Styles Subject to Parametric Variations","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"CMC Microsystems","keywords":"Domino; Domino logic; Pipeline (software); Computer science; Parametric statistics; Logic gate; Electronic circuit; Blocking (statistics); Electronic engineering; Logic synthesis; Sequential logic; Logic family; Electrical engineering; Algorithm; Engineering; Mathematics","score_opus":0.021096943221992612,"score_gpt":0.22593145278497453,"score_spread":0.20483450956298194,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1556756884","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.71302944,0.00025124586,0.28065407,0.0000746911,0.000068173096,0.0002010699,0.000012883032,0.00023999486,0.005468423],"genre_scores_gemma":[0.9847733,0.00007430048,0.014830099,0.000077888566,0.000060422815,0.000014597713,0.000009804471,0.000020573434,0.00013900657],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989223,0.000022167942,0.00038658595,0.00020918786,0.00019493923,0.0002648261],"domain_scores_gemma":[0.9992814,0.00020955678,0.000042706197,0.0003009331,0.00006510979,0.00010027613],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028107906,0.00016477135,0.00036081285,0.0013928277,0.0000491732,0.00004128674,0.00012108054,0.00008241671,0.00026077908],"category_scores_gemma":[0.00008381916,0.00014997012,0.000088463574,0.0031682283,0.000017739974,0.0001823332,0.000029671992,0.00009045986,0.000040811534],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015235092,0.000097487995,0.026486823,0.0000750808,0.0015620996,0.000004605874,0.001260112,0.9001424,0.013590623,0.010123729,0.000748568,0.045893256],"study_design_scores_gemma":[0.00041054498,0.000050555067,0.082093276,0.000010593461,0.0006608299,0.0000028406735,0.000078411715,0.90800464,0.0075528566,0.000095887845,0.00071406167,0.00032550463],"about_ca_topic_score_codex":0.000045956684,"about_ca_topic_score_gemma":0.00010571464,"teacher_disagreement_score":0.27174386,"about_ca_system_score_codex":0.00008299673,"about_ca_system_score_gemma":0.000014391262,"threshold_uncertainty_score":0.6115604},"labels":[],"label_agreement":null},{"id":"W1558100982","doi":"10.1109/iscas.1994.409268","title":"A comparative study of single-phase clocked latches using estimation criteria","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Context (archaeology); Class (philosophy); Electronic circuit; Routing (electronic design automation); Set (abstract data type); Very-large-scale integration; Clock skew; Computer engineering; Skew; Clock signal; Electronic engineering; Embedded system; Artificial intelligence; Engineering; Jitter; Electrical engineering; Telecommunications","score_opus":0.1026182313260346,"score_gpt":0.3175981049224306,"score_spread":0.21497987359639603,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1558100982","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97436035,0.000061926985,0.022857301,0.0000045452084,0.0001727795,0.0003236511,0.0000026906398,0.0002389053,0.0019778311],"genre_scores_gemma":[0.9894016,0.0000015982354,0.01048281,0.0000054083903,0.000027608346,0.0000090567555,0.000002326275,0.00002067872,0.000048920167],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99921834,0.000028021803,0.00030417298,0.00012548162,0.00015597316,0.0001680005],"domain_scores_gemma":[0.9996298,0.000038503284,0.000041751882,0.00019990896,0.00004746227,0.000042567364],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007309233,0.0001502306,0.00026543406,0.00012988977,0.000043599335,0.000030360048,0.00009357267,0.00004142875,0.00034452335],"category_scores_gemma":[0.000007400392,0.00014133373,0.00002501613,0.00026666326,0.00002605959,0.00033271633,0.0000161658,0.00006782797,0.000046902485],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005555734,0.0032932998,0.001286037,0.0001862191,0.00028521984,0.000018662424,0.05587988,0.36276904,0.5684193,0.0000567367,0.0035365957,0.004213483],"study_design_scores_gemma":[0.0013006906,0.00034838502,0.0002557727,0.00002323386,0.000031412274,0.0000033772455,0.0011391107,0.93474007,0.06195587,0.000011310935,0.000031701704,0.00015908876],"about_ca_topic_score_codex":0.000017703496,"about_ca_topic_score_gemma":0.000013693368,"teacher_disagreement_score":0.571971,"about_ca_system_score_codex":0.000063620064,"about_ca_system_score_gemma":0.0000031796947,"threshold_uncertainty_score":0.5763422},"labels":[],"label_agreement":null},{"id":"W1560978343","doi":"10.1109/iscas.1993.394066","title":"Signal transition graph constraints for speed-independent circuit synthesis","year":2002,"lang":"en","type":"article","venue":"1993 IEEE International Symposium on Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Asynchronous communication; Coding (social sciences); Computer science; Graph; Theoretical computer science; Transition (genetics); Algorithm; Mathematics; Telecommunications; Statistics","score_opus":0.03007052852291365,"score_gpt":0.21855974717662138,"score_spread":0.18848921865370774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1560978343","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7354307,0.0011893434,0.14406906,0.00093556545,0.020724352,0.0035013352,0.0016983812,0.0013892881,0.091061965],"genre_scores_gemma":[0.9984727,0.00019104777,0.000009588336,0.000077966346,0.00069732184,0.00015862602,0.00002195842,0.000060692837,0.00031012515],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99814236,0.000038556696,0.00050905434,0.00038181254,0.00056377926,0.0003644301],"domain_scores_gemma":[0.9992251,0.00023607044,0.000086763495,0.00018526029,0.00011736585,0.00014944506],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003249973,0.00030388808,0.0003275165,0.00024076634,0.00012467991,0.00020517803,0.00026176512,0.00017163854,0.00021689701],"category_scores_gemma":[0.000009863559,0.0003013187,0.00013854398,0.000111105604,0.00007297104,0.0002899912,0.0000053080335,0.00016769057,0.00011420388],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000097386066,0.00083790324,0.0015380884,0.0018004333,0.0026988513,0.00019802526,0.0063623064,0.31939873,0.5495399,0.025041407,0.02783921,0.06464774],"study_design_scores_gemma":[0.0035776885,0.0004944116,0.0008247076,0.0011790774,0.0002138542,0.0006334197,0.00049441855,0.9350329,0.040930323,0.0003125806,0.01446334,0.0018433029],"about_ca_topic_score_codex":0.00002206196,"about_ca_topic_score_gemma":0.0000034522534,"teacher_disagreement_score":0.61563414,"about_ca_system_score_codex":0.00018864307,"about_ca_system_score_gemma":0.000008511511,"threshold_uncertainty_score":0.9999439},"labels":[],"label_agreement":null},{"id":"W1565049599","doi":"10.1109/iscas.2006.1693831","title":"Power Efficient Rapid Hardware Development using CoDeL and Automated Clock Gating","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Power gating; Computer science; Clock gating; Embedded system; Power (physics); Computer architecture; Computer hardware; Engineering; Electrical engineering; Synchronous circuit; Clock signal; Voltage","score_opus":0.007750110182186241,"score_gpt":0.19608325147676803,"score_spread":0.18833314129458179,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1565049599","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96139306,0.0003587608,0.027963707,0.000009378255,0.00026396272,0.00018703952,0.0000024480337,0.0019741321,0.007847524],"genre_scores_gemma":[0.95912844,0.0000037242173,0.040605146,0.00002655743,0.000031721145,0.000007866986,0.000007819042,0.00004620409,0.00014251746],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885243,0.0000116806405,0.00033237465,0.00020587727,0.0002092019,0.00038845523],"domain_scores_gemma":[0.9996741,0.0000243955,0.000030802028,0.00015651797,0.000045469602,0.000068727946],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015972863,0.00021785613,0.00018001335,0.00012632573,0.00014144366,0.00007243893,0.0000879064,0.000080383856,0.00010970062],"category_scores_gemma":[0.0000056816143,0.00020122474,0.000023475857,0.00021733185,0.000027493394,0.000106564694,0.000044778048,0.00010400613,0.00006234573],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005410785,0.00004191989,0.0018839487,0.000118346165,0.00004637494,0.000016170738,0.00076126744,0.945641,0.04519923,0.00023961936,0.004818331,0.0012283856],"study_design_scores_gemma":[0.00036815507,0.000010612745,0.0051692016,0.00005839491,0.000007054726,0.000014581815,0.0000632849,0.9454511,0.04581852,0.0000027212259,0.0027216345,0.0003147865],"about_ca_topic_score_codex":0.000017840917,"about_ca_topic_score_gemma":0.000004626083,"teacher_disagreement_score":0.01264144,"about_ca_system_score_codex":0.00015428833,"about_ca_system_score_gemma":0.000035847206,"threshold_uncertainty_score":0.82057065},"labels":[],"label_agreement":null},{"id":"W1566696264","doi":"10.1109/wescan.1993.270570","title":"Simulation of MOS VLSI circuits using parallel processors","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Very-large-scale integration; Computer science; Waveform; Transient (computer programming); Parallel computing; Electronic circuit; Relaxation (psychology); Parallel processing; Integrated circuit; Iterative method; Computer architecture; Computer engineering; Algorithm; Embedded system; Electrical engineering; Engineering; Telecommunications","score_opus":0.038676241494143934,"score_gpt":0.23155802867299388,"score_spread":0.19288178717884996,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1566696264","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7966354,0.0002589973,0.18859181,0.000008247663,0.0001686452,0.0002195717,0.0000016992675,0.00038679308,0.013728832],"genre_scores_gemma":[0.99745226,0.00001799352,0.002130691,0.000014272019,0.000043881977,0.000004587747,0.0000013235058,0.00003108151,0.00030391116],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992869,0.000006694019,0.00023040998,0.00010873331,0.00016940842,0.00019786213],"domain_scores_gemma":[0.9996757,0.000037559155,0.00003161101,0.00016309028,0.000049753155,0.00004228135],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000056529607,0.000118727556,0.00014190143,0.00010043129,0.000031599262,0.000013589114,0.000099950084,0.000070071255,0.00039349875],"category_scores_gemma":[0.000018099816,0.000113906615,0.000031037293,0.00027143516,0.000018391062,0.00032613004,0.0000092134405,0.0000709911,0.0000862314],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.412016e-7,0.000015054005,0.00059003,0.00008743433,0.000014455976,9.297264e-7,0.00035411667,0.9915772,0.004847962,0.000040140956,0.0001179138,0.0023541118],"study_design_scores_gemma":[0.00023983268,0.000015530977,0.00034465993,0.000023647766,0.000010503167,0.00000124254,0.000018447103,0.9910916,0.0077787507,0.000031957617,0.0002997686,0.0001440353],"about_ca_topic_score_codex":0.000004930118,"about_ca_topic_score_gemma":0.0000013622915,"teacher_disagreement_score":0.20081685,"about_ca_system_score_codex":0.000044342974,"about_ca_system_score_gemma":0.00000477002,"threshold_uncertainty_score":0.4644977},"labels":[],"label_agreement":null},{"id":"W1569043407","doi":"10.1109/icvd.1998.646628","title":"A low power floating point accumulator","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada; Concordia University","funders":"","keywords":"Accumulator (cryptography); Adder; Computer science; Low-power electronics; CMOS; Floating point; Reduction (mathematics); Power–delay product; Power (physics); Implementation; Critical path method; Dynamic demand; Embedded system; Electronic engineering; Engineering; Power consumption; Algorithm; Mathematics","score_opus":0.011219052745022369,"score_gpt":0.18691782146072228,"score_spread":0.17569876871569992,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1569043407","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8042561,0.00040368756,0.02068704,0.00013204534,0.0010565714,0.00026997158,0.0000032700866,0.00218691,0.17100443],"genre_scores_gemma":[0.99364144,0.000027400403,0.004523579,0.00017152837,0.0000921202,0.000007127853,0.0000010366233,0.000053895063,0.0014818712],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99908894,0.000008206621,0.00021663314,0.00015423827,0.00017145097,0.00036054343],"domain_scores_gemma":[0.99952805,0.000033396333,0.000015328898,0.00030192925,0.000023141562,0.000098152384],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00008966208,0.00017154476,0.00014651296,0.000092643764,0.000050265335,0.000050885974,0.00015928558,0.00007625027,0.005711779],"category_scores_gemma":[0.000019976182,0.00015468846,0.00005496169,0.00021133157,0.000014999146,0.00034597583,0.000027104288,0.00015099019,0.0031172452],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017653396,0.00035845675,0.0045166616,0.00045625216,0.00037689085,0.00016730878,0.009495291,0.13934714,0.17063922,0.003602848,0.6266396,0.04438268],"study_design_scores_gemma":[0.0008659334,0.00008189815,0.001234193,0.00006875549,0.000013719591,0.000026080743,0.00014726995,0.8502331,0.12048017,0.00005327452,0.026038745,0.0007568763],"about_ca_topic_score_codex":0.000003849032,"about_ca_topic_score_gemma":0.0000020196644,"teacher_disagreement_score":0.71088594,"about_ca_system_score_codex":0.00006800703,"about_ca_system_score_gemma":0.000003269238,"threshold_uncertainty_score":0.99765897},"labels":[],"label_agreement":null},{"id":"W1569705806","doi":"10.1109/newcas.2015.7182063","title":"Self-timed circuits FPGA implementation flow","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Computer science; Design flow; Static timing analysis; Electronic circuit; Computer architecture; Embedded system; Circuit design; Logic synthesis; Logic gate; Algorithm; Engineering","score_opus":0.01819048542455912,"score_gpt":0.23926298243496785,"score_spread":0.22107249701040874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1569705806","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60850704,0.0004924603,0.15913452,0.00026470586,0.0040594544,0.0013785831,0.000023635543,0.0076692896,0.21847028],"genre_scores_gemma":[0.9896702,0.000016726655,0.0096862605,0.000070810034,0.00014379354,0.00003482768,0.000025446188,0.000039445626,0.00031249376],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99921316,0.000012039331,0.0001797249,0.00012024456,0.00020568777,0.0002691694],"domain_scores_gemma":[0.9996014,0.000013420558,0.000014077952,0.00019147662,0.000048537822,0.00013104775],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001709343,0.00012692851,0.000108202046,0.00008578313,0.000026504407,0.00003773307,0.00011869673,0.000050554754,0.0003892247],"category_scores_gemma":[0.000005012317,0.00012070097,0.000025576546,0.00018883248,0.0000063195184,0.00035167893,0.000016277476,0.000071132126,0.0010888602],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012223792,0.00012953072,0.0059581096,0.0003047891,0.00043044498,0.00003720128,0.010943296,0.05371037,0.015524116,0.0010454438,0.57607794,0.33582652],"study_design_scores_gemma":[0.0047590253,0.00026435155,0.005734375,0.000019974083,0.00008971642,0.0000347269,0.0012404862,0.5647678,0.26314178,0.00055505306,0.15815721,0.0012354935],"about_ca_topic_score_codex":0.000014064526,"about_ca_topic_score_gemma":0.000021169833,"teacher_disagreement_score":0.51105744,"about_ca_system_score_codex":0.00014776662,"about_ca_system_score_gemma":0.000035128993,"threshold_uncertainty_score":0.9996889},"labels":[],"label_agreement":null},{"id":"W1571873402","doi":"10.1109/icm.2001.997506","title":"High-speed low-power adder with a new logic style: pseudo dynamic logic (SDL)","year":2001,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Adder; Domino logic; Computer science; Dynamic logic (digital electronics); Logic gate; Logic family; Pass transistor logic; Logic synthesis; Logic level; Logic optimization; Electronic engineering; CMOS; Algorithm; Electrical engineering; Transistor; Voltage; Engineering","score_opus":0.007577420492105866,"score_gpt":0.2010041875030297,"score_spread":0.19342676701092384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1571873402","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.810575,0.0005943504,0.12203193,0.0007181756,0.0012503476,0.0009299339,0.000012488879,0.0036001396,0.06028764],"genre_scores_gemma":[0.9786267,0.00021347844,0.011081723,0.00063938985,0.0001463282,0.000020820466,0.000027008484,0.00015833438,0.009086175],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99751735,0.000025849979,0.0004520221,0.0005444602,0.00047882603,0.0009815047],"domain_scores_gemma":[0.9986382,0.00006352859,0.00006503401,0.0008089815,0.000083231884,0.000341026],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0001558949,0.00060723943,0.00053105096,0.00022517901,0.00010171715,0.00012977149,0.00050261366,0.00026288125,0.005840107],"category_scores_gemma":[0.000015813848,0.00045552995,0.00009988051,0.0008780856,0.00008945265,0.0005594642,0.000065647386,0.00044424713,0.0024280995],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012185281,0.0012370837,0.012021173,0.00065531884,0.0019996634,0.0025127365,0.0032926407,0.6114477,0.07372262,0.023285754,0.24115871,0.027448086],"study_design_scores_gemma":[0.034508906,0.0060868016,0.10865755,0.0012140056,0.0008987242,0.0028938865,0.002077747,0.7312539,0.028197104,0.010439134,0.058108367,0.015663875],"about_ca_topic_score_codex":0.00010723502,"about_ca_topic_score_gemma":0.00017311284,"teacher_disagreement_score":0.18305035,"about_ca_system_score_codex":0.00024176923,"about_ca_system_score_gemma":0.00008249562,"threshold_uncertainty_score":0.99978966},"labels":[],"label_agreement":null},{"id":"W1577995792","doi":"10.1109/mwscas.1991.252174","title":"Table-driven analyses in the SPICE-PAC circuit simulation package","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Spice; Computer science; Table (database); Simple (philosophy); Electronic engineering; Computer engineering; Lookup table; Data mining; Engineering; Programming language","score_opus":0.07242195746750595,"score_gpt":0.27471001236276915,"score_spread":0.2022880548952632,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1577995792","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8091997,0.0006875119,0.055748783,0.00013531886,0.00035904325,0.0005187621,0.0000073528763,0.00070413057,0.13263944],"genre_scores_gemma":[0.9990232,0.000054497716,0.0002430271,0.00011069661,0.00008642327,0.000014522805,0.0000048850197,0.000023676603,0.0004390598],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99917066,0.000029948036,0.00020518668,0.00013083564,0.00020291164,0.00026047407],"domain_scores_gemma":[0.99948823,0.000115987124,0.000018724179,0.0003268907,0.000018176383,0.000031978027],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00010802142,0.00013743498,0.00013647498,0.00014370399,0.000044142704,0.000059973398,0.00021375793,0.00006534538,0.0009822608],"category_scores_gemma":[0.000019435434,0.00009792894,0.000038448754,0.00060507865,0.000016650685,0.00034450917,0.000010769795,0.00014851203,0.0005132091],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.850541e-7,0.00002738896,0.003073678,0.000022382552,0.000021980559,0.000011566058,0.0012509024,0.98469937,0.0055783857,0.00021522664,0.0029973583,0.0021008842],"study_design_scores_gemma":[0.00026670907,0.000020632708,0.010808804,0.000012432606,0.000013408742,0.0000020861105,0.00014123858,0.98178345,0.0021275175,0.000056890713,0.0045872596,0.00017954751],"about_ca_topic_score_codex":0.000026733838,"about_ca_topic_score_gemma":0.00004810985,"teacher_disagreement_score":0.18982355,"about_ca_system_score_codex":0.00004510811,"about_ca_system_score_gemma":0.0000030610859,"threshold_uncertainty_score":0.999931},"labels":[],"label_agreement":null},{"id":"W1578213314","doi":"10.1109/socc.2004.1362338","title":"Analysis and design of low-power multi-threshold MCML","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Electronic engineering; Power (physics); Threshold voltage; Computer science; Reduction (mathematics); Spice; Integrated circuit design; Logic gate; Voltage; CMOS; Electronic circuit; Low-power electronics; Reliability engineering; Engineering; Transistor; Electrical engineering; Power consumption; Mathematics","score_opus":0.011505707358112151,"score_gpt":0.20805811457829693,"score_spread":0.19655240722018477,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1578213314","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39065608,0.00028905008,0.60731083,0.000014273419,0.00009651909,0.00017155371,0.0000034965467,0.00024276975,0.0012154557],"genre_scores_gemma":[0.96886486,0.00009877105,0.030802913,0.000031147432,0.000012649087,0.000011866969,0.000002541234,0.000030887357,0.00014433979],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99907756,0.000009362885,0.00028118485,0.00019450228,0.00017235454,0.000265031],"domain_scores_gemma":[0.9994812,0.00003078103,0.000028374483,0.00032375162,0.000041130294,0.000094791016],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017052784,0.00018666744,0.0003062666,0.00035695205,0.000031672636,0.000023539438,0.0001446741,0.000096672,0.00020188809],"category_scores_gemma":[0.000009405212,0.00016491317,0.00007982186,0.00075128133,0.000057879148,0.00022386711,0.000026953232,0.00010723071,0.000054460546],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000150732985,0.000086267224,0.00932202,0.000080395526,0.000710583,0.000013234749,0.00067246397,0.9497033,0.038296133,0.0003336078,0.00022679903,0.0005401676],"study_design_scores_gemma":[0.0034471354,0.00021928715,0.049225748,0.00008065623,0.000617664,0.000010639461,0.00017267515,0.50576836,0.43904588,0.00020139503,0.00019043963,0.0010201385],"about_ca_topic_score_codex":0.000028139695,"about_ca_topic_score_gemma":0.000020511261,"teacher_disagreement_score":0.5782088,"about_ca_system_score_codex":0.000050793016,"about_ca_system_score_gemma":0.00001707032,"threshold_uncertainty_score":0.67249644},"labels":[],"label_agreement":null},{"id":"W1580993858","doi":"10.1109/asic.1993.410775","title":"CircuitSim93: A circuit simulator benchmarking methodology case study","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Benchmarking; Benchmark (surveying); Suite; Computer science; Electronic circuit; Simulation; Computer engineering; Software engineering; Engineering; Electrical engineering","score_opus":0.125328718732647,"score_gpt":0.26847383096885397,"score_spread":0.14314511223620696,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1580993858","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92359596,0.00033329314,0.057644945,0.000010368481,0.0010832284,0.00058476854,0.0000026449356,0.0011018128,0.01564297],"genre_scores_gemma":[0.9970298,0.000017790508,0.0020401576,0.000092868475,0.00026819424,0.00005081304,0.000001134598,0.000081054786,0.0004181764],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99821395,0.00014967161,0.0004342758,0.00037434846,0.00024192149,0.0005858088],"domain_scores_gemma":[0.99875355,0.0004145067,0.000036100344,0.0005844788,0.00004618006,0.0001651793],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0005867799,0.0003136489,0.00039781615,0.00027221307,0.00013579283,0.000059625865,0.000247448,0.00014410436,0.0029720683],"category_scores_gemma":[0.00005201198,0.00030373997,0.000083139894,0.0004899806,0.000035629935,0.0002953609,0.000049683367,0.00031575427,0.00050410256],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016596638,0.0016653978,0.058749564,0.00050821935,0.0018890799,0.04009125,0.056140702,0.4463345,0.015098901,0.0020144088,0.022979029,0.35451233],"study_design_scores_gemma":[0.0027750588,0.00066200836,0.0015743279,0.00002760044,0.00020421192,0.005051607,0.0045353407,0.97516817,0.002466016,0.00019250686,0.005815256,0.001527918],"about_ca_topic_score_codex":0.00009096176,"about_ca_topic_score_gemma":0.000071506,"teacher_disagreement_score":0.5288336,"about_ca_system_score_codex":0.00012273998,"about_ca_system_score_gemma":0.000008175838,"threshold_uncertainty_score":0.99994147},"labels":[],"label_agreement":null},{"id":"W1583176803","doi":"10.1109/iscas.1999.777946","title":"Estimation of ground bounce effects on CMOS circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"CMOS; Estimation; Electronic circuit; Ground bounce; Computer science; Electronic engineering; Electrical engineering; Engineering; Transistor; Voltage","score_opus":0.006617263932452647,"score_gpt":0.1953650235271578,"score_spread":0.18874775959470513,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1583176803","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8661897,0.000104226194,0.066847615,0.000006949588,0.0005988727,0.00024861633,9.731373e-7,0.00031175773,0.06569127],"genre_scores_gemma":[0.9982563,0.000009695467,0.0013945603,0.000036488946,0.000020185786,0.00001559597,0.0000023147325,0.000023438524,0.00024138457],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99939525,0.000017755061,0.00014616257,0.000102325524,0.00016806668,0.0001704518],"domain_scores_gemma":[0.99962294,0.00009023594,0.000019154262,0.00020592629,0.000022421942,0.00003929523],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012315935,0.00011495134,0.00012713208,0.0000753151,0.000024965257,0.000016182565,0.000073665375,0.000056427813,0.00006239742],"category_scores_gemma":[0.00005879825,0.00010586428,0.00002329746,0.00023099763,0.0000132283085,0.000183218,0.0000033703907,0.00007694779,0.00024083733],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010692625,0.00013793047,0.0010484335,0.0014766711,0.0001364333,0.00001956374,0.0009990312,0.658591,0.10714622,0.048384637,0.0093405,0.17270894],"study_design_scores_gemma":[0.0007170458,0.00019993301,0.0048945462,0.00012396161,0.000019795052,0.000009171134,0.000011963215,0.15847124,0.83297306,0.0006474139,0.0016114016,0.0003204867],"about_ca_topic_score_codex":0.0000053200156,"about_ca_topic_score_gemma":0.0000012482626,"teacher_disagreement_score":0.72582686,"about_ca_system_score_codex":0.00006512901,"about_ca_system_score_gemma":0.000013988223,"threshold_uncertainty_score":0.43170202},"labels":[],"label_agreement":null},{"id":"W158777627","doi":"10.1007/978-0-387-68953-1_2","title":"Overview of the Factors Affecting the Power Consumption","year":2007,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Application-specific integrated circuit; Power consumption; CMOS; Power (physics); Integrated circuit; Computer science; Electronic circuit; Constraint (computer-aided design); Standard cell; Electronic engineering; Power domains; Embedded system; Computer architecture; Engineering; Electrical engineering","score_opus":0.05952424475930788,"score_gpt":0.2547538668269993,"score_spread":0.19522962206769143,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W158777627","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037345067,0.0044266717,0.0009513456,0.000018543906,0.002359056,0.0007699878,0.00002065542,0.00037533493,0.9537333],"genre_scores_gemma":[0.87977415,0.0014850104,0.00012385579,0.00010525608,0.00013173763,0.000004282575,0.0000092448045,0.00020266949,0.11816378],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9988925,0.000012799903,0.0003503463,0.00016149704,0.0003475055,0.00023538542],"domain_scores_gemma":[0.99896747,0.00022597922,0.00012304248,0.0006067302,0.000041438332,0.000035317214],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00030859633,0.00034003006,0.000303312,0.00009456639,0.00008032472,0.000022056181,0.00036433962,0.00029034528,0.0017379678],"category_scores_gemma":[0.000012818627,0.00017710484,0.00022423839,0.000049087892,0.000099676,0.000083694715,0.000072331924,0.00052882987,0.00019302889],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000109670524,0.00016494078,0.038503416,0.013040793,0.006769174,0.000056935143,0.017880974,0.012706295,0.01262187,0.73454773,0.106536716,0.057061505],"study_design_scores_gemma":[0.0015785778,0.00025168358,0.08422029,0.00564763,0.0010444178,0.00008578322,0.00040468958,0.0021431134,0.060745884,0.0030109503,0.83665586,0.004211155],"about_ca_topic_score_codex":0.000011232397,"about_ca_topic_score_gemma":0.00003579856,"teacher_disagreement_score":0.8424291,"about_ca_system_score_codex":0.000105658146,"about_ca_system_score_gemma":0.000017572453,"threshold_uncertainty_score":0.9991746},"labels":[],"label_agreement":null},{"id":"W1588284970","doi":"10.1109/iscas.2004.1329300","title":"Modulo deflation in (2/sup n/+1, 2/sup n/, 2/sup n/-1) converters","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University; Concordia University","funders":"","keywords":"Modulo; Modulo operation; Chinese remainder theorem; Primitive root modulo n; Converters; Binary number; Residue number system; Mathematics; Moduli; Discrete mathematics; Arithmetic; Algorithm; Power (physics); Physics","score_opus":0.006759989569342338,"score_gpt":0.18532437212262834,"score_spread":0.178564382553286,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1588284970","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92377955,0.00014321855,0.058872677,0.0002000001,0.00037499436,0.00040993278,0.000004989035,0.0009352555,0.015279409],"genre_scores_gemma":[0.9951007,0.00007054555,0.004109112,0.00018349601,0.00009266482,0.00003930023,0.0000223905,0.00007016342,0.00031166672],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99848515,0.000019515173,0.000405544,0.0002930576,0.00026997636,0.0005267481],"domain_scores_gemma":[0.99940395,0.000035451987,0.000024674982,0.0003807514,0.00003327056,0.00012192489],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00018602322,0.00028657497,0.00026509192,0.00032405654,0.000048884198,0.000055329903,0.00023558356,0.0001753852,0.00033642343],"category_scores_gemma":[0.000015670123,0.00028581006,0.00006809231,0.00049365236,0.000041514715,0.0007029428,0.00003082382,0.0002595796,0.0011089233],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012765248,0.0000366244,0.0031411906,0.000060012855,0.000029699586,0.000019521844,0.0014788536,0.9867604,0.0018377799,0.0012901875,0.0016695625,0.0036634444],"study_design_scores_gemma":[0.002808416,0.000083787185,0.006652734,0.000094046,0.000018920022,0.000019779638,0.00033278382,0.9688386,0.016553441,0.0010877241,0.0027808477,0.00072895945],"about_ca_topic_score_codex":0.0001339968,"about_ca_topic_score_gemma":0.000047631245,"teacher_disagreement_score":0.07132114,"about_ca_system_score_codex":0.00039346493,"about_ca_system_score_gemma":0.000040545583,"threshold_uncertainty_score":0.9999594},"labels":[],"label_agreement":null},{"id":"W1589135268","doi":"10.1109/mwscas.1996.593165","title":"An algorithm for multiplication modulo (2⋀N-1)","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Modulo; Multiplier (economics); Binary tree; Arithmetic; Multiplication algorithm; Computer science; Binary number; Algorithm; Multiplication (music); Tree (set theory); Mathematics; Parallel computing; Discrete mathematics; Combinatorics","score_opus":0.014058936027229392,"score_gpt":0.2127371701820024,"score_spread":0.198678234154773,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1589135268","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01650888,0.00010159876,0.9777909,0.000048442904,0.0002604879,0.0003422621,0.000010816225,0.0009421549,0.0039944374],"genre_scores_gemma":[0.7894851,0.0000476281,0.20904857,0.00007879132,0.00019737736,0.00015570839,0.00001953146,0.000048633978,0.0009186823],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994543,0.0000040318027,0.00012566836,0.00013780607,0.00007739371,0.00020078171],"domain_scores_gemma":[0.99959517,0.000018851075,0.000009939012,0.00027874327,0.000031697815,0.00006560526],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000058174825,0.0001024352,0.000083129766,0.000060439106,0.00004432414,0.000026507687,0.00012872287,0.000060283895,0.00023523885],"category_scores_gemma":[0.0000032895412,0.00009740958,0.00002864058,0.000101206955,0.000009538115,0.00031950453,0.0000045428883,0.00004815939,0.0002818794],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013253112,0.0000717207,0.000071996095,0.000031205713,0.00002405184,5.697724e-7,0.00036338414,0.019619824,0.018649856,0.00034717628,0.026288595,0.9345303],"study_design_scores_gemma":[0.00029584958,0.00004172424,0.00023179673,0.000002393486,0.0000046902746,0.0000015405072,0.000013305943,0.96281385,0.020774182,0.000050706516,0.015624799,0.00014516784],"about_ca_topic_score_codex":0.0000048322822,"about_ca_topic_score_gemma":0.00000263708,"teacher_disagreement_score":0.94319403,"about_ca_system_score_codex":0.000039537288,"about_ca_system_score_gemma":0.0000014173627,"threshold_uncertainty_score":0.39722475},"labels":[],"label_agreement":null},{"id":"W1590025159","doi":"10.1109/icm.2001.997647","title":"Regeneration techniques for RLC VLSI interconnects","year":2001,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"RLC circuit; Inductance; Very-large-scale integration; Interconnection; Regeneration (biology); Electronic engineering; Chip; Series and parallel circuits; Computer science; Electrical engineering; Engineering; Capacitor; Voltage; Telecommunications","score_opus":0.011434218152615054,"score_gpt":0.2182321019143676,"score_spread":0.20679788376175254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1590025159","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.114977,0.00013391943,0.84639966,0.00021171302,0.00049626024,0.00049937377,0.000002483683,0.002011212,0.035268366],"genre_scores_gemma":[0.9670659,0.00011339454,0.0302716,0.00013649916,0.00026162702,0.00014713414,0.000014349838,0.00004043959,0.0019490812],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994725,0.000005160993,0.00014846015,0.000115957984,0.0000653962,0.0001925063],"domain_scores_gemma":[0.99971265,0.000025044606,0.000011257759,0.00017620613,0.000037738315,0.000037088103],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010646831,0.000111307425,0.00009866932,0.00009435889,0.000037952344,0.000035965033,0.000098924465,0.00007313684,0.00011337818],"category_scores_gemma":[0.00001350578,0.00010074495,0.00003604537,0.00011621866,0.0000093929975,0.0002797837,0.000009886535,0.000055774482,0.00006521372],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044794167,0.00006129411,0.00057241006,0.00019616021,0.00008779367,0.000011112114,0.0006247085,0.0057165986,0.53007907,0.013953944,0.23319812,0.21545397],"study_design_scores_gemma":[0.00018639702,0.00008593747,0.00004900071,0.000021303395,0.000007088281,0.000010879897,0.000021320757,0.0835341,0.8028843,0.00044677302,0.11254844,0.00020447046],"about_ca_topic_score_codex":0.0000051690163,"about_ca_topic_score_gemma":0.000028325196,"teacher_disagreement_score":0.85208887,"about_ca_system_score_codex":0.00005979098,"about_ca_system_score_gemma":0.000006508056,"threshold_uncertainty_score":0.41082597},"labels":[],"label_agreement":null},{"id":"W159054067","doi":"10.1007/978-1-4615-0391-0_6","title":"MTCMOS Dynamic Circuits","year":2003,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Subthreshold conduction; Noise margin; CMOS; Threshold voltage; Adiabatic circuit; Electronic circuit; Electrical engineering; Electronic engineering; Domino logic; Leakage (economics); Digital electronics; Voltage; Dynamic demand; Transistor; Pass transistor logic; Computer science; Engineering; Power (physics); Physics","score_opus":0.008162630926644966,"score_gpt":0.1782187030806362,"score_spread":0.17005607215399124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W159054067","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000052102976,0.0011860471,0.006426294,0.000018992872,0.0014746146,0.00031001968,0.00002054838,0.0010400066,0.9894714],"genre_scores_gemma":[0.015662156,0.0008840027,0.0005376464,0.00023034109,0.00012506626,0.000018944806,0.000050091567,0.0003570154,0.98213476],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9986233,0.0000040452005,0.00035512226,0.00032626657,0.00029054793,0.00040073213],"domain_scores_gemma":[0.999158,0.000026096654,0.00004305802,0.0006073125,0.00004143201,0.00012405154],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000083948544,0.0005328121,0.00042523287,0.0002399769,0.000042271484,0.00004273866,0.00028352038,0.00052308966,0.003963296],"category_scores_gemma":[0.0000035672379,0.0005336174,0.00014219123,0.000041792187,0.000041088304,0.00013723041,0.000023868242,0.00052521395,0.0050783562],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000762961,0.00004627774,0.000027376633,0.0017974703,0.0016379912,0.00047526727,0.0004421553,0.012933718,0.003416136,0.2984995,0.5523759,0.12834059],"study_design_scores_gemma":[0.00033312317,0.000042197138,0.000016029328,0.00017073174,0.00008061384,0.000051636314,0.0000032273995,0.0068559055,0.00047882955,0.0033419265,0.9873696,0.0012561899],"about_ca_topic_score_codex":0.0000014101275,"about_ca_topic_score_gemma":0.0000106869575,"teacher_disagreement_score":0.43499368,"about_ca_system_score_codex":0.0002645026,"about_ca_system_score_gemma":0.000029425286,"threshold_uncertainty_score":0.9997115},"labels":[],"label_agreement":null},{"id":"W1590907107","doi":"10.1109/mwscas.2002.1187264","title":"A leakage tolerant energy efficient wide domino circuit technique","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Domino; Leakage (economics); Computer science; Domino effect; Domino logic; Electronic engineering; Electrical engineering; Materials science; Reliability engineering; Logic gate; Engineering; Physics; Logic synthesis; Chemistry; Algorithm","score_opus":0.006244360589371428,"score_gpt":0.16692666030139944,"score_spread":0.16068229971202802,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1590907107","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08373812,0.0002883132,0.7224889,0.000017412738,0.0005353145,0.00029448848,0.000002373974,0.0012083664,0.19142675],"genre_scores_gemma":[0.99515945,0.00002829828,0.003030821,0.00015499866,0.000036481208,0.00014177189,0.0000023262494,0.00006480322,0.0013810515],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99877447,0.000029293202,0.00028267413,0.00023536634,0.00021446837,0.00046372958],"domain_scores_gemma":[0.99934846,0.000057379933,0.000021019818,0.00042858458,0.000029356312,0.00011520455],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022627707,0.00024306888,0.00022724103,0.0001705223,0.000061383726,0.000039442857,0.00019409641,0.00012576036,0.0005202968],"category_scores_gemma":[0.000020734797,0.0002185461,0.00007582234,0.00032600085,0.00003250998,0.00009283943,0.000016879578,0.0001551467,0.00021176298],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017632641,0.00024516328,0.0006102089,0.00021196598,0.00015193266,0.00017877697,0.0007974647,0.50612247,0.34729126,0.110025086,0.026630947,0.007717063],"study_design_scores_gemma":[0.0006795316,0.00006253918,0.00019679204,0.00005170891,0.000018888697,0.00007487429,0.00004181502,0.05039039,0.83080435,0.00037078085,0.116641305,0.0006670236],"about_ca_topic_score_codex":0.000023640658,"about_ca_topic_score_gemma":0.000008843279,"teacher_disagreement_score":0.91142136,"about_ca_system_score_codex":0.00013466728,"about_ca_system_score_gemma":0.000029924004,"threshold_uncertainty_score":0.89120513},"labels":[],"label_agreement":null},{"id":"W159307972","doi":"10.1007/11847083_23","title":"Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique","year":2006,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Computer science; Leakage power; Threshold voltage; Static timing analysis; Power consumption; Power (physics); Power optimization; Multiplier (economics); Path (computing); Standby power; Electronic engineering; Low-power electronics; Dual (grammatical number); Dynamic demand; Critical path method; Voltage; Embedded system; Electrical engineering; Transistor; Engineering; Physics","score_opus":0.05226681441261249,"score_gpt":0.27237742729897463,"score_spread":0.22011061288636213,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W159307972","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006869397,0.00017788043,0.996816,0.000041378655,0.0007433209,0.00069959514,0.00004308767,0.00036824515,0.0004235947],"genre_scores_gemma":[0.17874861,0.000014146006,0.8206408,0.0002571892,0.0000911834,0.000024047198,0.00006225806,0.00011950467,0.00004225573],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9961442,0.00009080462,0.0009207803,0.0010971853,0.0008707805,0.00087626406],"domain_scores_gemma":[0.9975614,0.0007410034,0.00030482156,0.0009996201,0.0002496545,0.00014351221],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015537059,0.0007886283,0.0010325052,0.002853991,0.00020401676,0.00024724499,0.0008036589,0.0005271235,0.00011518088],"category_scores_gemma":[0.0000797477,0.00078874023,0.00020799613,0.001858677,0.0004840089,0.00041750673,0.00017960004,0.000882885,0.000009328947],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007143867,0.00001459855,0.00005794723,0.00011952275,0.00008128342,0.000084648884,0.0002208964,0.9944891,0.0016012756,0.00007624456,0.000022407203,0.0032249303],"study_design_scores_gemma":[0.00023933624,0.00008628318,0.000040151077,0.0003121666,0.00021338719,0.000021574115,4.903492e-7,0.98979276,0.0062811635,0.0021258867,0.0000400624,0.000846739],"about_ca_topic_score_codex":0.0000464068,"about_ca_topic_score_gemma":0.00003387289,"teacher_disagreement_score":0.17806168,"about_ca_system_score_codex":0.0008023169,"about_ca_system_score_gemma":0.00035634832,"threshold_uncertainty_score":0.99945635},"labels":[],"label_agreement":null},{"id":"W1596301242","doi":"10.1109/iscas.2004.1329356","title":"Implementation of MCML universal logic gate for 10 GHz-range in 0.13 μm CMOS technology","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Current-mode logic; Electronic engineering; Logic gate; Network topology; Dissipation; Computer science; Topology (electrical circuits); Power (physics); Electrical engineering; Engineering; Physics","score_opus":0.009252774515947405,"score_gpt":0.23948358544423484,"score_spread":0.23023081092828743,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1596301242","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95561206,0.00007036667,0.04114299,0.0002933815,0.00014004568,0.0005244848,0.000013354202,0.00033168483,0.0018716576],"genre_scores_gemma":[0.99285555,0.000031409727,0.006897029,0.000020093,0.000015900412,0.00003876631,0.000010258854,0.000020817213,0.000110185974],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99934363,0.0000041218846,0.0002141069,0.000120945064,0.000072112234,0.0002450659],"domain_scores_gemma":[0.99975616,0.000015887477,0.00002845483,0.00014466199,0.000033018932,0.000021810447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008509407,0.00010948823,0.00014892058,0.000317833,0.000017449716,0.0000051299303,0.00013148728,0.000097852535,0.00028617863],"category_scores_gemma":[0.0000047925105,0.00010732858,0.000029636363,0.00036612118,0.000030177793,0.00017485698,0.000017868078,0.000070549264,0.000047235473],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023887519,0.00034357153,0.040084988,0.0012312157,0.0004206196,0.00007026438,0.004553044,0.5423134,0.22865978,0.11790392,0.007106876,0.057073433],"study_design_scores_gemma":[0.017160924,0.0013636393,0.01572705,0.00012574342,0.00010041118,0.000019051218,0.0061485628,0.034200728,0.90032005,0.014692855,0.008945057,0.001195902],"about_ca_topic_score_codex":0.00013183158,"about_ca_topic_score_gemma":0.0006024017,"teacher_disagreement_score":0.6716603,"about_ca_system_score_codex":0.0001572724,"about_ca_system_score_gemma":0.000025952053,"threshold_uncertainty_score":0.43767327},"labels":[],"label_agreement":null},{"id":"W1596984630","doi":"10.1109/socc.2004.1362424","title":"MOS current mode logic: design, optimization, and variability","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Current-mode logic; Electronic engineering; Computer science; CMOS; Logic gate; Microprocessor; Logic synthesis; Process (computing); Integrated circuit design; Process variation; Computer architecture; Electronic circuit; Engineering; Embedded system; Electrical engineering","score_opus":0.014799432786726626,"score_gpt":0.22576152588969656,"score_spread":0.21096209310296993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1596984630","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0056954795,0.00019195149,0.99131083,0.000065342356,0.00026513942,0.0002654214,0.0000026278278,0.0005164321,0.0016867748],"genre_scores_gemma":[0.8177844,0.00023553523,0.18181625,0.000035402583,0.00004539209,0.000029868977,0.0000052835558,0.000023922135,0.00002391005],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99927044,0.000021300813,0.00018898681,0.00018747924,0.000113795715,0.00021801997],"domain_scores_gemma":[0.9995972,0.000034052056,0.000013625161,0.00022614973,0.000043216278,0.00008579273],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019615404,0.00015206529,0.00013196416,0.000052609794,0.000051817176,0.000038476257,0.000099709345,0.00006341924,0.000120610086],"category_scores_gemma":[0.000025989075,0.0001303855,0.000019089786,0.00016347703,0.000043576776,0.0002680336,0.000023999131,0.00011088945,0.000039135644],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000025942861,0.000025849024,0.00013737554,0.000035035348,0.000008681593,6.860929e-7,0.0001232314,0.99548936,0.00031581294,0.0024516885,0.00031567513,0.0010940274],"study_design_scores_gemma":[0.000511354,0.000032756256,0.000217058,0.000016252348,0.0000129028085,0.0000050997733,0.000007483694,0.98584783,0.0066870493,0.006079618,0.00033202642,0.00025055156],"about_ca_topic_score_codex":0.000009112767,"about_ca_topic_score_gemma":0.0000014325706,"teacher_disagreement_score":0.81208897,"about_ca_system_score_codex":0.0001055811,"about_ca_system_score_gemma":0.000027375749,"threshold_uncertainty_score":0.5316966},"labels":[],"label_agreement":null},{"id":"W1599503238","doi":"10.1109/acssc.1999.831923","title":"Optimal-depth threshold circuits for multiplication and related problems","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Multiplication (music); Constant (computer programming); Binary logarithm; Mathematics; Integer (computer science); Log-log plot; Electronic circuit; Combinatorics; Function (biology); Algebraic number; Discrete mathematics; Arithmetic; Boolean function; Upper and lower bounds; Computer science; Physics; Mathematical analysis","score_opus":0.01540261583914671,"score_gpt":0.2119236203796848,"score_spread":0.19652100454053809,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1599503238","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7298208,0.0011866244,0.15762284,0.000088053144,0.00055417704,0.0022996208,0.000007822661,0.0017380429,0.10668201],"genre_scores_gemma":[0.99199826,0.00008647932,0.006559109,0.000017981421,0.000013722804,0.00015494708,0.000009380008,0.000045076493,0.0011150396],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999314,0.0000054167467,0.00019256488,0.00018114182,0.000075664866,0.00023119553],"domain_scores_gemma":[0.9996552,0.00003229979,0.000019671434,0.00019376096,0.000036325135,0.00006276231],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001560989,0.00013203912,0.00011553498,0.00006649825,0.000055052576,0.00003202389,0.000067081746,0.0000996606,0.000042389835],"category_scores_gemma":[0.000018293522,0.000121081706,0.000025551702,0.00014801239,0.00001908492,0.00022103696,0.000005976827,0.000085110194,0.000049339516],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011290463,0.00018440382,0.013184588,0.0010048979,0.000354991,0.0000036464307,0.0035501865,0.6538169,0.2332824,0.04694418,0.018431958,0.029230595],"study_design_scores_gemma":[0.0030000254,0.00015960248,0.0065116,0.00006785485,0.000052194857,0.000044880675,0.000097507844,0.8656516,0.0979265,0.0012792938,0.024378324,0.0008306203],"about_ca_topic_score_codex":0.0000013685122,"about_ca_topic_score_gemma":0.0000027725036,"teacher_disagreement_score":0.26217747,"about_ca_system_score_codex":0.000036151174,"about_ca_system_score_gemma":0.000008551719,"threshold_uncertainty_score":0.4937569},"labels":[],"label_agreement":null},{"id":"W1602863930","doi":"10.1109/mwsym.1992.188252","title":"Fast nonlinear waveform estimation for large distributed networks","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Waveform; Nonlinear system; Convolution (computer science); Computer science; Algorithm; Speedup; Inversion (geology); Estimation theory; Exponential function; Mathematics; Artificial intelligence; Telecommunications; Mathematical analysis; Parallel computing; Physics; Artificial neural network","score_opus":0.006132603795236845,"score_gpt":0.20563614023505203,"score_spread":0.1995035364398152,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1602863930","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010555329,0.000059779082,0.98421514,0.000018071365,0.00049940485,0.0003325819,0.000060099523,0.00051848276,0.0037410974],"genre_scores_gemma":[0.9442197,0.000020174855,0.054773554,0.0000483592,0.00010634646,0.00006481405,0.00037567294,0.0000504514,0.00034091118],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99915344,0.0000063245016,0.00021328578,0.00012840524,0.000096840995,0.00040173414],"domain_scores_gemma":[0.99962664,0.000038434187,0.000020044488,0.00019775337,0.00004422736,0.00007291412],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018067153,0.00015599676,0.00014278051,0.000048861297,0.00008051652,0.00003973792,0.00008975201,0.00010333448,0.00012806807],"category_scores_gemma":[0.000029818071,0.00013786799,0.000052212985,0.00020682359,0.000008104714,0.00024980112,0.000008060067,0.000101756996,0.000080064376],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011427581,0.000059765902,0.00036200398,0.00009247455,0.000057589372,0.0000019683414,0.000092244096,0.9656232,0.00025315004,0.009616771,0.016004223,0.007825172],"study_design_scores_gemma":[0.0005871061,0.000030959687,0.00014344881,0.0000100531815,0.000012193736,0.0000034113468,0.000022431783,0.9648229,0.00501672,0.000082421466,0.029078286,0.00019006265],"about_ca_topic_score_codex":0.0000010879032,"about_ca_topic_score_gemma":0.0000079691235,"teacher_disagreement_score":0.9336644,"about_ca_system_score_codex":0.000084091465,"about_ca_system_score_gemma":0.000012162525,"threshold_uncertainty_score":0.56220937},"labels":[],"label_agreement":null},{"id":"W1605823078","doi":"10.1109/iscas.1994.409265","title":"Current input TSPC latch for high speed, complex switching trees","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"BiCMOS; Block (permutation group theory); Computer science; CMOS; Lookup table; Tree (set theory); Binary tree; Computer hardware; Embedded system; Electronic engineering; Electrical engineering; Transistor; Engineering; Algorithm; Mathematics; Voltage","score_opus":0.03822810502108505,"score_gpt":0.24117633595541035,"score_spread":0.2029482309343253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1605823078","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8337182,0.0012393977,0.1435145,0.0004821436,0.0027346555,0.0009532407,0.000031397674,0.0022013132,0.015125168],"genre_scores_gemma":[0.99256986,0.00016490468,0.0061349543,0.00006966709,0.00038291037,0.000025226114,0.000016341812,0.000069089016,0.00056702073],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99880457,0.000009276783,0.00030540788,0.00022453016,0.00019471404,0.00046152333],"domain_scores_gemma":[0.99945146,0.00007455083,0.000028239883,0.00030577497,0.000036058216,0.00010389135],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00010683287,0.00024871793,0.00025684093,0.00013588743,0.00009268803,0.0000714927,0.0002495742,0.000069756745,0.0010609227],"category_scores_gemma":[0.0000114362865,0.00022302041,0.00007987423,0.00019941162,0.000016113756,0.00028599633,0.00003341582,0.0001788181,0.00057741406],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036656973,0.00036122146,0.0055568246,0.0007884435,0.000297612,0.0000143301,0.0028155593,0.09547041,0.05505531,0.011379372,0.5043422,0.32388204],"study_design_scores_gemma":[0.0014077912,0.000093075374,0.0042565623,0.000059113776,0.000034217966,0.000007511262,0.00004167444,0.86158186,0.010007368,0.00037299152,0.12149215,0.000645661],"about_ca_topic_score_codex":0.000021894251,"about_ca_topic_score_gemma":0.000033079526,"teacher_disagreement_score":0.7661115,"about_ca_system_score_codex":0.00008748587,"about_ca_system_score_gemma":0.0000046281007,"threshold_uncertainty_score":0.99985224},"labels":[],"label_agreement":null},{"id":"W1616830270","doi":"10.1109/mwscas.2015.7282186","title":"Runtime slack-deficit detection for a low-voltage DCT circuit","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Discrete cosine transform; Overhead (engineering); Voltage; Dynamic voltage scaling; Field-programmable gate array; Energy (signal processing); Electronic circuit; Process (computing); Frequency scaling; Computer hardware; Electronic engineering; Real-time computing; Embedded system; Electrical engineering; Engineering; Mathematics","score_opus":0.020930442954547702,"score_gpt":0.20507722388928,"score_spread":0.1841467809347323,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1616830270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36245084,0.00015659719,0.6055427,0.000015461377,0.0013701967,0.0006051742,0.000009932845,0.0014845718,0.02836453],"genre_scores_gemma":[0.99659765,0.000007849957,0.00090444955,0.000048268466,0.00024133606,0.00010505494,0.000008416568,0.00007770838,0.0020092917],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99895054,0.000007616945,0.00024036417,0.00020764755,0.00019897676,0.00039488112],"domain_scores_gemma":[0.9994089,0.00004252102,0.000024821273,0.00030165218,0.00008156655,0.00014051104],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00025507613,0.00020286515,0.00019900114,0.00015110445,0.000055109966,0.000060492555,0.00016898265,0.0001269231,0.00010997858],"category_scores_gemma":[0.000038522823,0.00019421686,0.000077426375,0.00024595505,0.00001880358,0.00035042246,0.00001942493,0.00012475319,0.000941122],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024045295,0.00028559353,0.0021670728,0.0012389651,0.00053541694,0.00003920218,0.0035567593,0.101846166,0.6665332,0.0051801284,0.09385095,0.124526106],"study_design_scores_gemma":[0.0038940974,0.00052254286,0.0011046934,0.00006862454,0.00009157179,0.000040290175,0.00033125305,0.5461248,0.36277947,0.0017026573,0.08198513,0.0013548776],"about_ca_topic_score_codex":0.00002177633,"about_ca_topic_score_gemma":0.000027355305,"teacher_disagreement_score":0.6341468,"about_ca_system_score_codex":0.00017434111,"about_ca_system_score_gemma":0.000027787175,"threshold_uncertainty_score":0.99983674},"labels":[],"label_agreement":null},{"id":"W163108848","doi":"10.1007/978-0-387-68953-1_3","title":"Pipelining to Reduce the Power","year":2007,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Microarchitecture; Computer science; Application-specific integrated circuit; Pipeline (software); Computer architecture; Embedded system; Sizing; Power (physics); Dynamic demand; Power optimization; Power consumption; Computer engineering; Reliability engineering; Engineering","score_opus":0.02493505893601701,"score_gpt":0.23628456024021413,"score_spread":0.2113495013041971,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W163108848","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00014239026,0.00050852983,0.009014151,0.00012466458,0.0017417922,0.0003630343,0.0000066729226,0.0007217351,0.98737705],"genre_scores_gemma":[0.02914887,0.00014147242,0.0031076078,0.0010169579,0.000728105,0.000015382204,0.000009910784,0.0003074856,0.9655242],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99850583,0.0000036409094,0.00039412655,0.00029159593,0.00036865327,0.00043616234],"domain_scores_gemma":[0.9989338,0.00008823516,0.000038041522,0.00073226006,0.000062154446,0.00014552062],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00034039066,0.00043718575,0.00030993763,0.0002442358,0.00007413129,0.00006075095,0.00047985555,0.00034720654,0.0029823475],"category_scores_gemma":[0.000012330251,0.00031466692,0.00012218287,0.000069805894,0.000040143248,0.00009084527,0.000079852594,0.0006400653,0.006210812],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043819637,0.000012260766,0.000007620047,0.00012326177,0.00042062535,0.00012541057,0.00203442,0.009925152,0.0014976948,0.14708813,0.77691996,0.061801653],"study_design_scores_gemma":[0.00011036557,0.00004215088,0.00001930309,0.00013094759,0.000029212872,0.000017194885,0.000024667068,0.00049270334,0.0014632331,0.00040275755,0.99670416,0.00056328095],"about_ca_topic_score_codex":0.0000047054154,"about_ca_topic_score_gemma":0.000011490241,"teacher_disagreement_score":0.21978423,"about_ca_system_score_codex":0.00013614426,"about_ca_system_score_gemma":0.00002949914,"threshold_uncertainty_score":0.99993056},"labels":[],"label_agreement":null},{"id":"W1643552206","doi":"10.1109/mwscas.1990.140665","title":"RC-tree delay evaluation in hierarchical environment","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Hierarchy; Tree (set theory); Computer science; Interconnection; Hierarchical database model; Theoretical computer science; Algorithm; Data mining; Mathematics; Computer network; Combinatorics","score_opus":0.018065208248255755,"score_gpt":0.19726680983691514,"score_spread":0.1792016015886594,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1643552206","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89393365,0.0005817486,0.013195405,0.00020815397,0.00027700822,0.00041954074,0.0000013462226,0.0002786428,0.09110448],"genre_scores_gemma":[0.9967836,0.00014184944,0.0024268685,0.00004286089,0.000047697293,0.000051860115,0.000004105111,0.00002162452,0.00047952263],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99911594,0.000028553304,0.00018547704,0.00013873655,0.00030363325,0.00022762839],"domain_scores_gemma":[0.9997002,0.000027499265,0.000008033228,0.0002055395,0.000004982148,0.000053755044],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00023774758,0.000110281064,0.00009526648,0.00011287053,0.000018476254,0.000013592956,0.00009868539,0.000066995766,0.00396417],"category_scores_gemma":[0.0000083489,0.000102396705,0.000023630608,0.000111222456,0.0000185427,0.0001523922,0.000016891152,0.0001498741,0.001610023],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009886489,0.00021738937,0.008466603,0.00004548879,0.00005098122,0.000032681928,0.0016623437,0.57380843,0.010768495,0.00091128075,0.018619927,0.38540646],"study_design_scores_gemma":[0.00051352347,0.000029496214,0.011090105,0.0000074811037,0.0000075544867,0.0000041702874,0.000010218283,0.97945803,0.0022586812,0.00014289947,0.006315426,0.00016240108],"about_ca_topic_score_codex":0.0000049014134,"about_ca_topic_score_gemma":0.00001673688,"teacher_disagreement_score":0.4056496,"about_ca_system_score_codex":0.00020408758,"about_ca_system_score_gemma":0.0000032873397,"threshold_uncertainty_score":0.9991673},"labels":[],"label_agreement":null},{"id":"W1652701076","doi":"10.1109/newcas.2004.1359112","title":"Low-overhead asynchronous RISC microprocessor - a design experiment","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Microprocessor; Asynchronous communication; Computer science; Reduced instruction set computing; Embedded system; Overhead (engineering); Asynchronous system; Computer architecture; Instruction set; Computer hardware; Operating system; Synchronous circuit; Computer network; Telecommunications","score_opus":0.022866402537980834,"score_gpt":0.2366097314948731,"score_spread":0.21374332895689227,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1652701076","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8253606,0.042159453,0.1141332,0.0004959817,0.0064178547,0.0043889354,0.0003185241,0.001757274,0.004968154],"genre_scores_gemma":[0.9964836,0.00048493446,0.000100269965,0.00020630602,0.0011168456,0.00025691188,0.00001654963,0.00022510263,0.0011094329],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9957996,0.00018143939,0.0010156491,0.000821161,0.0008200027,0.0013621468],"domain_scores_gemma":[0.99792284,0.00020360254,0.00021222874,0.0010044499,0.00019025925,0.00046664596],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00082338747,0.00095400854,0.00090391934,0.00028264232,0.00061210484,0.00039937653,0.0007003304,0.00039438237,0.00007592104],"category_scores_gemma":[0.000026047073,0.00071753317,0.00017182744,0.0006664207,0.000251333,0.0005392273,0.000044571425,0.0007473977,0.00075260527],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001385618,0.0004583154,0.00010588396,0.00048887223,0.0003738666,0.00018878993,0.008563768,0.9542553,0.005680367,0.00030073416,0.015374614,0.014070938],"study_design_scores_gemma":[0.079610646,0.012238422,0.007185107,0.0409221,0.003019445,0.013564,0.11127621,0.20983377,0.2711518,0.002527657,0.20855841,0.04011241],"about_ca_topic_score_codex":0.00020763207,"about_ca_topic_score_gemma":0.00005560262,"teacher_disagreement_score":0.74442154,"about_ca_system_score_codex":0.00055265176,"about_ca_system_score_gemma":0.00021515852,"threshold_uncertainty_score":0.9995276},"labels":[],"label_agreement":null},{"id":"W1655285543","doi":"10.1109/mwscas.2015.7282091","title":"Single-ended 6T sub-threshold SRAM with horizontal local bit-lines","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Static random-access memory; Block (permutation group theory); Computer science; Interleaving; Power (physics); Bit (key); Computer hardware; Power consumption; Electronic engineering; Engineering; Mathematics; Computer network","score_opus":0.020232146804355998,"score_gpt":0.19511286368344585,"score_spread":0.17488071687908985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1655285543","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9015717,0.00028725094,0.05433821,0.00007844512,0.0008660782,0.00025628923,0.000004887596,0.0015634862,0.04103368],"genre_scores_gemma":[0.99597186,0.0000069344774,0.0030623784,0.0000598509,0.00028274485,0.00002294487,0.000015648784,0.00008822423,0.0004894077],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99856496,0.000010504054,0.0002565747,0.0002653058,0.00039804232,0.00050461706],"domain_scores_gemma":[0.99919426,0.000021640239,0.000024729918,0.00038542197,0.00009490399,0.00027901842],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014286031,0.00031436447,0.00026959562,0.00014872864,0.000043924687,0.00008199077,0.00023697465,0.00013764681,0.000052396266],"category_scores_gemma":[0.000008430188,0.00024147984,0.000046620982,0.00036998992,0.000100738616,0.00047622412,0.00004132999,0.00022823425,0.00045482244],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00096734153,0.0010799334,0.023371955,0.0005137928,0.0008949659,0.0008634747,0.0032683231,0.46261305,0.12783727,0.0066750906,0.31718254,0.054732274],"study_design_scores_gemma":[0.004596506,0.00201252,0.0010552774,0.00012896743,0.00009527158,0.00025476931,0.0009637509,0.4571424,0.49485052,0.00025774352,0.036758088,0.0018841609],"about_ca_topic_score_codex":0.000032083815,"about_ca_topic_score_gemma":0.00018032717,"teacher_disagreement_score":0.36701325,"about_ca_system_score_codex":0.00018872214,"about_ca_system_score_gemma":0.000058833884,"threshold_uncertainty_score":0.9847262},"labels":[],"label_agreement":null},{"id":"W1656592079","doi":"","title":"Coups de circuits","year":2003,"lang":"fr","type":"article","venue":"Continuité","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Political science","score_opus":0.009439057757442129,"score_gpt":0.20391360847387213,"score_spread":0.19447455071643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1656592079","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5534955,0.057436813,0.04877634,0.00057001016,0.010126579,0.000696575,0.00004798182,0.00083857984,0.32801163],"genre_scores_gemma":[0.92880356,0.00067912415,0.002295859,0.00019972325,0.0004810984,0.00003430465,0.0000041491294,0.00012871627,0.067373484],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.997933,0.000100122714,0.00038369698,0.0003183192,0.00022938586,0.0010355308],"domain_scores_gemma":[0.99893963,0.00012045888,0.000061578874,0.0005190166,0.00008476736,0.00027453477],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00057374645,0.0003561213,0.00037029316,0.000114967836,0.00009204337,0.00011294827,0.0002910118,0.00033196455,0.0020082714],"category_scores_gemma":[0.00017470858,0.0004324355,0.00012889474,0.00037464275,0.000105467356,0.00033505706,0.000024659912,0.00045444345,0.0030939267],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000135099845,0.00036908206,0.034160867,0.0013779622,0.00060149585,0.0007784523,0.011271492,0.011285973,0.08158258,0.1819077,0.19299103,0.48365986],"study_design_scores_gemma":[0.0013031785,0.00008916156,0.0062895543,0.0003167813,0.00012350755,0.00018297812,0.00015505987,0.005625106,0.05939728,0.0015476967,0.92412615,0.00084354845],"about_ca_topic_score_codex":0.000049527695,"about_ca_topic_score_gemma":0.000036391702,"teacher_disagreement_score":0.73113513,"about_ca_system_score_codex":0.00038214625,"about_ca_system_score_gemma":0.00016262187,"threshold_uncertainty_score":0.9998127},"labels":[],"label_agreement":null},{"id":"W1673496079","doi":"10.3233/fi-2009-141","title":"Application of Concurrency in the Asynchronous Design of Write-after-read Operations","year":2009,"lang":"en","type":"article","venue":"Fundamenta Informaticae","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Department of Science and Technology, Ministry of Science and Technology, India","keywords":"Concurrency; Computer science; Asynchronous communication; Programming language; Asynchronous system; Parallel computing; Computer architecture; Computer network; Telecommunications","score_opus":0.009797610377747182,"score_gpt":0.2276488690925133,"score_spread":0.21785125871476613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1673496079","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2941502,0.00031366578,0.6976016,0.00013455191,0.0001480229,0.0015578388,0.000043693515,0.000111023546,0.0059393877],"genre_scores_gemma":[0.9930726,0.000051790903,0.0065715527,0.0001192261,0.000016754637,0.00012782912,0.00002655134,0.000008048126,0.000005615086],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988164,0.000028880964,0.0006609795,0.00006637137,0.0002286414,0.00019876078],"domain_scores_gemma":[0.9994263,0.00007271033,0.000064114996,0.00036479067,0.000041332227,0.000030731695],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003284131,0.0001395643,0.00020332675,0.00015564606,0.000031983225,0.000029885176,0.000304115,0.000058504793,0.00006537101],"category_scores_gemma":[0.000015121108,0.00011042671,0.000036780093,0.00036632246,0.00005512324,0.00054742,0.0000131463075,0.00013155043,0.000058482474],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011796857,0.0007992468,0.006660719,0.0011496599,0.000137487,0.0000045342085,0.054065935,0.70478874,0.020200735,0.01635291,0.004640519,0.19108152],"study_design_scores_gemma":[0.0015122693,0.00069293915,0.03058304,0.00020359117,0.000055180913,0.00001597717,0.001396633,0.950875,0.011414968,0.000529966,0.0022555126,0.00046493651],"about_ca_topic_score_codex":0.000015259298,"about_ca_topic_score_gemma":0.000005341533,"teacher_disagreement_score":0.6989224,"about_ca_system_score_codex":0.00007094899,"about_ca_system_score_gemma":0.000033016753,"threshold_uncertainty_score":0.45030704},"labels":[],"label_agreement":null},{"id":"W1690545432","doi":"10.1109/iscas.1999.780161","title":"A formulation for quick evaluation and optimization of digital CMOS circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Propagation delay; Inverter; Transistor; Electronic engineering; Computer science; Electronic circuit; Sizing; Capacitance; Delay calculation; Digital electronics; Electrical engineering; Engineering; Voltage; Physics","score_opus":0.01999034593768436,"score_gpt":0.23794132942597854,"score_spread":0.21795098348829417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1690545432","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1389543,0.00008183231,0.85282385,0.000005639205,0.00011381478,0.0005947649,0.0000051647053,0.00008965073,0.0073309643],"genre_scores_gemma":[0.9917094,0.000010620367,0.00813791,0.000004222639,0.000013288191,0.000040077906,0.000029984185,0.0000171668,0.00003730082],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999519,0.0000062574522,0.0001659499,0.00008102514,0.00012828675,0.000099486555],"domain_scores_gemma":[0.9997271,0.000034991503,0.000026408301,0.00008232769,0.00010494853,0.000024246785],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018221185,0.000071289905,0.00008075442,0.00007224256,0.000023196939,0.000026877917,0.000024127157,0.00004647231,0.000042038628],"category_scores_gemma":[0.000069558235,0.0000694711,0.00001754612,0.00011024589,0.000005385591,0.00043926638,0.0000025373165,0.000019283036,0.0000025894938],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003270357,0.000009703889,0.0008401885,0.00007985628,0.000016479527,2.7128246e-8,0.00019887532,0.98255515,0.0016054233,0.0036154846,0.00013264091,0.010942912],"study_design_scores_gemma":[0.00066108664,0.000045815606,0.00037079098,0.000009406798,0.000019279985,0.0000017103745,0.000027063139,0.98736906,0.010685235,0.00057981675,0.00013887249,0.000091860195],"about_ca_topic_score_codex":5.4762705e-7,"about_ca_topic_score_gemma":8.2068095e-7,"teacher_disagreement_score":0.8527551,"about_ca_system_score_codex":0.000040929022,"about_ca_system_score_gemma":0.000016254342,"threshold_uncertainty_score":0.28329492},"labels":[],"label_agreement":null},{"id":"W1719300925","doi":"10.1007/3-540-46117-5_33","title":"A Flexible Power Model for FPGAs","year":2002,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":178,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; CAD; Computer architecture; Design flow; Embedded system; Variety (cybernetics); Power (physics); Power optimization; Reconfigurable computing; Power analysis; Engineering; Engineering drawing; Artificial intelligence; Power consumption; Algorithm","score_opus":0.020180958157515288,"score_gpt":0.2200088772479058,"score_spread":0.19982791909039052,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1719300925","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00008429357,0.0005496668,0.9860998,0.000077704084,0.0015818753,0.00052506226,0.000017601024,0.00042557856,0.01063843],"genre_scores_gemma":[0.43353102,0.00016292301,0.5583275,0.0010373715,0.0007696292,0.0000765357,0.000013210958,0.0002893386,0.005792492],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99767745,0.000003697405,0.00037381003,0.0007320396,0.0005100979,0.00070293766],"domain_scores_gemma":[0.99878174,0.00015275925,0.00006585406,0.0007515475,0.00011800849,0.0001300721],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00030606604,0.00051380455,0.00044391918,0.0006209323,0.00012349588,0.00016970462,0.0010532226,0.00035378078,0.0000752842],"category_scores_gemma":[0.000021994121,0.00049017416,0.00012845376,0.0002675391,0.0002645418,0.00033931824,0.00015975177,0.00055467256,0.00009646149],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000034557818,0.0000071951486,0.000002456988,0.00007196386,0.0000108341865,0.000007552212,0.00048221674,0.9443843,0.0001603882,0.0013644953,0.00045182317,0.053053327],"study_design_scores_gemma":[0.00023286506,0.00006585963,0.000003263263,0.0002100282,0.0000092986775,0.000014619967,3.321585e-8,0.97051215,0.0022509892,0.023029882,0.0030994925,0.0005715344],"about_ca_topic_score_codex":0.0000013437054,"about_ca_topic_score_gemma":0.0000062944764,"teacher_disagreement_score":0.4334467,"about_ca_system_score_codex":0.00032232897,"about_ca_system_score_gemma":0.00010914119,"threshold_uncertainty_score":0.99975497},"labels":[],"label_agreement":null},{"id":"W1737517460","doi":"10.1109/pacrim.1999.799569","title":"A self-restored current-mode CMOS multiple-valued logic design architecture","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan; CMC Microsystems","keywords":"CMOS; Architecture; Logic gate; Computer science; Current-mode logic; Mode (computer interface); Electronic engineering; Logic synthesis; Computer architecture; Electrical engineering; Engineering","score_opus":0.019052036917811172,"score_gpt":0.23627210424190312,"score_spread":0.21722006732409194,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1737517460","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036117487,0.0013896327,0.94890356,0.000028044902,0.0014762288,0.0010034431,0.000007614343,0.0030668932,0.008007074],"genre_scores_gemma":[0.82180744,0.000105624145,0.17746973,0.000073425676,0.000119161836,0.00011342334,0.000008553604,0.000107360545,0.00019529332],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981301,0.00013387421,0.00034442884,0.00036846052,0.000323434,0.00069969863],"domain_scores_gemma":[0.99902153,0.00014502332,0.000038363007,0.0005383486,0.000050120638,0.00020661729],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002666914,0.00042350203,0.00032141744,0.00021303765,0.000103692495,0.000061770006,0.0003272143,0.00016427827,0.00020293724],"category_scores_gemma":[0.00010325031,0.00035831035,0.0001092885,0.0004155519,0.000039080056,0.00019864878,0.000023695753,0.0004461611,0.0005371468],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009425044,0.00047876162,0.0026595404,0.0007034199,0.00041571085,0.00006715775,0.0035174615,0.9074007,0.030141145,0.00905842,0.029912028,0.015551366],"study_design_scores_gemma":[0.0036600537,0.00022821824,0.0006819682,0.000095291936,0.000120777586,0.00008275784,0.000070798735,0.84003085,0.0632879,0.0023449617,0.08759286,0.0018035673],"about_ca_topic_score_codex":0.0000071672657,"about_ca_topic_score_gemma":0.000010457795,"teacher_disagreement_score":0.78568995,"about_ca_system_score_codex":0.00016760083,"about_ca_system_score_gemma":0.00006506278,"threshold_uncertainty_score":0.9998869},"labels":[],"label_agreement":null},{"id":"W1744255396","doi":"10.1109/pacrim.1999.799568","title":"A VHDL library for current-mode CMOS multiple-valued logic","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan; CMC Microsystems","keywords":"VHDL; Adder; Computer science; CMOS; Logic synthesis; Logic gate; Logic family; Electronic engineering; Computer architecture; Arithmetic; Computer hardware; Algorithm; Mathematics; Engineering; Field-programmable gate array","score_opus":0.019918294124673955,"score_gpt":0.24232513463785127,"score_spread":0.22240684051317733,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1744255396","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29929093,0.004434947,0.5781504,0.00015650246,0.0068747313,0.0035232818,0.0001506344,0.008437931,0.098980635],"genre_scores_gemma":[0.95425814,0.00010329658,0.04365525,0.00014810664,0.0001569139,0.00020149029,0.000040122755,0.00011830588,0.0013183923],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99890876,0.00002127759,0.0002533362,0.00022961716,0.00013084493,0.00045615272],"domain_scores_gemma":[0.99943423,0.000096797434,0.00002124381,0.0003109313,0.000019503615,0.000117269694],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008613058,0.00023555559,0.00020955876,0.00011190288,0.0000629798,0.00005468611,0.00020503391,0.00009465497,0.00032593522],"category_scores_gemma":[0.000047540565,0.00020507915,0.000098887554,0.00021795004,0.000022994365,0.00055846595,0.000019316545,0.00015219642,0.00031094506],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012467285,0.000544045,0.017837005,0.0017331404,0.0003425673,0.000021363203,0.0013929355,0.07457922,0.020339554,0.13366935,0.7176349,0.03178126],"study_design_scores_gemma":[0.0026596726,0.00011788008,0.00043468567,0.000062356055,0.000038352002,0.00001013651,0.00006183768,0.6076031,0.0928094,0.0023593397,0.29295367,0.00088958914],"about_ca_topic_score_codex":0.0000016121654,"about_ca_topic_score_gemma":0.0000019976608,"teacher_disagreement_score":0.6549672,"about_ca_system_score_codex":0.00003555744,"about_ca_system_score_gemma":0.00003311708,"threshold_uncertainty_score":0.8362885},"labels":[],"label_agreement":null},{"id":"W1747876726","doi":"10.3233/ica-2002-9204","title":"A methodology for substrate crosstalk evaluation for system-on-a-chip","year":2002,"lang":"en","type":"article","venue":"Integrated Computer-Aided Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Crosstalk; Chip; Computer science; Substrate (aquarium); Computer architecture; Embedded system; Electronic engineering; Engineering; Telecommunications; Biology","score_opus":0.07022508650471476,"score_gpt":0.2625886130073652,"score_spread":0.19236352650265043,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1747876726","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16112658,0.0003609791,0.83197206,0.000025431305,0.003157224,0.001411022,0.000059390477,0.0016488745,0.00023845151],"genre_scores_gemma":[0.8457381,0.000013431835,0.15244797,0.000029315972,0.00050981616,0.0009776735,0.00007585718,0.00016334136,0.00004448254],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997847,0.000062374915,0.0006286539,0.00046154304,0.0002605407,0.00073986204],"domain_scores_gemma":[0.9982884,0.00075836154,0.000074893695,0.0004407022,0.00029417788,0.00014347093],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009414909,0.0005136028,0.0005543436,0.0004321567,0.00011126286,0.00014695922,0.00035936665,0.00027002228,0.000029194502],"category_scores_gemma":[0.0001191643,0.0005072038,0.00020809883,0.00044420417,0.0000239986,0.00025686482,0.000018274766,0.00031744663,0.000059918017],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003324736,0.000027392063,0.0000066225784,0.00048259864,0.00019962467,0.000005359055,0.00029856537,0.96052504,0.014471396,0.0020876103,0.0024167185,0.019445859],"study_design_scores_gemma":[0.001575531,0.00032438507,0.000064954394,0.00025755703,0.00007458265,0.00003609541,0.000036478377,0.9618395,0.031911038,0.000071780676,0.003308607,0.00049946655],"about_ca_topic_score_codex":0.000008114977,"about_ca_topic_score_gemma":0.0000037787622,"teacher_disagreement_score":0.68461156,"about_ca_system_score_codex":0.00054394227,"about_ca_system_score_gemma":0.000025238045,"threshold_uncertainty_score":0.999738},"labels":[],"label_agreement":null},{"id":"W1769946178","doi":"10.1109/iscas.2006.1692821","title":"A 0.8V Algorithmically Defined Buffer and Ring Oscillator Low-Energy Design for Nanometer SoCs","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Ring oscillator; Buffer (optical fiber); Nanometre; Computer science; Ring (chemistry); Embedded system; Electrical engineering; Telecommunications; Physics; Engineering; CMOS","score_opus":0.00729027415169978,"score_gpt":0.17429064597865532,"score_spread":0.16700037182695554,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1769946178","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14041777,0.00037824071,0.8551693,0.000047557973,0.00035805078,0.00030629398,0.000012223371,0.00059828034,0.0027123122],"genre_scores_gemma":[0.8288253,0.00004437839,0.16913779,0.00011611306,0.00026643148,0.0001360884,0.000013791798,0.000109233646,0.001350887],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986718,0.000016685972,0.0003243473,0.0002989603,0.0001669133,0.0005212916],"domain_scores_gemma":[0.9994158,0.00016588719,0.000027062504,0.00023425816,0.000052366988,0.000104593986],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00017438515,0.00028908122,0.0002819935,0.0001637153,0.00009581316,0.00009848553,0.00014572778,0.00015044858,0.00006276387],"category_scores_gemma":[0.000014412464,0.00025623513,0.000075929325,0.00019072075,0.000041433035,0.0002627343,0.000035912537,0.00008252818,0.000035072455],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033099577,0.0003574286,0.002846562,0.0011723987,0.00070013263,0.00006161198,0.0006146287,0.15298124,0.6187623,0.029322574,0.13144207,0.061408047],"study_design_scores_gemma":[0.002520165,0.00022148654,0.0020547095,0.000063026,0.00006839945,0.000028971172,0.000019700828,0.84027946,0.1266259,0.0020872524,0.024884941,0.0011459786],"about_ca_topic_score_codex":0.00004401832,"about_ca_topic_score_gemma":0.000015228342,"teacher_disagreement_score":0.68840754,"about_ca_system_score_codex":0.00008459451,"about_ca_system_score_gemma":0.000022197924,"threshold_uncertainty_score":0.999989},"labels":[],"label_agreement":null},{"id":"W1775385003","doi":"10.1109/iscas.2002.1010653","title":"Self-timed MOS current mode logic for digital applications","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Current (fluid); Current-mode logic; Logic gate; Mode (computer interface); Electrical engineering; Electronic engineering; Engineering; Human–computer interaction; Algorithm","score_opus":0.011239754555200647,"score_gpt":0.23524282355119377,"score_spread":0.22400306899599312,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1775385003","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026481785,0.0003681375,0.9478679,0.000019251016,0.00023708244,0.0009569693,0.000028765557,0.0011120851,0.04676165],"genre_scores_gemma":[0.9648229,0.000068676636,0.033447575,0.000024766483,0.00008089747,0.0009997723,0.00003546451,0.000049146765,0.00047083234],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99931943,0.000003386917,0.00016562115,0.00015387074,0.00009170335,0.00026597266],"domain_scores_gemma":[0.9995915,0.000040637293,0.00001397695,0.00024222265,0.000035552253,0.000076053584],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000044720437,0.0001389221,0.00011427691,0.000056724562,0.00005197511,0.00005543012,0.00012694577,0.000047721747,0.000047039503],"category_scores_gemma":[0.000008639274,0.00012417881,0.00005333545,0.00015557629,0.000011059192,0.0002443887,0.000008663762,0.00007300956,0.0003281413],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025768528,0.0013114976,0.0018457054,0.0019323443,0.00050949736,0.0000027167894,0.0011928574,0.17219304,0.0055675567,0.54017967,0.1157422,0.15949714],"study_design_scores_gemma":[0.0007467373,0.000045210465,0.000027473758,0.00000939402,0.000030134537,0.000005517077,0.000037877737,0.38811335,0.011869708,0.006354946,0.59226996,0.000489703],"about_ca_topic_score_codex":2.5551742e-7,"about_ca_topic_score_gemma":5.834901e-7,"teacher_disagreement_score":0.9621747,"about_ca_system_score_codex":0.00006897541,"about_ca_system_score_gemma":0.00001933861,"threshold_uncertainty_score":0.50638646},"labels":[],"label_agreement":null},{"id":"W1775955075","doi":"10.1109/glsv.1995.516028","title":"Circuit/architecture for low-power high-performance 32-bit adder","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Adder; CMOS; Computer science; Power (physics); Logic gate; Electronic engineering; Low-power electronics; 16-bit; Computer hardware; Arithmetic; Electrical engineering; Engineering; Mathematics; Algorithm","score_opus":0.009954669308786716,"score_gpt":0.17422306114290975,"score_spread":0.16426839183412303,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1775955075","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8536072,0.0007159263,0.079525635,0.00023441842,0.002443852,0.0012203793,0.00005413603,0.0024425124,0.05975598],"genre_scores_gemma":[0.9904177,0.000108345805,0.0039122435,0.00039093394,0.00032594352,0.00019450557,0.00001854484,0.00016285077,0.0044689276],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99790883,0.000013788509,0.0004330128,0.00041241772,0.00033583722,0.00089613453],"domain_scores_gemma":[0.9989319,0.00009301008,0.00004344457,0.0006650165,0.00007855802,0.00018810292],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00015340134,0.0004571579,0.00038149257,0.00024683605,0.00015955167,0.00008290752,0.00046583684,0.0002452795,0.00373438],"category_scores_gemma":[0.00002013145,0.00040555178,0.00012499504,0.00041497726,0.00006728584,0.00046739407,0.0000409017,0.00036381104,0.001500508],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009059406,0.0004440894,0.002189567,0.001782976,0.00071578106,0.00003984534,0.0038222808,0.28915134,0.040391136,0.0060474006,0.546345,0.10898001],"study_design_scores_gemma":[0.00670379,0.0009343093,0.006949421,0.0003627197,0.00015618224,0.000114415256,0.00011614305,0.46180487,0.17985982,0.0009966213,0.3379785,0.00402321],"about_ca_topic_score_codex":0.0000044672906,"about_ca_topic_score_gemma":0.000006401956,"teacher_disagreement_score":0.20836647,"about_ca_system_score_codex":0.00011394101,"about_ca_system_score_gemma":0.000012955833,"threshold_uncertainty_score":0.99983966},"labels":[],"label_agreement":null},{"id":"W1777658069","doi":"10.1109/iscas.1999.777908","title":"Development of a high performance TSPC library for implementation of large digital building blocks","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; CMOS; Heuristic; Computer architecture; Standard cell; Set (abstract data type); Digital electronics; Digital library; Electronic circuit; Electronic engineering; Integrated circuit; Embedded system; Computer engineering; Engineering; Electrical engineering; Operating system; Artificial intelligence","score_opus":0.00798055993720174,"score_gpt":0.22587531299782115,"score_spread":0.21789475306061942,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1777658069","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9541506,0.000038847284,0.043455373,0.000004172642,0.00013927816,0.000275656,0.000032674056,0.00013537554,0.0017679885],"genre_scores_gemma":[0.91444653,0.000011866945,0.085295655,0.00000863141,0.000014524772,0.000039505165,0.000027400076,0.000033594068,0.00012227196],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990633,0.0000033902033,0.000419572,0.00011328979,0.00013950927,0.00026090277],"domain_scores_gemma":[0.9997172,0.000026769489,0.000059313985,0.00012952942,0.000028799957,0.000038403137],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000110067114,0.00013107121,0.00017630831,0.00012431844,0.00004058751,0.0000190556,0.00010938803,0.000043675907,0.00024983857],"category_scores_gemma":[0.0000042155116,0.00012417139,0.00003505952,0.00018859321,0.000010841209,0.0007175613,0.000022047167,0.00004346424,0.000004907013],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023031265,0.0007099242,0.1913773,0.0073446045,0.0015553887,0.0000049149153,0.017671559,0.023846375,0.32897946,0.076493196,0.02113087,0.3306561],"study_design_scores_gemma":[0.0008843866,0.00005969571,0.0036453314,0.000035611556,0.000009124806,0.0000014614633,0.00028471363,0.0033802937,0.97903305,0.000050888088,0.012433307,0.00018210549],"about_ca_topic_score_codex":7.884448e-7,"about_ca_topic_score_gemma":0.0000012888144,"teacher_disagreement_score":0.6500536,"about_ca_system_score_codex":0.000030383688,"about_ca_system_score_gemma":0.00006513944,"threshold_uncertainty_score":0.50635624},"labels":[],"label_agreement":null},{"id":"W1801025350","doi":"10.1109/ccece.2001.933751","title":"An investigation of clock-race conditions in NORA dynamic CMOS circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"CMOS; Adder; Electronic circuit; Computer science; Logic gate; Clock skew; Electronic engineering; Clock signal; Arithmetic; Electrical engineering; Algorithm; Engineering; Mathematics","score_opus":0.010912701454019359,"score_gpt":0.21080442181940323,"score_spread":0.19989172036538388,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1801025350","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9921783,0.00007437115,0.0035457201,0.000056052577,0.0001325899,0.00016642171,0.000011270031,0.0002511741,0.0035840797],"genre_scores_gemma":[0.9989384,0.000036048525,0.0007375386,0.000041069725,0.000015024714,0.000022005195,0.000026819253,0.000025152862,0.00015795397],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99929506,0.000023915087,0.0002544472,0.00012305318,0.00012334468,0.00018018021],"domain_scores_gemma":[0.9996083,0.000027218859,0.00002626498,0.00024122358,0.000029039647,0.000067966976],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009163322,0.00011001224,0.00013328456,0.00020042135,0.000024337938,0.000013743316,0.00012557005,0.00006481004,0.00046146027],"category_scores_gemma":[0.000006683567,0.00011802,0.000020231517,0.00040784318,0.000040939212,0.0004426324,0.000006292928,0.000118216216,0.00017697872],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002133805,0.00013514611,0.035668265,0.00025960058,0.00004686774,0.000018318491,0.0047572535,0.37546834,0.5692704,0.0031291873,0.0051189577,0.0061255344],"study_design_scores_gemma":[0.00041859457,0.0000604901,0.05361837,0.000038287566,0.0000078333915,0.0000030353465,0.00010757078,0.91834253,0.026933758,0.00016879114,0.0000922186,0.00020852943],"about_ca_topic_score_codex":0.000025835063,"about_ca_topic_score_gemma":0.00011062654,"teacher_disagreement_score":0.54287416,"about_ca_system_score_codex":0.00008287989,"about_ca_system_score_gemma":0.000008213195,"threshold_uncertainty_score":0.50526667},"labels":[],"label_agreement":null},{"id":"W1801108598","doi":"10.1109/iscas.2002.1011466","title":"1.1-GDI/s transmission between pausible clock domains","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Handshaking; Asynchronous communication; Computer science; Handshake; Transmission (telecommunications); Clock signal; Asynchronous system; Chip; Data transmission; Synchronization (alternating current); Computer architecture; Embedded system; Computer network; Synchronous circuit; Telecommunications; Jitter","score_opus":0.009068410505564945,"score_gpt":0.19797830451704446,"score_spread":0.1889098940114795,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1801108598","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4671778,0.0006138056,0.29024225,0.00008715831,0.0004516487,0.00036202456,0.0000063495268,0.00165813,0.23940082],"genre_scores_gemma":[0.98273665,0.00011121867,0.01510118,0.000046330064,0.00008972806,0.000012771236,0.0000062555173,0.000061295286,0.0018345783],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99893713,0.000024311217,0.00024273027,0.00018115576,0.0002084004,0.00040627512],"domain_scores_gemma":[0.9994921,0.000043385782,0.000013188818,0.00027124837,0.000018359338,0.00016170915],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017658653,0.00020161732,0.00020076819,0.00010759183,0.00007823742,0.000032508153,0.00015110786,0.00012869258,0.0009023496],"category_scores_gemma":[0.0000045805295,0.00017247423,0.00006178962,0.0003167582,0.000020269095,0.00022786982,0.0000069648013,0.00017833085,0.00060571625],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000056258043,0.0004026009,0.08837046,0.0014440416,0.0009567022,0.00016040418,0.0048593497,0.07946809,0.28345713,0.06654799,0.26676264,0.20751432],"study_design_scores_gemma":[0.0010981113,0.000093949566,0.0044049695,0.0000460098,0.000045187287,0.000010974268,0.000056448203,0.0039454265,0.2945269,0.00084527873,0.6942661,0.00066064385],"about_ca_topic_score_codex":0.0000065728436,"about_ca_topic_score_gemma":0.0000023275325,"teacher_disagreement_score":0.51555884,"about_ca_system_score_codex":0.00006487697,"about_ca_system_score_gemma":0.0000223392,"threshold_uncertainty_score":0.9880095},"labels":[],"label_agreement":null},{"id":"W1814257940","doi":"10.7907/358s-cw22.","title":"An ultra-low-energy, variation-tolerant fpga architecture using component-specific mapping","year":2013,"lang":"en","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Routing (electronic design automation); Computer science; Field-programmable gate array; Component (thermodynamics); Benchmark (surveying); Energy (signal processing); Router; Propagation delay; Real-time computing; Embedded system; Computer network","score_opus":0.01044522933730939,"score_gpt":0.20485945431628783,"score_spread":0.19441422497897842,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1814257940","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7144066,0.0011060251,0.25140807,0.0000148593235,0.0050748056,0.0008221774,0.00004622801,0.0019193721,0.025201881],"genre_scores_gemma":[0.9827661,0.00023948528,0.011581226,0.000057214223,0.000755514,0.000095367526,0.0025751756,0.00035723601,0.001572669],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99729085,0.000068418914,0.00077189517,0.00061912596,0.0005498488,0.0006998495],"domain_scores_gemma":[0.99861026,0.000064146465,0.00017232032,0.0007717039,0.00015304699,0.00022854412],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001523779,0.00078894966,0.00065799936,0.0007060961,0.0002325469,0.00033262552,0.0005595495,0.00063472666,0.0009201834],"category_scores_gemma":[0.0000043558184,0.0007742535,0.00017058507,0.00048559767,0.000026129495,0.0005438995,0.000007569408,0.0006839852,0.00019497644],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023782783,0.00008063584,0.000018021392,0.0005545152,0.00022150486,0.000015216212,0.0039159353,0.3113848,0.67348516,0.00079564704,0.0012930628,0.008211717],"study_design_scores_gemma":[0.0018935881,0.0001269619,0.008802214,0.0018127005,0.00020614837,0.000074347605,0.0020347598,0.72083086,0.23494245,0.00073164434,0.023456331,0.0050879717],"about_ca_topic_score_codex":0.00032687397,"about_ca_topic_score_gemma":0.00008567636,"teacher_disagreement_score":0.43854272,"about_ca_system_score_codex":0.00027522063,"about_ca_system_score_gemma":0.00007235557,"threshold_uncertainty_score":0.9999931},"labels":[],"label_agreement":null},{"id":"W1847737738","doi":"10.1109/ccece.2000.849738","title":"Analysis of temperature effects on maximum power-efficiency of pass transistor logic networks in low-voltage CMOS","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Pass transistor logic; XNOR gate; NAND gate; Logic gate; Transistor; CMOS; Integrated injection logic; AND-OR-Invert; Electrical engineering; Electronic engineering; Logic family; NOR gate; Logic level; XOR gate; Adiabatic circuit; Electronic circuit; Voltage; Computer science; Materials science; Engineering; Logic synthesis","score_opus":0.004886558984540402,"score_gpt":0.1793614068144448,"score_spread":0.17447484782990438,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1847737738","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98110056,0.0009475258,0.012688472,0.000022818867,0.00031528706,0.0003503887,0.000009519422,0.00016347547,0.004401943],"genre_scores_gemma":[0.9994547,0.0001039266,0.00017416566,0.000066453504,0.00002352192,0.000016782917,0.000007381307,0.00003372018,0.000119355675],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985004,0.00004111283,0.0004985325,0.00027143062,0.00029708538,0.00039143642],"domain_scores_gemma":[0.9992042,0.00015695757,0.000060992927,0.00046236534,0.00004120344,0.00007423466],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019132023,0.00027812683,0.0006468558,0.0007204541,0.00002326423,0.000012078592,0.000273558,0.00024243286,0.00044064308],"category_scores_gemma":[0.000018169922,0.00023335934,0.000223314,0.002482742,0.00004503079,0.00011280693,0.000011906908,0.00030813608,0.000017874863],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026383994,0.0002758642,0.0050500026,0.00029461153,0.00038118009,0.000032013868,0.0006636133,0.9540256,0.036679152,0.00015713136,0.0006761657,0.0017382685],"study_design_scores_gemma":[0.0011835649,0.00046710868,0.03836339,0.0002086137,0.00034445623,0.000001070566,0.00005387783,0.9039393,0.0547965,0.0000129022765,0.00009057722,0.0005386351],"about_ca_topic_score_codex":0.000018523877,"about_ca_topic_score_gemma":0.00004718985,"teacher_disagreement_score":0.05008631,"about_ca_system_score_codex":0.00008969681,"about_ca_system_score_gemma":0.0000058846563,"threshold_uncertainty_score":0.9516118},"labels":[],"label_agreement":null},{"id":"W1849967822","doi":"10.1109/icecs.2001.957594","title":"A gate-level timing model for SOI circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Silicon on insulator; Logic gate; Pass transistor logic; Electronic engineering; CMOS; Computer science; Transistor; Logic level; Electronic circuit; Delay calculation; Logic family; Electrical engineering; Propagation delay; Engineering; Logic synthesis; Voltage; Physics; Optoelectronics","score_opus":0.11445895865905624,"score_gpt":0.2281088921518166,"score_spread":0.11364993349276035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1849967822","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.031121116,0.00017599248,0.9290432,0.00006670325,0.0003031081,0.00033241624,0.000017534687,0.0008558899,0.03808408],"genre_scores_gemma":[0.975938,0.000036256028,0.014839858,0.00011893432,0.000086755885,0.00007580425,0.000003933549,0.00006664356,0.008833801],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991288,0.0000029942687,0.00018924013,0.00016403492,0.00012508483,0.00038980602],"domain_scores_gemma":[0.9996081,0.00003525687,0.000013640417,0.0002298925,0.000032203923,0.00008090335],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000824165,0.00016431992,0.00015099409,0.00009396311,0.0000637247,0.000035789217,0.00016343516,0.00008436771,0.00029974902],"category_scores_gemma":[0.0000117050095,0.0001580331,0.000060564184,0.00012050289,0.000012906091,0.0002691468,0.000014834662,0.00009145458,0.00042104404],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002073237,0.000033584627,0.000058749516,0.00015608895,0.0000525902,0.0000027772555,0.0011780896,0.9019221,0.0089821145,0.0013658226,0.058044452,0.028201565],"study_design_scores_gemma":[0.00038794434,0.00001536215,0.00003661897,0.000014444567,0.0000113198685,0.0000038996304,0.000013518245,0.9918915,0.005535161,0.00018106087,0.0016705854,0.00023855595],"about_ca_topic_score_codex":0.0000022517092,"about_ca_topic_score_gemma":0.000004128273,"teacher_disagreement_score":0.9448169,"about_ca_system_score_codex":0.00006214863,"about_ca_system_score_gemma":0.000006634543,"threshold_uncertainty_score":0.6444403},"labels":[],"label_agreement":null},{"id":"W1850516958","doi":"10.1109/newcas.2004.1359002","title":"Technology portable delay model for DSM CMOS inverters","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"CMOS; Inverter; Semiconductor device modeling; Range (aeronautics); Electronic engineering; Computer science; Electrical engineering; Engineering; Voltage","score_opus":0.02465329950880999,"score_gpt":0.23402607301570724,"score_spread":0.20937277350689726,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1850516958","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.66753924,0.014220139,0.29966637,0.0015331466,0.0051443223,0.0048255073,0.0007263032,0.0023265905,0.0040183817],"genre_scores_gemma":[0.9959108,0.00022821985,0.00012795882,0.0002940964,0.0004972474,0.00033101562,0.000027492795,0.00018754389,0.0023955812],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967637,0.000044561246,0.0008486663,0.0006565481,0.0004727482,0.0012137432],"domain_scores_gemma":[0.99830943,0.00011485668,0.00016965152,0.0008945798,0.00020963604,0.00030184255],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00059547945,0.0006953101,0.0007733595,0.000421323,0.0005125252,0.00018013027,0.0006234664,0.0005093568,0.000011742125],"category_scores_gemma":[0.000028101553,0.0005364404,0.00015400222,0.00074142235,0.00022707552,0.00047268343,0.000034759287,0.0006265312,0.00011600717],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037832273,0.00009249481,0.00019739056,0.00020721175,0.000178508,0.000033139084,0.0017046661,0.9724088,0.00043368732,0.0017881901,0.010433782,0.012484341],"study_design_scores_gemma":[0.0052420744,0.00047516462,0.00011759998,0.0014528203,0.00027205964,0.0007488368,0.004923118,0.9614398,0.0009453538,0.0019774686,0.020074109,0.002331616],"about_ca_topic_score_codex":0.00010082976,"about_ca_topic_score_gemma":0.00015243705,"teacher_disagreement_score":0.3283716,"about_ca_system_score_codex":0.000281286,"about_ca_system_score_gemma":0.00016148703,"threshold_uncertainty_score":0.9997087},"labels":[],"label_agreement":null},{"id":"W1854382375","doi":"10.1109/acssc.1991.186481","title":"An architecture for parallel multipliers","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Adder; Architecture; Redundancy (engineering); Computer science; Parallel computing; Arithmetic; Block (permutation group theory); Multiplier (economics); Computer architecture; Computer hardware; Mathematics; Telecommunications; Latency (audio); Operating system; Combinatorics","score_opus":0.012612867387496928,"score_gpt":0.202845679122048,"score_spread":0.1902328117345511,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1854382375","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12689556,0.00030080316,0.8439866,0.00021644148,0.0006228472,0.0007284282,0.0000148406325,0.0019749855,0.025259512],"genre_scores_gemma":[0.92688876,0.000024524763,0.071827374,0.00012535065,0.00013086837,0.0000703743,0.0000070194483,0.00004849187,0.0008772061],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99936867,0.0000049791097,0.00011680489,0.00013881449,0.00008196812,0.0002887655],"domain_scores_gemma":[0.9995991,0.000029531744,0.00000804333,0.00025508576,0.000012974347,0.000095288],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000046576493,0.0001354692,0.00010956412,0.00007109685,0.00004763399,0.00002677067,0.00016240429,0.00007115649,0.00034728373],"category_scores_gemma":[0.0000054578977,0.00011582758,0.000044827244,0.000086220505,0.000017820417,0.00013867301,0.000005497408,0.000095226824,0.00017206713],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020289046,0.00007826685,0.00048043075,0.00012581506,0.000077965495,0.0000050469375,0.0020078334,0.8282775,0.018582372,0.0011000502,0.07418334,0.07506106],"study_design_scores_gemma":[0.0007585563,0.0000932023,0.00032957213,0.0000059665854,0.0000089417,0.000004871599,0.000042858734,0.93425196,0.005083833,0.0001874904,0.058934238,0.00029853114],"about_ca_topic_score_codex":0.0000024276624,"about_ca_topic_score_gemma":0.000010440938,"teacher_disagreement_score":0.7999932,"about_ca_system_score_codex":0.000025609816,"about_ca_system_score_gemma":0.0000018330708,"threshold_uncertainty_score":0.47233114},"labels":[],"label_agreement":null},{"id":"W1854868612","doi":"10.1109/glsv.1998.665336","title":"Effective capacitance macro-modelling for architectural-level power estimation","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Capacitance; Macro; Computer science; Transistor; Electronic engineering; Power (physics); Transistor model; Path (computing); Engineering; Electrical engineering; Voltage","score_opus":0.02217868716116243,"score_gpt":0.20042188138682068,"score_spread":0.17824319422565826,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1854868612","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.160646,0.00017768101,0.83164275,0.000041749478,0.0003884426,0.00061947346,0.000015955547,0.00050712755,0.0059607984],"genre_scores_gemma":[0.9002346,0.000010689188,0.098811366,0.000045757577,0.000059183785,0.00017160451,0.000005585958,0.00005294857,0.00060831464],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99907047,0.000011192789,0.00020230177,0.00020514998,0.0001432543,0.00036763016],"domain_scores_gemma":[0.9994855,0.00015754794,0.000024233232,0.00021965534,0.00004690867,0.0000661349],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011209268,0.00021202375,0.00017985803,0.00011376992,0.00008639933,0.000042694275,0.00012991797,0.00008036031,0.00017211362],"category_scores_gemma":[0.000020123402,0.0001916051,0.00007082901,0.00017064347,0.000027900034,0.0002839562,0.000006458333,0.00014481261,0.00025916807],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009002728,0.000013373972,0.000022630935,0.00009248906,0.000031816275,0.0000017317956,0.001119373,0.971362,0.0053241323,0.00067249505,0.0022656515,0.019085333],"study_design_scores_gemma":[0.00042316227,0.000059596852,0.00012298014,0.00003443667,0.000011373523,0.000013257777,0.000013461113,0.96334225,0.034474637,0.00059671164,0.00063573755,0.00027241156],"about_ca_topic_score_codex":0.000005795261,"about_ca_topic_score_gemma":0.000003875331,"teacher_disagreement_score":0.73958856,"about_ca_system_score_codex":0.00011191832,"about_ca_system_score_gemma":0.0000026988027,"threshold_uncertainty_score":0.7813429},"labels":[],"label_agreement":null},{"id":"W1869040355","doi":"10.1109/ccece.2001.933699","title":"Design of a multilevel DRAM with adjustable cell capacity","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Dram; Chip; Computer science; Scheme (mathematics); Data retention; Noise (video); Computer hardware; System on a chip; Phase-change memory; Embedded system; Electronic engineering; Engineering; Telecommunications; Mathematics","score_opus":0.026385601735841042,"score_gpt":0.1593870578864789,"score_spread":0.13300145615063785,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1869040355","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22189455,0.00022655186,0.7362889,0.000009330845,0.00014693534,0.00042090708,0.000006677665,0.0005649204,0.04044122],"genre_scores_gemma":[0.93052834,0.000041168296,0.06712227,0.000017899582,0.00002054017,0.000020252473,7.252898e-7,0.000042154337,0.0022066538],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99913114,0.00001603702,0.00019515718,0.00014662374,0.0001896907,0.00032137506],"domain_scores_gemma":[0.99949265,0.000053181677,0.000028196855,0.0002980722,0.000050380713,0.000077521494],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000094009854,0.00017863423,0.00020401098,0.0000930542,0.000032081818,0.000015121293,0.00016054223,0.00007535211,0.0009417152],"category_scores_gemma":[0.000004609998,0.00014185217,0.00002503594,0.00020643289,0.00004448286,0.00025935852,0.000012235256,0.00013368572,0.00024185085],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031592273,0.00027049446,0.000912107,0.00048717295,0.00009500779,0.000017366912,0.003060303,0.84016716,0.12459345,0.0001559357,0.02592587,0.004283531],"study_design_scores_gemma":[0.00066752004,0.0001170721,0.00025066145,0.000024566776,0.000017270315,0.000005607804,0.000043475284,0.6986806,0.29926413,0.000009709491,0.00068061944,0.00023878292],"about_ca_topic_score_codex":0.00004055189,"about_ca_topic_score_gemma":0.0000046360665,"teacher_disagreement_score":0.7086338,"about_ca_system_score_codex":0.000049382175,"about_ca_system_score_gemma":0.000008547807,"threshold_uncertainty_score":0.99997157},"labels":[],"label_agreement":null},{"id":"W1869164539","doi":"10.1007/978-3-540-73625-7_31","title":"Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction","year":2007,"lang":"en","type":"book-chapter","venue":"Lecture notes in computer science","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Computer science; Power gating; Benchmark (surveying); Compiler; Gating; Embedded system; Clock gating; Overhead (engineering); Parallel computing; Operating system; Voltage; Transistor; Engineering; Clock skew","score_opus":0.018756430367749745,"score_gpt":0.23714643544282887,"score_spread":0.21839000507507914,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1869164539","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03016636,0.00043136568,0.96577716,0.000009714837,0.001332136,0.0002458898,0.000007620792,0.0006743004,0.0013554421],"genre_scores_gemma":[0.8995533,0.000031725733,0.10009745,0.000079821206,0.00013860415,0.0000012367652,0.0000033135161,0.000076398916,0.000018178389],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981463,0.000006964011,0.0004779176,0.0004807408,0.0004943736,0.00039369924],"domain_scores_gemma":[0.99913555,0.000119288015,0.00014620472,0.00040876315,0.00010813895,0.000082051214],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00053107797,0.0003387259,0.00037126482,0.00065973453,0.000077978075,0.00007925714,0.00036207872,0.00029564576,0.0000060614752],"category_scores_gemma":[0.000021911585,0.0003375676,0.000045030865,0.00034721452,0.00044165814,0.00032259742,0.00012619662,0.00045537268,0.000001882386],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008644319,0.000007137456,0.0004625437,0.0002585227,0.00002479234,0.000019318397,0.0013512408,0.9394119,0.0099166185,0.00015948748,0.00002542234,0.048354384],"study_design_scores_gemma":[0.00021070288,0.000060178983,0.00042153418,0.000789043,0.000011862992,0.000049970866,2.7523615e-7,0.99247116,0.0048905704,0.00068537955,0.00010185885,0.00030748677],"about_ca_topic_score_codex":0.000011665404,"about_ca_topic_score_gemma":0.000010659564,"teacher_disagreement_score":0.8693869,"about_ca_system_score_codex":0.00023862845,"about_ca_system_score_gemma":0.00008485279,"threshold_uncertainty_score":0.9999076},"labels":[],"label_agreement":null},{"id":"W1880044275","doi":"10.1109/iscas.2004.1329354","title":"Multi-GHz energy-efficient asynchronous pipelined circuits in MOS Current Mode Logic","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Asynchronous communication; Electronic circuit; CMOS; Current-mode logic; Throughput; Electronic engineering; Asynchronous circuit; Logic gate; Efficient energy use; FIFO (computing and electronics); Energy consumption; Computer hardware; Electrical engineering; Engineering; Clock signal; Synchronous circuit; Telecommunications","score_opus":0.01668591645884368,"score_gpt":0.23820944100390024,"score_spread":0.22152352454505655,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1880044275","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28498566,0.001162426,0.709608,0.00003594945,0.0010074404,0.0002716391,0.000008401999,0.0007883487,0.0021321317],"genre_scores_gemma":[0.9947272,0.0001802782,0.0047084917,0.00006791332,0.00010247193,0.000071527465,0.000016883936,0.00005919435,0.000066049564],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99830306,0.000018966279,0.0004403068,0.00034644516,0.00026911483,0.00062212115],"domain_scores_gemma":[0.9993697,0.000023293858,0.000031579097,0.00039123715,0.000041025385,0.00014319486],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013073224,0.0003231425,0.00028693565,0.0002789534,0.00004803722,0.000037609596,0.0002927726,0.0001247309,0.00009712749],"category_scores_gemma":[0.000015761938,0.00029619056,0.0000734947,0.00045232428,0.00003390743,0.00013931283,0.000045679368,0.00026110068,0.00031518264],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002557792,0.0002342882,0.0001164127,0.000042912037,0.000009905028,0.000017069502,0.00032339751,0.9810938,0.006167729,0.00093280704,0.0001322798,0.010926832],"study_design_scores_gemma":[0.0018818823,0.000044069933,0.0009022196,0.0000742563,0.0000089622945,0.000008489097,0.000032023192,0.9766615,0.019071408,0.00017195646,0.00066903065,0.0004741803],"about_ca_topic_score_codex":0.00016634505,"about_ca_topic_score_gemma":0.00020892647,"teacher_disagreement_score":0.70974153,"about_ca_system_score_codex":0.0005894354,"about_ca_system_score_gemma":0.000072538794,"threshold_uncertainty_score":0.99994904},"labels":[],"label_agreement":null},{"id":"W1891991047","doi":"10.1109/mwscas.1992.271259","title":"Optimization of digital BiCMOS circuits, an overview","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"BiCMOS; CMOS; Computer science; Digital electronics; Electronic circuit; Electronic engineering; Logic gate; Computer architecture; Transistor; Engineering; Electrical engineering; Voltage","score_opus":0.025917966694082247,"score_gpt":0.22544495753218372,"score_spread":0.19952699083810146,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1891991047","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17749032,0.002471146,0.627455,0.00001408653,0.0007906329,0.00046889484,0.000022595808,0.0011828927,0.19010445],"genre_scores_gemma":[0.99538904,0.00023981028,0.0040839617,0.000016143395,0.000017486269,0.0000047692306,0.000013266402,0.000031217587,0.00020428127],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994408,0.000009068549,0.00018227159,0.000097264034,0.00011939391,0.00015118653],"domain_scores_gemma":[0.99966437,0.000012146438,0.00001748416,0.00021991388,0.000031388605,0.000054703884],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006775971,0.00010213208,0.00012188354,0.000069643786,0.000016002205,0.000033328182,0.00008977075,0.000050594706,0.00045533385],"category_scores_gemma":[0.000013839393,0.00009579739,0.000028109067,0.00024039064,0.000013576933,0.000658201,0.0000053787558,0.000046873753,0.000052527343],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[8.6155615e-7,0.000049689486,0.0016951162,0.00012803657,0.000027746559,0.0000016440556,0.00014566444,0.9839749,0.0013870215,0.005800463,0.0007303936,0.006058481],"study_design_scores_gemma":[0.001266791,0.0002501014,0.0015624973,0.00010211189,0.000046457502,0.000030085865,0.0001843035,0.89162284,0.08809028,0.0004657222,0.015415125,0.0009636749],"about_ca_topic_score_codex":0.0000016560696,"about_ca_topic_score_gemma":8.2572205e-7,"teacher_disagreement_score":0.81789875,"about_ca_system_score_codex":0.000026278478,"about_ca_system_score_gemma":0.000013772794,"threshold_uncertainty_score":0.49855864},"labels":[],"label_agreement":null},{"id":"W1892320192","doi":"10.1186/s13673-015-0046-x","title":"An energy-delay product study on chip multi-processors for variable stage pipelining","year":2015,"lang":"en","type":"article","venue":"Human-centric Computing and Information Sciences","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Computer science; Pipeline (software); Energy consumption; Transistor; Chip; Dynamic demand; Power management; Embedded system; Variable (mathematics); Clock gating; Energy (signal processing); Power (physics); Electronic engineering; Voltage; Electrical engineering; Engineering; Clock signal; Telecommunications; Clock skew","score_opus":0.06242930151119142,"score_gpt":0.3099218600158573,"score_spread":0.2474925585046659,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1892320192","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.79299474,0.00010394325,0.2028,0.000010589162,0.000618358,0.00042056825,0.000005222265,0.0004117731,0.002634822],"genre_scores_gemma":[0.99564856,0.00000594848,0.004066589,0.00007503092,0.00012468743,0.000012328792,0.000013460702,0.000009996194,0.00004338964],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99852586,0.00003192373,0.00045262784,0.00021943451,0.00040284387,0.0003673068],"domain_scores_gemma":[0.99932015,0.000066825676,0.00013466293,0.0001817356,0.00016177098,0.00013487827],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0016945903,0.00018084784,0.00018206038,0.00037634312,0.000581128,0.00042860652,0.00030383738,0.000036936355,0.0000047100175],"category_scores_gemma":[0.000098350414,0.00015331597,0.0000177437,0.00070044136,0.00006224803,0.0023519518,0.000039646562,0.00010342666,0.000010516043],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021435377,0.00022063141,0.007865999,0.00014159855,0.000025894149,7.865958e-7,0.025587145,0.92902595,0.00010034432,0.0038336592,0.0011369946,0.032039586],"study_design_scores_gemma":[0.0011639828,0.0005030232,0.00168826,0.00003151491,0.000008742121,0.000002568009,0.004026018,0.98799485,0.00035101827,0.000027200453,0.0039539174,0.0002489242],"about_ca_topic_score_codex":0.000033860695,"about_ca_topic_score_gemma":0.000002614847,"teacher_disagreement_score":0.20265386,"about_ca_system_score_codex":0.000055666304,"about_ca_system_score_gemma":0.0000702874,"threshold_uncertainty_score":0.6252044},"labels":[],"label_agreement":null},{"id":"W1897919766","doi":"10.1109/edac.1991.206437","title":"A framework for hierarchical performance analysis (of VLSI)","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Hierarchy; Very-large-scale integration; Software; Data mining; Hierarchical database model; Theoretical computer science; Programming language; Embedded system","score_opus":0.020982222690037702,"score_gpt":0.22826348262051013,"score_spread":0.20728125993047242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1897919766","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60652447,0.00024457357,0.38295478,0.00007183476,0.00024536965,0.00021778954,0.000015265037,0.00036302043,0.009362873],"genre_scores_gemma":[0.949845,0.00015691643,0.049363144,0.000054523975,0.00006954775,0.000045412577,0.0000066935295,0.000029516958,0.00042921826],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990281,0.000007715214,0.00029792174,0.00016470658,0.00017908975,0.00032250985],"domain_scores_gemma":[0.9993264,0.0001747032,0.000027117669,0.00035346893,0.00003857846,0.00007969403],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00011778204,0.00015384477,0.000329449,0.00039073877,0.00004571228,0.000017333876,0.00021449916,0.0001264067,0.0011402554],"category_scores_gemma":[0.000029614026,0.00013593133,0.00017695563,0.0011444273,0.000042855652,0.00016018107,0.000017182025,0.00017156519,0.0000812551],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010586299,0.00044442707,0.05234181,0.001214908,0.007487809,0.00000770505,0.0049424716,0.68184507,0.0057531516,0.063382216,0.026589483,0.15588509],"study_design_scores_gemma":[0.0001911508,0.00007426654,0.0053084055,0.000018461029,0.000270622,8.235963e-7,0.000013148687,0.98496664,0.005259972,0.00021463563,0.003475614,0.0002062705],"about_ca_topic_score_codex":0.0000017566491,"about_ca_topic_score_gemma":0.0000026100197,"teacher_disagreement_score":0.34332055,"about_ca_system_score_codex":0.000034653647,"about_ca_system_score_gemma":0.0000038739645,"threshold_uncertainty_score":0.99977285},"labels":[],"label_agreement":null},{"id":"W1897965320","doi":"10.1109/icecs.2000.912987","title":"An asynchronous FIFO with fights: case study in speed optimization","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Asynchronous communication; Computer science; Asynchronous circuit; FIFO (computing and electronics); Throughput; Digital electronics; Electronic circuit; Sizing; Adder; Transistor; Logic gate; Electronic engineering; Parallel computing; Computer hardware; CMOS; Electrical engineering; Algorithm; Synchronous circuit; Engineering; Computer network; Telecommunications; Voltage; Clock signal","score_opus":0.012232516099059454,"score_gpt":0.20588945800499947,"score_spread":0.19365694190594002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1897965320","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9633585,0.000043548454,0.02993507,0.000008522585,0.00008693065,0.00044416016,0.0000012907376,0.00044704904,0.005674912],"genre_scores_gemma":[0.9918305,0.000011568373,0.007873156,0.00001768218,0.000042774227,0.00001547225,0.000003739759,0.000041753312,0.00016331425],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992456,0.00002311027,0.00018612968,0.00018166962,0.000132949,0.00023053859],"domain_scores_gemma":[0.9995716,0.000015673666,0.000014755145,0.0003047176,0.000022877046,0.00007035811],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000077327204,0.00016049197,0.00014522325,0.00016348551,0.000041905118,0.000051070416,0.00010150812,0.000049831167,0.0012737847],"category_scores_gemma":[0.000002492148,0.0001284166,0.000010549185,0.00035422045,0.000012729982,0.0005063259,0.000007681711,0.00011264108,0.00008221039],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000043368655,0.00021758112,0.005879622,0.000010913075,0.000016476872,0.0014158019,0.0020409443,0.98927397,0.00005130063,0.0000043366554,0.00024500492,0.0008397121],"study_design_scores_gemma":[0.0010300529,0.00041110645,0.00081733393,0.0000097855645,0.0000112531825,0.00031944332,0.0009715929,0.995794,0.00035989782,6.6928527e-7,0.000042364765,0.0002325007],"about_ca_topic_score_codex":0.00019745054,"about_ca_topic_score_gemma":0.0006560334,"teacher_disagreement_score":0.028472023,"about_ca_system_score_codex":0.000102742706,"about_ca_system_score_gemma":0.000005424493,"threshold_uncertainty_score":0.9996392},"labels":[],"label_agreement":null},{"id":"W1904229408","doi":"10.1109/glsv.1998.665194","title":"Guidelines for use of registers and multiplexers in low power low voltage DSP systems","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Datapath; Multiplexer; Micropower; Computer science; Dataflow; CMOS; Embedded system; Multiplexing; Digital signal processing; Energy consumption; Computer architecture; Computer hardware; Electronic engineering; Power (physics); Electrical engineering; Engineering; Parallel computing; Telecommunications","score_opus":0.06172658595069419,"score_gpt":0.24491184451261178,"score_spread":0.18318525856191759,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1904229408","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9272925,0.0014917788,0.06663012,0.00012547779,0.0012686603,0.0014074058,0.000047704383,0.00041423025,0.0013221122],"genre_scores_gemma":[0.9911519,0.00016455323,0.006580133,0.00007061114,0.000039189104,0.000047310743,0.000003732167,0.000051566705,0.0018909976],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988838,0.000009036031,0.0004938378,0.00019071711,0.000137373,0.00028527618],"domain_scores_gemma":[0.9993685,0.00011216558,0.000048173148,0.00029423024,0.00010918642,0.000067737295],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016796423,0.00018688366,0.00028667884,0.00019608588,0.000018950723,0.000044165772,0.000112332615,0.00010155205,0.000034359782],"category_scores_gemma":[0.00010704159,0.00016573018,0.00004695252,0.00017184156,0.000041450396,0.00038334465,0.000018415678,0.000071197,0.000013702814],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001093335,0.0001816279,0.018428179,0.003928118,0.00020763888,0.00003801761,0.0027004175,0.5920488,0.054993894,0.0006532775,0.32130647,0.0054042195],"study_design_scores_gemma":[0.0010685466,0.000051966006,0.0004964437,0.00027176968,0.0000082275,0.0000051185984,0.00017346155,0.9846343,0.003222157,0.0000022898296,0.009803328,0.0002624144],"about_ca_topic_score_codex":0.000109443565,"about_ca_topic_score_gemma":0.00003875824,"teacher_disagreement_score":0.3925855,"about_ca_system_score_codex":0.000052262865,"about_ca_system_score_gemma":0.0000043887226,"threshold_uncertainty_score":0.67582804},"labels":[],"label_agreement":null},{"id":"W1907251739","doi":"10.1109/iscas.1993.394063","title":"Resynthesis and retiming of synchronous sequential circuits","year":2002,"lang":"en","type":"article","venue":"1993 IEEE International Symposium on Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Retiming; Sequential logic; Computer science; Bipartite graph; Electronic circuit; Combinational logic; Algorithm; Graph; Logic synthesis; Generalization; Parallel computing; Logic gate; Mathematics; Theoretical computer science; Engineering","score_opus":0.026748282415518226,"score_gpt":0.22263898239230978,"score_spread":0.19589069997679157,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1907251739","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96334356,0.0014866653,0.0015794314,0.0001353082,0.0041521327,0.00036168328,0.00008520448,0.00019681726,0.028659195],"genre_scores_gemma":[0.99834645,0.00070028653,0.000010235253,0.000023424327,0.0004140628,0.000031842097,0.00000515687,0.000045112767,0.00042343786],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849933,0.000041483647,0.00047437983,0.00029639562,0.00043458128,0.00025385397],"domain_scores_gemma":[0.99935925,0.0001362937,0.000105727784,0.00021348255,0.00007964627,0.00010561411],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024915492,0.00022729898,0.0003131776,0.00018579252,0.00007702272,0.000112636415,0.0002085466,0.00012882824,0.00006359701],"category_scores_gemma":[0.000017356178,0.00022229242,0.000052604282,0.000100457626,0.00006948488,0.00024222267,0.000018135874,0.00014529827,0.000036612157],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003096175,0.00032158082,0.01052644,0.002029765,0.001476783,0.00018115956,0.006903814,0.069858566,0.83346623,0.007281756,0.009745304,0.058177646],"study_design_scores_gemma":[0.0027712937,0.00060103094,0.0048272684,0.0024254725,0.00018663864,0.0007971477,0.00037432002,0.8840617,0.07862739,0.00006607903,0.023454297,0.0018073537],"about_ca_topic_score_codex":0.00007413037,"about_ca_topic_score_gemma":0.00000413333,"teacher_disagreement_score":0.81420314,"about_ca_system_score_codex":0.0001302831,"about_ca_system_score_gemma":0.000006638318,"threshold_uncertainty_score":0.9064822},"labels":[],"label_agreement":null},{"id":"W1908188893","doi":"10.1109/iscas.2002.1010285","title":"Performance analysis of single-bit full adder cells using 0.18, 0.25, and 0.35 μm CMOS technologies","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; CMOS; Bit (key); Computer science; Power consumption; 8-bit; Electronic engineering; 4-bit; 16-bit; Power (physics); Computer hardware; Electrical engineering; Engineering; Physics; Computer network","score_opus":0.01824083854051488,"score_gpt":0.19910151708956575,"score_spread":0.18086067854905086,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1908188893","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9788925,0.00063962035,0.010238466,0.000007684094,0.00017228202,0.00015976593,0.000006985136,0.00061470724,0.009267994],"genre_scores_gemma":[0.98505497,0.00027836216,0.0143995145,0.000011695713,0.000010639231,0.00000742649,0.0000029327286,0.000038547627,0.00019590609],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986829,0.000017084105,0.00039801665,0.0002693768,0.00022240922,0.00041021354],"domain_scores_gemma":[0.99929285,0.000054468852,0.00006947357,0.00046989057,0.000062419305,0.000050872546],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018494381,0.00027035078,0.00045129398,0.0007178228,0.00007284959,0.000040337065,0.00019734757,0.00018704392,0.00031885324],"category_scores_gemma":[0.000022162978,0.00024311316,0.00009134964,0.0015964174,0.00012333327,0.00037351437,0.00004687807,0.00016791321,0.000020430458],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013022047,0.00007723682,0.015769556,0.00026079902,0.0009915839,0.000006502737,0.0003476377,0.1707572,0.80404466,0.00023312571,0.000761547,0.0067370906],"study_design_scores_gemma":[0.000291694,0.00009036014,0.0007628657,0.000038414597,0.00044834983,0.00000819359,0.000342881,0.36209664,0.6340329,0.000014672135,0.0014812398,0.00039179306],"about_ca_topic_score_codex":0.000010489187,"about_ca_topic_score_gemma":0.000012163921,"teacher_disagreement_score":0.19133942,"about_ca_system_score_codex":0.00007927262,"about_ca_system_score_gemma":0.000017750363,"threshold_uncertainty_score":0.9913867},"labels":[],"label_agreement":null},{"id":"W1912648079","doi":"10.1109/newcas.2004.1359046","title":"A worst-case circuit delay verification technique considerino power grid voltage variations","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Benchmark (surveying); Delay calculation; Very-large-scale integration; Logic gate; Process (computing); Power (physics); Electronic engineering; Circuit extraction; Physical design; Asynchronous circuit; Circuit design; Electronic circuit; Voltage; Propagation delay; Equivalent circuit; Algorithm; Electrical engineering; Synchronous circuit; Engineering; Embedded system; Clock signal","score_opus":0.0241833421204715,"score_gpt":0.23210419303665142,"score_spread":0.20792085091617993,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1912648079","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47779262,0.008554286,0.48114464,0.0007841221,0.009299844,0.007470767,0.0012938909,0.0031730135,0.010486836],"genre_scores_gemma":[0.99761415,0.000120008226,0.00006887022,0.00017628398,0.0007661076,0.00044467777,0.00004258446,0.00017849836,0.0005888407],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.996472,0.00014564396,0.0010524857,0.0007342375,0.00061115535,0.0009844569],"domain_scores_gemma":[0.9976158,0.00026157458,0.00024506683,0.0011986217,0.00028122184,0.00039772305],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009846273,0.0007579749,0.00069420453,0.00039757203,0.000744202,0.00035780435,0.00046000187,0.00045617484,0.000066194276],"category_scores_gemma":[0.00005788885,0.0006227217,0.00016067424,0.00093379803,0.00023039641,0.0006328713,0.000034572913,0.0008659863,0.00030582125],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015507615,0.0010833702,0.0010250423,0.0009365929,0.0012150533,0.003901808,0.022677427,0.8737885,0.014177155,0.034096353,0.027444089,0.019499565],"study_design_scores_gemma":[0.04901515,0.006244757,0.017877644,0.022511382,0.0043943753,0.19907591,0.081845455,0.113516875,0.019393513,0.017000414,0.43045938,0.038665153],"about_ca_topic_score_codex":0.0003005847,"about_ca_topic_score_gemma":0.00014723389,"teacher_disagreement_score":0.7602716,"about_ca_system_score_codex":0.0004046676,"about_ca_system_score_gemma":0.00018428973,"threshold_uncertainty_score":0.9996224},"labels":[],"label_agreement":null},{"id":"W1915324130","doi":"10.1109/icecs.2002.1046213","title":"High speed asynchronous structures for inter-clock domain communication","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Asynchronous communication; Computer science; FIFO (computing and electronics); Asynchronous system; Asynchronous circuit; Modular design; Datapath; Synchronizer; Clock skew; Block (permutation group theory); Clock domain crossing; Throughput; Synchronous circuit; Electronic engineering; Computer hardware; Embedded system; Clock signal; Distributed computing; Wireless; Computer network; Jitter; Engineering; Telecommunications","score_opus":0.007935829770552669,"score_gpt":0.21141771423054534,"score_spread":0.20348188445999266,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1915324130","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6329092,0.0005615187,0.3409416,0.00012206751,0.0009612218,0.000784068,0.000014915017,0.0008821469,0.022823265],"genre_scores_gemma":[0.9157094,0.000037993195,0.083786204,0.0000632267,0.00004415298,0.000024312289,0.000022244014,0.00004527961,0.0002671851],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99926096,0.00002879759,0.00022668399,0.00013083228,0.000090084926,0.00026261236],"domain_scores_gemma":[0.9993036,0.00007381989,0.00002671959,0.0005028267,0.000037529506,0.00005551105],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015868653,0.00016798575,0.0001690498,0.00008171676,0.00007969052,0.00004821175,0.0002536007,0.000090569076,0.00036861605],"category_scores_gemma":[0.00002015151,0.00015175514,0.000050009952,0.0001170263,0.000032884127,0.00017241624,0.000019010033,0.00012298768,0.0000758845],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008930135,0.00014487562,0.0014636936,0.0005139727,0.00051451125,0.0000062757786,0.0028954134,0.10468942,0.061924413,0.69249964,0.11355106,0.0217074],"study_design_scores_gemma":[0.0066355416,0.0005155475,0.004203764,0.00012305198,0.0001106265,0.00007397688,0.0010102141,0.05724942,0.5731578,0.09375026,0.26089737,0.0022724005],"about_ca_topic_score_codex":0.000018735174,"about_ca_topic_score_gemma":0.000027350745,"teacher_disagreement_score":0.5987494,"about_ca_system_score_codex":0.00011717,"about_ca_system_score_gemma":0.000015003952,"threshold_uncertainty_score":0.6188395},"labels":[],"label_agreement":null},{"id":"W1916955986","doi":"10.1109/mwscas.1993.342983","title":"Delay modelling and optimization of BiCMOS buffer circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University; Royal Military College of Canada","funders":"","keywords":"BiCMOS; Buffer (optical fiber); Electronic circuit; Transient (computer programming); Computer science; Process (computing); Electronic engineering; Electrical engineering; Engineering; Transistor; Telecommunications; Voltage","score_opus":0.018344490886048666,"score_gpt":0.1742390956489216,"score_spread":0.15589460476287292,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1916955986","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.122930594,0.00046662855,0.8663753,0.000009501759,0.0000906233,0.000087178625,0.0000012197667,0.00017656018,0.0098623745],"genre_scores_gemma":[0.9813225,0.00044044104,0.017904634,0.000014427532,0.000023208606,0.0000043059254,0.0000015344472,0.000024371586,0.00026457457],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995226,0.000005098635,0.00015427108,0.0000916596,0.00009202667,0.00013429801],"domain_scores_gemma":[0.9997812,0.00001758726,0.000013783995,0.00012108362,0.00002692971,0.00003942977],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000049086477,0.00008949519,0.00010511028,0.00008192104,0.00002159093,0.0000134169495,0.000054132994,0.000056569774,0.00031958404],"category_scores_gemma":[0.0000025410552,0.000083887935,0.000015391535,0.00013656508,0.000014861848,0.00020866112,0.000008595853,0.00005521126,0.00002395422],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.674244e-7,0.0000067794026,0.00011072579,0.000032114916,0.0000116324045,7.3889794e-7,0.00021322137,0.996991,0.0006805163,0.00011223826,0.00035824484,0.0014824673],"study_design_scores_gemma":[0.0001755344,0.000014463452,0.000016931092,0.00001329269,0.000008237318,0.000004106888,0.000009195373,0.99346215,0.006027115,0.000013873003,0.00015064984,0.00010443639],"about_ca_topic_score_codex":0.0000051177417,"about_ca_topic_score_gemma":5.5338626e-7,"teacher_disagreement_score":0.85839194,"about_ca_system_score_codex":0.000015495718,"about_ca_system_score_gemma":0.0000015963894,"threshold_uncertainty_score":0.34992212},"labels":[],"label_agreement":null},{"id":"W1920255781","doi":"10.1109/newcas.2005.1496692","title":"Mapping Multiplexers onto Hard Multipliers in-FPGAs","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Multiplexer; Field-programmable gate array; Lookup table; Computer science; Digital electronics; Reduction (mathematics); Programmable logic device; Electronic circuit; Logic synthesis; Parallel computing; Set (abstract data type); Computer hardware; Embedded system; Computer architecture; Logic gate; Algorithm; Multiplexing; Electrical engineering; Engineering; Mathematics; Telecommunications","score_opus":0.0109130914439256,"score_gpt":0.191335795097689,"score_spread":0.1804227036537634,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1920255781","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9441666,0.00029121139,0.012244616,0.0002294468,0.00061899703,0.00040280895,0.000003122026,0.0012286159,0.040814575],"genre_scores_gemma":[0.96581614,0.00006789528,0.032185763,0.00017567434,0.00015168413,0.000037862337,0.000004525718,0.000057627603,0.0015028085],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986921,0.0000119295955,0.00032948898,0.00023832089,0.00019096702,0.0005371707],"domain_scores_gemma":[0.9994857,0.000044239725,0.0000193317,0.0003097681,0.000018811677,0.00012217557],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001781439,0.00023431113,0.00022053716,0.00030008738,0.00004461027,0.00003919029,0.00023041652,0.00011595552,0.0003014415],"category_scores_gemma":[0.000019017069,0.0002333569,0.00006212082,0.0003294959,0.000030493664,0.00047673393,0.00003086784,0.00023671701,0.0010080171],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023367676,0.00008316323,0.022847759,0.0001253937,0.00008713344,0.000022739334,0.00626278,0.8015922,0.09043951,0.00024873123,0.020614557,0.05765268],"study_design_scores_gemma":[0.002012725,0.00002176735,0.030770924,0.00007732574,0.000005920473,0.0000071307372,0.0007504337,0.8284444,0.03241529,0.000015668806,0.104745805,0.0007326112],"about_ca_topic_score_codex":0.00007382026,"about_ca_topic_score_gemma":0.00032038664,"teacher_disagreement_score":0.08413125,"about_ca_system_score_codex":0.00034111514,"about_ca_system_score_gemma":0.000016203516,"threshold_uncertainty_score":0.9997698},"labels":[],"label_agreement":null},{"id":"W1922926582","doi":"10.1109/iscas.2003.1206269","title":"Design of a 32-bit squarer - exploiting addition redundancy","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Redundancy (engineering); Field-programmable gate array; Computer science; Arithmetic; Binary number; Reduction (mathematics); Computer hardware; Logic synthesis; Algorithm; Logic gate; Latency (audio); Mathematics; Telecommunications","score_opus":0.01626858024999881,"score_gpt":0.1901856630160368,"score_spread":0.17391708276603798,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1922926582","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0983549,0.00029588628,0.83891916,0.000013348113,0.0005305377,0.0004024867,0.000007405085,0.00078573276,0.060690533],"genre_scores_gemma":[0.9660783,0.000045498018,0.03333211,0.000023363096,0.00004611871,0.000049041693,0.0000071039235,0.000051602765,0.0003668934],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990171,0.000042068506,0.0003096524,0.00015091618,0.00018586325,0.00029436455],"domain_scores_gemma":[0.9995202,0.00007989681,0.00003968464,0.00024990228,0.000049904895,0.000060407485],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00024280469,0.0001629593,0.00018289438,0.00013259906,0.00004523413,0.000020506663,0.00010477559,0.00008143753,0.0015120585],"category_scores_gemma":[0.0000462095,0.00015909232,0.000044782013,0.00028311546,0.000025217445,0.00036431302,0.0000077431805,0.000116391246,0.00021794226],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000056868786,0.0002613238,0.0011307615,0.0008628,0.00030355857,0.000049469716,0.0039990186,0.4129986,0.45113644,0.022389228,0.08547408,0.021337867],"study_design_scores_gemma":[0.0011413749,0.00020726182,0.00038376296,0.00023040763,0.00004238527,0.000034503035,0.00048078477,0.082040854,0.90464425,0.0013985867,0.0086473785,0.00074843486],"about_ca_topic_score_codex":0.0000039809006,"about_ca_topic_score_gemma":7.9278885e-7,"teacher_disagreement_score":0.86772335,"about_ca_system_score_codex":0.000062659914,"about_ca_system_score_gemma":0.000025040932,"threshold_uncertainty_score":0.9994007},"labels":[],"label_agreement":null},{"id":"W1929051941","doi":"10.1109/glsv.1998.665193","title":"Low-power design of finite field multipliers for wireless applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Multiplier (economics); Reduction (mathematics); Computer science; Dynamic demand; Finite field; Power (physics); Logic gate; Low-power electronics; Power optimization; Logic synthesis; Power consumption; Energy consumption; Electronic engineering; Mathematics; Electrical engineering; Algorithm; Engineering","score_opus":0.015403568619854197,"score_gpt":0.2028998100270058,"score_spread":0.1874962414071516,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1929051941","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0049456134,0.00010890192,0.9873506,0.00004681982,0.00015628098,0.0008236079,0.000011226101,0.00031452184,0.0062424266],"genre_scores_gemma":[0.9697834,0.00008925292,0.028675474,0.000094450916,0.000044184377,0.00046414766,0.0000039316897,0.000044705364,0.0008004215],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991866,0.000007763953,0.00026826936,0.0001589094,0.00011255023,0.00026594527],"domain_scores_gemma":[0.9990919,0.00041576131,0.000032284293,0.00033775266,0.000055386652,0.000066892535],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009405827,0.00015323759,0.00018264797,0.00010869885,0.000050895207,0.000014652195,0.00021391135,0.00011068147,0.00048532063],"category_scores_gemma":[0.000019703542,0.00014730876,0.00006643356,0.00021705007,0.000029423396,0.00013791025,0.000013892974,0.000091916605,0.0001481052],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000079494006,0.00047715197,0.0005274989,0.000917762,0.0003603774,0.000003409257,0.0025309103,0.6303959,0.122018725,0.0057625263,0.14529717,0.091629066],"study_design_scores_gemma":[0.0006514754,0.00011176782,0.00003255568,0.000024956045,0.00001864346,0.0000010467278,0.000057653946,0.7854436,0.20411435,0.00010418478,0.009153358,0.0002864132],"about_ca_topic_score_codex":0.0000020447553,"about_ca_topic_score_gemma":0.0000011368422,"teacher_disagreement_score":0.9648378,"about_ca_system_score_codex":0.000029039367,"about_ca_system_score_gemma":0.0000062735153,"threshold_uncertainty_score":0.6007077},"labels":[],"label_agreement":null},{"id":"W1929609097","doi":"10.1109/dft.2015.7315159","title":"Approximate compressors for error-resilient multiplier design","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":149,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Multiplier (economics); Sharpening; Computer science; Adder; Algorithm; Approximation theory; Approximation error; Gas compressor; Multiplication (music); Mathematics; Artificial intelligence; Engineering","score_opus":0.06762559117701004,"score_gpt":0.2579860799468495,"score_spread":0.19036048876983946,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1929609097","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03828645,0.00021122392,0.9501663,0.00004890239,0.00088369584,0.0010792683,0.000010855526,0.0011405009,0.00817282],"genre_scores_gemma":[0.86929375,0.000007973253,0.12868601,0.00007101776,0.00011246669,0.0002715982,0.000012808925,0.00009148165,0.0014528913],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998805,0.00002117321,0.00026014674,0.00022324597,0.00022245174,0.00046799425],"domain_scores_gemma":[0.9992375,0.000089224166,0.000024858873,0.00035379437,0.00008312472,0.00021153242],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033135875,0.00023448994,0.00022946708,0.00010798102,0.00005234809,0.000046399233,0.00025921315,0.00010050242,0.000050030732],"category_scores_gemma":[0.000031087344,0.00020224467,0.000060415325,0.00014405952,0.000036563823,0.00024088076,0.00003462766,0.000103080645,0.00028179827],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000086063774,0.00006281077,0.00019872206,0.00010580436,0.00006974282,0.000003667835,0.00094632833,0.8595631,0.006712248,0.00075029116,0.1293362,0.002165032],"study_design_scores_gemma":[0.001383556,0.000088544584,0.000098692064,0.00001420343,0.000017722366,0.0000037118903,0.000121538746,0.9194751,0.057898927,0.00027564945,0.020281585,0.00034079124],"about_ca_topic_score_codex":0.0000069212,"about_ca_topic_score_gemma":0.0000028081067,"teacher_disagreement_score":0.8310073,"about_ca_system_score_codex":0.00010602419,"about_ca_system_score_gemma":0.00002578876,"threshold_uncertainty_score":0.8247298},"labels":[],"label_agreement":null},{"id":"W1932607593","doi":"10.1109/pacrim.1993.407210","title":"Multiply-add fused RISC architectures for DSP applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Adder; Computer science; Multiplier (economics); Very-large-scale integration; Carry (investment); Digital signal processing; CMOS; Reduced instruction set computing; Carry-save adder; 16-bit; Parallel computing; Digital signal processor; Computer hardware; Signal processing; Computer architecture; Arithmetic; Embedded system; Instruction set; Electronic engineering; Engineering; Mathematics; Telecommunications; Latency (audio)","score_opus":0.013559453360983754,"score_gpt":0.1939157980631741,"score_spread":0.18035634470219036,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1932607593","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07148919,0.00084562396,0.8476621,0.00024042156,0.00039309156,0.0022064056,0.000059666072,0.0027915575,0.07431195],"genre_scores_gemma":[0.97033954,0.000019297058,0.025896931,0.00010043155,0.00020934611,0.0007359729,0.000008337168,0.00005709241,0.0026330668],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99924743,0.0000057532948,0.00017946036,0.00016915612,0.00010364852,0.0002945271],"domain_scores_gemma":[0.9994569,0.00009454064,0.000015687534,0.0003297577,0.000025297852,0.0000778463],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000055232817,0.00015500451,0.00013134968,0.000108318825,0.00008490718,0.000029317143,0.00019906247,0.000069102716,0.0007862076],"category_scores_gemma":[0.000010450073,0.00013634273,0.00006572447,0.00017200132,0.000025706431,0.000040826162,0.0000138928635,0.00010890697,0.0008021105],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029691357,0.00032568615,0.0016140371,0.00068403356,0.0003377599,0.0000038937515,0.0023461839,0.32889467,0.054931253,0.0032386805,0.39055416,0.21703994],"study_design_scores_gemma":[0.0010471185,0.000050400573,0.0007836927,0.000010748463,0.000024408182,0.0000055795604,0.00003108556,0.6566792,0.033445045,0.00041639517,0.3070693,0.00043700862],"about_ca_topic_score_codex":0.0000041912476,"about_ca_topic_score_gemma":0.000017887034,"teacher_disagreement_score":0.8988503,"about_ca_system_score_codex":0.000033049684,"about_ca_system_score_gemma":0.000003062829,"threshold_uncertainty_score":0.99997586},"labels":[],"label_agreement":null},{"id":"W1932810063","doi":"10.1109/ccece.2005.1557022","title":"A 1.8V 1.1GHz novel digital multiplier","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor; Toronto Metropolitan University","funders":"","keywords":"Multiplier (economics); Power consumption; CMOS; Computer science; Frequency multiplier; Analog multiplier; Pairwise comparison; Electronic engineering; Topology (electrical circuits); Power (physics); Electrical engineering; Computer hardware; Engineering; Digital signal processing; Artificial intelligence; Physics","score_opus":0.003351628268490282,"score_gpt":0.14718866192669983,"score_spread":0.14383703365820955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1932810063","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5286783,0.000110637375,0.13565525,0.000045930687,0.0006224071,0.00022350009,0.000025149848,0.0018864465,0.3327524],"genre_scores_gemma":[0.9904712,0.0000028276713,0.0042550354,0.00003325896,0.00018644905,0.0000139503945,0.000014863512,0.000050345483,0.004972093],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992099,0.0000012541235,0.0001833641,0.0001446651,0.00015063421,0.00031022314],"domain_scores_gemma":[0.9996662,0.000024384053,0.000010954338,0.00022557289,0.00002006276,0.00005280198],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00003563626,0.00016270296,0.00012256415,0.000081728336,0.00003257679,0.000096114185,0.00013639222,0.00007090466,0.00018198405],"category_scores_gemma":[0.0000051046877,0.00014403966,0.000049155133,0.00016924106,0.000023854642,0.0004471951,0.000024485558,0.000100595156,0.0011811866],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047045858,0.000775328,0.04200678,0.00029739845,0.00027322065,0.00007609927,0.00068614323,0.32507974,0.27599365,0.015933245,0.29695392,0.04187745],"study_design_scores_gemma":[0.0035145138,0.000092846974,0.04300491,0.000052364234,0.000031381485,0.0000629411,0.00008910499,0.52694905,0.09366521,0.000466744,0.33027428,0.0017966506],"about_ca_topic_score_codex":0.000023151837,"about_ca_topic_score_gemma":0.000011243864,"teacher_disagreement_score":0.46179292,"about_ca_system_score_codex":0.00005354957,"about_ca_system_score_gemma":0.000008140168,"threshold_uncertainty_score":0.99959654},"labels":[],"label_agreement":null},{"id":"W1938409394","doi":"10.1109/cicc.2000.852635","title":"Dynamic clock management for low power applications in FPGAs","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Clock gating; Digital clock manager; Field-programmable gate array; CPU multiplier; Computer science; Clock rate; Embedded system; Clock domain crossing; Power (physics); Synchronous circuit; Clock signal; Chip; Telecommunications","score_opus":0.004980173026181965,"score_gpt":0.1922775293413657,"score_spread":0.1872973563151837,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1938409394","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15015745,0.000774477,0.6367468,0.00028542947,0.0005190212,0.0033144585,0.000020466407,0.0014106268,0.20677125],"genre_scores_gemma":[0.98438305,0.00010954831,0.0108607635,0.000053013588,0.000011770538,0.0005799902,0.000009259761,0.000038337195,0.003954295],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993176,0.000002890851,0.00017830364,0.00015323104,0.00008556199,0.00026240162],"domain_scores_gemma":[0.9996615,0.00002094727,0.000010374831,0.00025523466,0.000011524628,0.00004039771],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005488228,0.00012255614,0.00010393849,0.00014879019,0.000031637046,0.000020471445,0.00015956748,0.000048194503,0.00035048262],"category_scores_gemma":[0.0000011634108,0.00011820199,0.000036697347,0.00024718835,0.0000108933,0.00011201015,0.000017580187,0.0000652696,0.00044338746],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027529923,0.0011429669,0.003249847,0.0020654437,0.00049144996,0.000030492738,0.0025536825,0.5991631,0.006749693,0.10779044,0.17931539,0.09741997],"study_design_scores_gemma":[0.00090171874,0.000035036337,0.0035032555,0.000027625558,0.00001575728,0.0000018051593,0.00013784095,0.88969046,0.0013966342,0.00048341407,0.103403054,0.00040343124],"about_ca_topic_score_codex":0.0000016615008,"about_ca_topic_score_gemma":0.0000152644,"teacher_disagreement_score":0.8342256,"about_ca_system_score_codex":0.00010900946,"about_ca_system_score_gemma":0.0000012037905,"threshold_uncertainty_score":0.5698997},"labels":[],"label_agreement":null},{"id":"W1950098525","doi":"10.1109/async.2005.20","title":"Energy Efficient Surfing","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Overhead (engineering); Pipeline (software); Adder; Chip; Energy consumption; Energy (signal processing); Embedded system; Ring (chemistry); Electronic circuit; Metric (unit); Computation; Domino; Logic gate; Parallel computing; Electrical engineering; Algorithm; Engineering; Operating system; Telecommunications; Mathematics","score_opus":0.004100891847318704,"score_gpt":0.1645307289633811,"score_spread":0.1604298371160624,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1950098525","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.65371233,0.0005966047,0.14907886,0.00013791065,0.00069091184,0.00006482887,0.0000013608113,0.0015998402,0.19411735],"genre_scores_gemma":[0.99491984,0.000028932329,0.003242259,0.00011340295,0.00016804173,0.000006031753,0.0000015485892,0.000027051308,0.0014929253],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99941164,0.000004727815,0.0001271939,0.00009622644,0.00011753423,0.00024265832],"domain_scores_gemma":[0.9997364,0.000018320972,0.0000066729976,0.00016990086,0.000012715414,0.00005598949],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000068750924,0.0001008525,0.00008380966,0.00007287608,0.00003091903,0.000021481716,0.0001023151,0.00004113624,0.0004136214],"category_scores_gemma":[0.0000021046537,0.00009024996,0.000028484685,0.00014418745,0.000010117665,0.0000810369,0.000015319949,0.000056330224,0.0005088262],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013849038,0.000016348617,0.000093595394,0.00000933208,0.000014010532,0.0000026260723,0.00012623888,0.9456292,0.008372842,0.0029062824,0.011143278,0.031684875],"study_design_scores_gemma":[0.00015336381,0.000007889446,0.00020341552,0.000006452707,0.000003162631,0.0000038028852,0.000009925305,0.79877716,0.07867364,0.0000068358863,0.121995546,0.00015880275],"about_ca_topic_score_codex":0.000012206197,"about_ca_topic_score_gemma":0.000017481136,"teacher_disagreement_score":0.34120747,"about_ca_system_score_codex":0.00006876741,"about_ca_system_score_gemma":0.0000064465753,"threshold_uncertainty_score":0.6540102},"labels":[],"label_agreement":null},{"id":"W1950800153","doi":"10.1109/pesc.2006.1712161","title":"Programmable digital controller for multi-output DC-DC converters with a time-shared inductor","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Converters; Comparator; Inductor; Computer science; CMOS; Electronic engineering; Controller (irrigation); Digital control; Field-programmable gate array; Voltage; Buck converter; Power (physics); Electrical engineering; Engineering; Computer hardware","score_opus":0.011488769852917734,"score_gpt":0.19012177065468194,"score_spread":0.1786330008017642,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1950800153","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3921091,0.0003099675,0.5766044,0.00016588598,0.00073186774,0.006492171,0.0003354622,0.0049294797,0.01832164],"genre_scores_gemma":[0.96794724,0.0000013097384,0.015938291,0.00005561277,0.00013600203,0.0003769083,0.00012244459,0.00011590199,0.015306269],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986323,0.0000058534188,0.00028809096,0.000282018,0.00019851797,0.0005932322],"domain_scores_gemma":[0.99948114,0.000045958455,0.0000411134,0.00023031437,0.000094004936,0.000107445216],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007276841,0.00031411284,0.0003439358,0.00011386672,0.00006715771,0.00026032404,0.0001864336,0.0001161066,0.00010879913],"category_scores_gemma":[0.000010005569,0.00023965503,0.000086519925,0.00019352026,0.000056448556,0.00073199824,0.000017744136,0.00011680017,0.00038709363],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0032600667,0.0028334365,0.032793403,0.0020236385,0.004027726,0.00018135249,0.002705409,0.09098436,0.09632083,0.0018114528,0.5884802,0.17457813],"study_design_scores_gemma":[0.0100184595,0.00035755115,0.00094874983,0.000054827222,0.00005841445,0.000015944965,0.000049521266,0.9263437,0.009220984,0.000024804958,0.052097175,0.00080987933],"about_ca_topic_score_codex":0.00003142683,"about_ca_topic_score_gemma":0.000012639906,"teacher_disagreement_score":0.83535933,"about_ca_system_score_codex":0.000098219134,"about_ca_system_score_gemma":0.00003421278,"threshold_uncertainty_score":0.9772848},"labels":[],"label_agreement":null},{"id":"W1953440013","doi":"10.1109/mwscas.1993.343398","title":"Design and implementation of an area and time efficient systolic parallel Booth multiplier","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Systolic array; Latency (audio); Parallel computing; Multiplier (economics); Composite number; Arithmetic; Algorithm; Very-large-scale integration; Embedded system; Mathematics; Telecommunications","score_opus":0.012848804039235915,"score_gpt":0.21253179164284833,"score_spread":0.19968298760361242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1953440013","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93373364,0.00028820682,0.06470773,0.000010678825,0.000034950797,0.00037934014,0.0000032010466,0.00015031718,0.0006919119],"genre_scores_gemma":[0.98511744,0.000064204585,0.014645445,0.0000136457165,0.000011244242,0.000019997371,0.0000032320697,0.000021530512,0.00010324036],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993756,0.000018997076,0.0001835909,0.00013669301,0.000106690895,0.00017845885],"domain_scores_gemma":[0.99971443,0.000034822573,0.00002397553,0.00013739223,0.000016449852,0.0000729517],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001213239,0.00012231932,0.00014165134,0.00009244635,0.000035384808,0.000022506141,0.000050772836,0.00004089168,0.00029632694],"category_scores_gemma":[0.0000018634761,0.00010815131,0.000010932856,0.00008122606,0.000027760847,0.00013604981,0.000013815288,0.000042028838,0.00003041628],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004919572,0.00020356571,0.00309669,0.00049426133,0.00020812417,0.000017117976,0.011104762,0.7264247,0.1956314,0.0005959966,0.0055882996,0.056585863],"study_design_scores_gemma":[0.00076206535,0.00009955674,0.0030722218,0.000011516675,0.000016100943,0.000011058358,0.0001107098,0.9790283,0.016636655,0.000007633573,0.00009284172,0.00015134148],"about_ca_topic_score_codex":0.000016443955,"about_ca_topic_score_gemma":0.000002757194,"teacher_disagreement_score":0.2526036,"about_ca_system_score_codex":0.000023627004,"about_ca_system_score_gemma":0.00000296524,"threshold_uncertainty_score":0.44102824},"labels":[],"label_agreement":null},{"id":"W1958664792","doi":"10.1109/glsv.1998.665206","title":"Design of clock distribution networks in presence of process variations","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Skew; Clock skew; Computer science; Compensation (psychology); Timing failure; Limiting; Process (computing); Range (aeronautics); Integrated circuit design; Process variation; Chip; Reliability engineering; Electronic engineering; Embedded system; Engineering; Clock signal; Telecommunications; Jitter","score_opus":0.013385845056054889,"score_gpt":0.20103859263487336,"score_spread":0.18765274757881847,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1958664792","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03822006,0.00020231813,0.96003765,0.000012087303,0.00009821082,0.00023348675,0.0000055628047,0.0000849625,0.001105687],"genre_scores_gemma":[0.99801713,0.00009799527,0.0017750333,0.0000021210706,0.000016576814,0.000023568558,0.0000067862156,0.000010083097,0.00005071414],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993572,0.00001922731,0.00026747823,0.000082193685,0.00011673071,0.00015716272],"domain_scores_gemma":[0.9996598,0.000076621174,0.000036966427,0.00015032513,0.000052361727,0.000023925122],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011517236,0.000078721074,0.00012976411,0.000056631437,0.000012511998,0.000005033501,0.00012478705,0.0000664711,0.0001261046],"category_scores_gemma":[0.00002819801,0.00007541365,0.000015426487,0.00048829033,0.000022113823,0.0001974495,0.000009104785,0.00008408751,0.0000073324736],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003329982,0.00003938309,0.001375639,0.000053447402,0.000008107436,4.3212665e-7,0.00023377471,0.99524224,0.00060396176,0.00065895764,0.0010657648,0.0007149494],"study_design_scores_gemma":[0.00018742407,0.00002871033,0.0032012921,0.000035343262,0.000005636486,5.925425e-7,0.000014454047,0.9886892,0.0076587694,0.00007057586,0.000029440995,0.00007855009],"about_ca_topic_score_codex":0.000013773711,"about_ca_topic_score_gemma":0.000004867681,"teacher_disagreement_score":0.9597971,"about_ca_system_score_codex":0.000032720392,"about_ca_system_score_gemma":0.0000070522683,"threshold_uncertainty_score":0.30752793},"labels":[],"label_agreement":null},{"id":"W1963611032","doi":"10.1145/1046192.1046237","title":"A leakage-aware CAD flow for MTCMOS FPGA architectures (abstract only)","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Dissipation; CMOS; Computer science; Embedded system; Leakage power; Leakage (economics); Logic block; Design flow; Reconfigurable computing; Electronic engineering; Engineering; Electrical engineering; Transistor; Voltage; Physics","score_opus":0.009789719754975185,"score_gpt":0.21728975244223414,"score_spread":0.20750003268725895,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1963611032","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6965149,0.0014509811,0.23703536,0.00122386,0.0017755979,0.0022826046,0.0002047444,0.005041145,0.054470826],"genre_scores_gemma":[0.9734863,0.000028327382,0.023526318,0.00024350634,0.0006129619,0.00008656861,0.000022938686,0.00009918196,0.0018939065],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99868226,0.000006923978,0.00029561136,0.0002560628,0.0002023803,0.0005567489],"domain_scores_gemma":[0.99933916,0.00009891393,0.000024565818,0.00036579254,0.00003715102,0.00013443727],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00012755423,0.00029333853,0.00024258874,0.00015781718,0.00008931653,0.000060594102,0.00027320656,0.00013981394,0.0005611503],"category_scores_gemma":[0.000020262112,0.00025417027,0.00012740002,0.00015124239,0.00003015908,0.00017892897,0.000023415807,0.00025389058,0.00041078232],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004240803,0.00006982137,0.00021794523,0.0002790097,0.00013094685,0.000010939134,0.0009182842,0.69648206,0.006248422,0.00020551016,0.06320997,0.23218468],"study_design_scores_gemma":[0.0017905127,0.00015995014,0.0048757284,0.00008018402,0.000052671843,0.000055646113,0.00010914744,0.65646654,0.10999156,0.0001849499,0.22510576,0.001127351],"about_ca_topic_score_codex":0.000015872622,"about_ca_topic_score_gemma":0.00024341082,"teacher_disagreement_score":0.2769714,"about_ca_system_score_codex":0.00010359928,"about_ca_system_score_gemma":0.000040915376,"threshold_uncertainty_score":0.99999106},"labels":[],"label_agreement":null},{"id":"W1963617785","doi":"10.1109/iscas.2010.5537106","title":"An interconnect-aware Dynamic Voltage Scaling scheme for DSM VLSI","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Concordia University","funders":"","keywords":"Very-large-scale integration; Computer science; Interconnection; Scheme (mathematics); Scaling; Dynamic voltage scaling; Voltage; Electronic engineering; Computer architecture; Parallel computing; Embedded system; Electrical engineering; Computer network; Engineering; Mathematics","score_opus":0.004553011442966647,"score_gpt":0.23293044138372412,"score_spread":0.22837742994075746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1963617785","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.69408274,0.000026476906,0.30191535,0.000027745258,0.001205276,0.00026849442,0.000013248789,0.0010027658,0.0014579005],"genre_scores_gemma":[0.9808701,0.0000069441057,0.018218497,0.00008302217,0.00017846486,0.000064407584,0.000035609417,0.00009651718,0.00044644048],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989218,0.000005488298,0.00025406774,0.00026411095,0.000118966615,0.00043557942],"domain_scores_gemma":[0.99923265,0.000058781265,0.000022349508,0.00048008334,0.00006043934,0.00014567023],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021297408,0.00023295222,0.00020201637,0.00014888644,0.000085446,0.00008596118,0.00034886715,0.00017982138,0.00040596633],"category_scores_gemma":[0.000024758652,0.00021852252,0.00007820335,0.00014346001,0.000035235444,0.00055480946,0.00002764153,0.00033629092,0.00020880415],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000151515715,0.00004803552,0.00069028593,0.0001836444,0.000060010767,0.0000051818797,0.00048442054,0.0026759575,0.9708614,0.001437504,0.001726401,0.021812038],"study_design_scores_gemma":[0.0005235686,0.00006441479,0.0004121256,0.000024563953,0.000011945929,0.000008136441,0.00013937886,0.9025412,0.087614626,0.00015132406,0.008107099,0.00040158822],"about_ca_topic_score_codex":0.000012121827,"about_ca_topic_score_gemma":0.00016578169,"teacher_disagreement_score":0.89986527,"about_ca_system_score_codex":0.000050940267,"about_ca_system_score_gemma":0.00001776365,"threshold_uncertainty_score":0.89110893},"labels":[],"label_agreement":null},{"id":"W1964253287","doi":"10.1016/j.mejo.2009.02.003","title":"From synchronous to GALS: A new architecture for FPGAs","year":2009,"lang":"en","type":"article","venue":"Microelectronics Journal","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Asynchronous communication; Field-programmable gate array; Synchronizer; Computer science; Synchronization (alternating current); Flexibility (engineering); Embedded system; Architecture; Computer architecture; Simple (philosophy); Distributed computing","score_opus":0.005043727752855355,"score_gpt":0.21454024102024385,"score_spread":0.2094965132673885,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1964253287","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29798013,0.00630752,0.69193554,0.0020089294,0.00080622925,0.00038930445,0.000018479477,0.00025844347,0.0002954358],"genre_scores_gemma":[0.9114114,0.00045916066,0.08137443,0.0013095163,0.004776974,0.0000158116,0.000021456715,0.00014772113,0.0004835543],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9982976,0.000019423225,0.0003504894,0.00022220178,0.00018780741,0.00092253357],"domain_scores_gemma":[0.9992268,0.000050272974,0.000053022377,0.0002607197,0.00005828271,0.00035089464],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019428195,0.0002923099,0.00030148338,0.00021288097,0.00014487057,0.00019189817,0.00043369652,0.00012457241,0.00009639556],"category_scores_gemma":[0.000027345797,0.00027849703,0.00015514912,0.0002307664,0.000009179275,0.00015197154,0.000013656396,0.0006968126,0.000099468445],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012404456,0.000043636275,0.000010734867,0.00001619432,0.00016942018,0.000026129246,0.0017633594,0.10004118,0.4640256,0.000098608834,0.22269343,0.21098769],"study_design_scores_gemma":[0.002853235,0.0016864246,0.0002548792,0.00019564733,0.00013472413,0.0008713592,0.000047127694,0.012065563,0.26488212,0.015342504,0.7005566,0.0011098292],"about_ca_topic_score_codex":0.000009276067,"about_ca_topic_score_gemma":0.00003065766,"teacher_disagreement_score":0.6134313,"about_ca_system_score_codex":0.000506564,"about_ca_system_score_gemma":0.00024195752,"threshold_uncertainty_score":0.99996674},"labels":[],"label_agreement":null},{"id":"W1964313009","doi":"10.1109/apex.2007.357707","title":"Novel Digital Controller Improves Dynamic Response and Simplifies Design Process of Voltage Regulator Module","year":2007,"lang":"en","type":"article","venue":"Conference proceedings/Conference proceedings - IEEE Applied Power Electronics Conference and Exposition","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Control theory (sociology); Transient response; Voltage regulator; Controller (irrigation); Transient (computer programming); Digital control; Linear regulator; Process (computing); Computer science; Control engineering; Voltage; Step response; Load regulation; Engineering; Regulator; Electronic engineering; Control (management); Electrical engineering","score_opus":0.008310420265263196,"score_gpt":0.212384065381425,"score_spread":0.20407364511616183,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1964313009","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8044832,0.00037658936,0.19071925,0.00007986199,0.00014131308,0.0015465003,0.000034575503,0.0005661881,0.0020525192],"genre_scores_gemma":[0.99694955,0.00060163985,0.0016832146,0.00006603911,0.00007442269,0.00032463597,0.000024743169,0.00016057627,0.00011517016],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9946852,0.000008592406,0.0013503163,0.001362827,0.0008189901,0.0017741007],"domain_scores_gemma":[0.996773,0.0001844406,0.0005934775,0.00025229953,0.0016603636,0.00053642236],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0013744563,0.0012009909,0.0012284105,0.00074845116,0.0004025121,0.0011826771,0.00074149284,0.0007171577,0.000034022618],"category_scores_gemma":[0.00011850894,0.0012201411,0.00011677042,0.0007811257,0.00072335376,0.002577071,0.00013922782,0.0010242289,0.000015407904],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0022333404,0.00014909431,0.00029265814,0.0006092668,0.0001710981,0.0000018959588,0.00722764,0.000041962798,0.9592531,0.020526841,0.00009542115,0.009397734],"study_design_scores_gemma":[0.004967682,0.0023616455,0.0050968267,0.0008345482,0.00028848485,0.00021249118,0.010384217,0.20095521,0.74910575,0.022648448,0.00020512214,0.0029395735],"about_ca_topic_score_codex":0.000004514084,"about_ca_topic_score_gemma":0.000004186926,"teacher_disagreement_score":0.21014729,"about_ca_system_score_codex":0.0002709787,"about_ca_system_score_gemma":0.0004070287,"threshold_uncertainty_score":0.9998542},"labels":[],"label_agreement":null},{"id":"W1967779689","doi":"10.1109/tvlsi.2012.2198501","title":"Analysis and Design of On-Chip Decoupling Capacitors","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; NMOS logic; Capacitor; Electronic engineering; Chip; Decoupling capacitor; Decoupling (probability); Computer science; Integrated circuit design; Leakage (economics); Engineering; Electrical engineering; Transistor; Control engineering; Voltage","score_opus":0.014636630067938783,"score_gpt":0.21877722000345062,"score_spread":0.20414058993551185,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1967779689","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28698713,0.00019223873,0.70999634,0.000005195622,0.0020168975,0.00033711834,0.00006713219,0.0002014707,0.00019648047],"genre_scores_gemma":[0.9983837,0.00010564177,0.00096940034,0.0000135767805,0.00015792208,0.00012751884,0.000010879007,0.00005664689,0.00017472584],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981453,0.00011955697,0.00062191783,0.00026660124,0.0003978119,0.00044880126],"domain_scores_gemma":[0.9989514,0.00023679003,0.00010609551,0.00041799064,0.00010424509,0.00018352257],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006826389,0.0003353095,0.0004995391,0.0008781497,0.00018998931,0.00007220998,0.00014399162,0.00023001093,0.000066753695],"category_scores_gemma":[0.000007635281,0.0003043989,0.00019193388,0.0009453805,0.000052269177,0.0006266549,8.334335e-7,0.00036101826,0.000081031474],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006702517,0.0002331908,0.0017725102,0.00014560095,0.0007404853,0.0000012397604,0.0025515798,0.9753988,0.016994733,0.00006848395,0.00024302314,0.0017833734],"study_design_scores_gemma":[0.00056584674,0.00016916069,0.00097152725,0.0002099525,0.00051745214,0.00001184601,0.0011804504,0.8202901,0.17540364,0.000004144837,0.0002091552,0.00046672166],"about_ca_topic_score_codex":0.00007316668,"about_ca_topic_score_gemma":0.00007383306,"teacher_disagreement_score":0.7113966,"about_ca_system_score_codex":0.00020041445,"about_ca_system_score_gemma":0.00002173761,"threshold_uncertainty_score":0.9999408},"labels":[],"label_agreement":null},{"id":"W1968010872","doi":"10.1145/1785481.1785497","title":"Stochastic computational models for accurate reliability evaluation of logic circuits","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":58,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Computational complexity theory; Reliability (semiconductor); Scalability; Binary decision diagram; Very-large-scale integration; Electronic circuit; Computation; Logic gate; Representation (politics); Algorithm; CMOS; Theoretical computer science; Computer engineering; Electronic engineering; Engineering","score_opus":0.049563761038067186,"score_gpt":0.2860966214776291,"score_spread":0.2365328604395619,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1968010872","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33799973,0.000012164847,0.65969,0.000020044126,0.0003653521,0.00048077427,0.000013469795,0.000115014474,0.0013034085],"genre_scores_gemma":[0.9887067,5.450292e-7,0.011071865,0.000014971929,0.000044919136,0.00009771231,0.000027898966,0.00001795798,0.00001743617],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990819,0.000016419357,0.0002650028,0.00014692328,0.00033303982,0.00015668424],"domain_scores_gemma":[0.9990907,0.00018100135,0.00003932821,0.00019818598,0.00044959266,0.00004123617],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00086112646,0.000106269275,0.00013605127,0.00007089314,0.000033422584,0.000013015791,0.00011761877,0.00007959475,0.00013844775],"category_scores_gemma":[0.00012344292,0.000096670134,0.00004334699,0.00011767614,0.000034135854,0.00029574524,0.0000102466265,0.00010779414,0.000019113017],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000032136747,0.000018934727,0.000014289143,0.000042755753,0.000010956116,2.23859e-8,0.0000895669,0.9885728,0.0035601761,0.0047780494,0.00021590515,0.002693379],"study_design_scores_gemma":[0.0005178614,0.000027230335,0.0009382071,0.000005615221,0.000028548982,0.0000010839675,0.000008374824,0.9371256,0.0013612813,0.059871726,0.0000071593336,0.000107306085],"about_ca_topic_score_codex":0.000003387709,"about_ca_topic_score_gemma":0.0000066116927,"teacher_disagreement_score":0.65070695,"about_ca_system_score_codex":0.000049401828,"about_ca_system_score_gemma":0.00006950366,"threshold_uncertainty_score":0.39420936},"labels":[],"label_agreement":null},{"id":"W1969223410","doi":"10.1109/isqed.2009.4810386","title":"IR-drop management CAD techniques in FPGAs for power grid reliability","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power network design; Field-programmable gate array; Grid network; Computer science; Reliability (semiconductor); Grid; Routing (electronic design automation); Power grid; Node (physics); Power (physics); Voltage; Embedded system; Topology (electrical circuits); Electrical engineering; Engineering; Mathematics","score_opus":0.005219853605601267,"score_gpt":0.21627950488578618,"score_spread":0.21105965128018492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969223410","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4290855,0.00018858614,0.123082496,0.0011289868,0.0013781075,0.0041072867,0.000022957263,0.004869893,0.4361362],"genre_scores_gemma":[0.9519032,0.000088516594,0.04670352,0.00024262417,0.00006395493,0.00013741771,0.0000089889045,0.000032078697,0.0008196685],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.998926,0.000010076144,0.00030271974,0.00024222789,0.00014435781,0.00037463527],"domain_scores_gemma":[0.9994665,0.000023596089,0.000016485463,0.0004104104,0.000028373375,0.000054682627],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00032253773,0.0001891002,0.0001913346,0.00017304496,0.00002906728,0.000026757692,0.00020710242,0.00009868136,0.00012056715],"category_scores_gemma":[0.000009935699,0.0001714401,0.000058864636,0.00024308363,0.00001729914,0.00023250916,0.000027642076,0.00013372839,0.000052998817],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033560084,0.0012160789,0.0088261105,0.0015527215,0.00020958432,0.0001459887,0.0017568071,0.046328574,0.028503062,0.03579867,0.54985565,0.32547116],"study_design_scores_gemma":[0.0027598303,0.0011457177,0.073174566,0.0002559174,0.00006550002,0.00001382326,0.00023547451,0.066773444,0.34782344,0.0131181935,0.49232206,0.0023120234],"about_ca_topic_score_codex":0.000012791387,"about_ca_topic_score_gemma":0.000011505766,"teacher_disagreement_score":0.52281773,"about_ca_system_score_codex":0.00019724344,"about_ca_system_score_gemma":0.0000061423334,"threshold_uncertainty_score":0.6991125},"labels":[],"label_agreement":null},{"id":"W1969775274","doi":"10.1109/tvlsi.2007.893584","title":"Segmented Virtual Ground Architecture for Low-Power Embedded SRAM","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Dynamic demand; Computer science; Dissipation; Low-power electronics; Electronic engineering; Dynamic voltage scaling; Power consumption; Power (physics); Soft error; Energy consumption; Embedded system; Engineering; Electrical engineering; Computer hardware","score_opus":0.006939423437098234,"score_gpt":0.22073810965433613,"score_spread":0.21379868621723788,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1969775274","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17079188,0.00009055915,0.81868804,0.000026362628,0.0069742086,0.0013495745,0.000304846,0.000916237,0.00085832644],"genre_scores_gemma":[0.9958581,0.000018068324,0.0012229097,0.0000972389,0.0003305852,0.00040425992,0.000083455925,0.00015729155,0.0018281137],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99695224,0.00008652287,0.00094989577,0.0005437221,0.0006006219,0.0008669811],"domain_scores_gemma":[0.9984935,0.000271447,0.000120270815,0.0006276007,0.00023205197,0.00025511836],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00081057963,0.00058681855,0.00053559477,0.000649008,0.0003895383,0.00021419732,0.00032406335,0.0004542676,0.00014018702],"category_scores_gemma":[0.000010973117,0.00054594007,0.00033663987,0.00065344706,0.00007071891,0.0006232921,0.0000017303907,0.0007135142,0.00025170948],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00092953455,0.0009965217,0.000024622732,0.00055288576,0.0006840738,0.000028525295,0.008312282,0.8267799,0.13630576,0.0005653474,0.008331043,0.016489517],"study_design_scores_gemma":[0.005881758,0.0014445157,0.00020238059,0.001084478,0.00025019216,0.00015465253,0.007836437,0.5683416,0.38834217,0.00005837267,0.024219831,0.0021836003],"about_ca_topic_score_codex":0.000029907313,"about_ca_topic_score_gemma":0.00041880622,"teacher_disagreement_score":0.8250662,"about_ca_system_score_codex":0.00052581937,"about_ca_system_score_gemma":0.000055350098,"threshold_uncertainty_score":0.99969923},"labels":[],"label_agreement":null},{"id":"W1972225499","doi":"10.1145/1059876.1059877","title":"Scheduling and optimal register placement for synchronous circuits derived using software pipelining techniques","year":2005,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal; Royal Military College of Canada","funders":"","keywords":"Computer science; Retiming; Clock skew; Software pipelining; Parallel computing; Scheduling (production processes); Electronic circuit; Timing failure; Shift register; Time complexity; Schedule; Register allocation; Algorithm; Clock signal; Software; Mathematical optimization; Mathematics; Compiler","score_opus":0.02407876059217706,"score_gpt":0.2515028027498793,"score_spread":0.22742404215770223,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1972225499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07543943,0.0009431454,0.9214248,0.00002368752,0.00016238225,0.0012294101,0.000008298657,0.0007515572,0.000017258826],"genre_scores_gemma":[0.80272925,0.000091523274,0.19671553,0.00001109926,0.00007102321,0.0002812665,0.0000054322163,0.000063459454,0.00003139985],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983287,0.000066919616,0.00061067584,0.00028196268,0.00023402704,0.00047773615],"domain_scores_gemma":[0.99899787,0.00027403762,0.00015933423,0.00039078016,0.00011291781,0.00006505097],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00056430924,0.00027333302,0.00034698512,0.00035050765,0.00018834721,0.00006889709,0.00020381859,0.00017435662,0.000015221256],"category_scores_gemma":[0.000034452398,0.0002994721,0.00007618965,0.00021592763,0.0000373971,0.00046177025,0.0000033026497,0.00020093055,0.0000066857606],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002633154,0.00003294761,0.0000035966223,0.0002687969,0.00011587369,3.035631e-7,0.00038820814,0.91655004,0.051946715,0.000031017415,0.000026429774,0.030609751],"study_design_scores_gemma":[0.00062053814,0.00032087843,0.000007494,0.0003373234,0.00008271226,0.00004474012,0.0001235157,0.8351381,0.1628086,0.000015923404,0.00022269093,0.00027750814],"about_ca_topic_score_codex":0.0000067884057,"about_ca_topic_score_gemma":0.000002358628,"teacher_disagreement_score":0.7272898,"about_ca_system_score_codex":0.0006530384,"about_ca_system_score_gemma":0.0001224005,"threshold_uncertainty_score":0.99994576},"labels":[],"label_agreement":null},{"id":"W1973323008","doi":"10.1109/epep.2006.321226","title":"Model Order Reduction with Load Constraints","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Reduction (mathematics); Computer science; Interconnection; Order (exchange); Model order reduction; Mathematical optimization; Algorithm; Mathematics; Telecommunications","score_opus":0.006318757639052052,"score_gpt":0.17326917706629721,"score_spread":0.16695041942724517,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1973323008","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3463626,0.000059660586,0.3612215,0.00005205855,0.0002133623,0.00016705497,0.0000027423296,0.0009262367,0.2909948],"genre_scores_gemma":[0.97422767,0.0000063751477,0.023002768,0.000019642262,0.000071716786,0.000011152847,0.0000044461317,0.000027853454,0.0026283883],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99942195,0.000002893457,0.000112715046,0.00011453395,0.00015249132,0.00019544028],"domain_scores_gemma":[0.99974823,0.0000036242598,0.000010051843,0.00014873921,0.000058706093,0.00003066629],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000048743786,0.00011431288,0.00008519973,0.00004661375,0.00003011916,0.00002252078,0.0000574401,0.000050384602,0.00014869375],"category_scores_gemma":[0.0000011142364,0.00009175188,0.000012856125,0.00016996567,0.00005902495,0.00021124368,0.0000049078885,0.00008360516,0.00016052205],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007100962,0.000017298884,0.000088631336,0.000017904718,0.000015951025,0.0000030639799,0.0000565805,0.9646164,0.015887074,0.0018870883,0.015263397,0.0021394906],"study_design_scores_gemma":[0.0006004599,0.00003165944,0.00021190697,0.00001778744,0.0000145456015,0.000046669218,0.000045459714,0.96548647,0.031554647,0.00036162848,0.0013207721,0.00030799236],"about_ca_topic_score_codex":0.000022945875,"about_ca_topic_score_gemma":0.000015898904,"teacher_disagreement_score":0.6278651,"about_ca_system_score_codex":0.00008456927,"about_ca_system_score_gemma":0.000042543466,"threshold_uncertainty_score":0.3741533},"labels":[],"label_agreement":null},{"id":"W1974233803","doi":"10.1145/1344671.1344695","title":"Area and delay trade-offs in the circuit and architecture design of FPGAs","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":68,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Architecture; Computer science; Computer architecture; Circuit design; Integrated circuit design; Embedded system","score_opus":0.02292303065116857,"score_gpt":0.18391701785215597,"score_spread":0.1609939872009874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974233803","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88671917,0.0009516877,0.108766206,0.00009661334,0.00004547704,0.00028944676,0.0000024105632,0.0000863513,0.003042665],"genre_scores_gemma":[0.99733037,0.000308475,0.002211086,0.00007250353,0.000018288296,0.000012068708,8.480207e-7,0.000016856096,0.000029497834],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993902,0.00003304515,0.0001588669,0.00011551938,0.00012141924,0.00018097961],"domain_scores_gemma":[0.9996468,0.0001351179,0.000013544963,0.00016340926,0.000004868156,0.00003629181],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001708111,0.00012725595,0.00015217072,0.00010032326,0.000036566405,0.000010604406,0.000113181115,0.00006444256,0.000018976889],"category_scores_gemma":[0.000007909871,0.000084724146,0.00001558667,0.00017314001,0.000080972764,0.00008160524,0.000010203381,0.0001646685,0.0000019581257],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014247467,0.00028521218,0.055285823,0.0008591461,0.0003261595,0.0005808869,0.10351314,0.6148998,0.107895866,0.0033790867,0.017714247,0.09511816],"study_design_scores_gemma":[0.008402004,0.001419881,0.41242912,0.0004013494,0.00017745834,0.0058187004,0.002116224,0.45294455,0.094950445,0.00604888,0.012331165,0.0029602384],"about_ca_topic_score_codex":0.000012410867,"about_ca_topic_score_gemma":0.00001160103,"teacher_disagreement_score":0.35714328,"about_ca_system_score_codex":0.000011271459,"about_ca_system_score_gemma":0.000010820272,"threshold_uncertainty_score":0.34549505},"labels":[],"label_agreement":null},{"id":"W1974526541","doi":"10.1145/944027.944034","title":"Testing high-performance pipelined circuits with slow-speed testers","year":2003,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Pipeline (software); Static timing analysis; Clock skew; Electronic circuit; Computer hardware; Synchronous circuit; CMOS; Clock rate; Clock signal; CPU multiplier; Digital clock manager; Shift register; Clock gating; Embedded system; Electronic engineering; Electrical engineering; Chip; Jitter","score_opus":0.017369536304139815,"score_gpt":0.19856246203930938,"score_spread":0.18119292573516957,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974526541","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28798535,0.00021866363,0.7087972,0.000014597487,0.0004289593,0.00089947006,0.000005593432,0.00096889935,0.0006812325],"genre_scores_gemma":[0.9925004,0.000043302472,0.0068839793,0.0000145700715,0.000035462363,0.00015938346,0.0000063923417,0.00010936226,0.00024713474],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997475,0.00016793954,0.0007365446,0.0003559112,0.0005319239,0.0007326242],"domain_scores_gemma":[0.9982031,0.00048620318,0.0001994229,0.0007863434,0.00021860372,0.0001063259],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006810968,0.00041555424,0.00046047324,0.0004880017,0.00019062767,0.00006815532,0.0003843221,0.0001760262,0.000042690277],"category_scores_gemma":[0.000071909584,0.00039016022,0.000057004603,0.0012936766,0.00005763707,0.000610622,0.0000015583801,0.0003742442,0.00011686876],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024123381,0.000071913615,0.00010016017,0.0002504283,0.00015250011,0.0000018763064,0.00017111252,0.951739,0.040500704,0.00018508706,0.00009618817,0.006706895],"study_design_scores_gemma":[0.0022671754,0.0014810702,0.0011662276,0.0006107746,0.00014978752,0.00017207081,0.0001247156,0.7697223,0.2231785,0.00006757245,0.00026595796,0.00079385174],"about_ca_topic_score_codex":0.000019075273,"about_ca_topic_score_gemma":0.0000023653013,"teacher_disagreement_score":0.70451504,"about_ca_system_score_codex":0.0005116914,"about_ca_system_score_gemma":0.00023672447,"threshold_uncertainty_score":0.99985504},"labels":[],"label_agreement":null},{"id":"W1974823485","doi":"10.1561/1000000031","title":"Addressing Process Variations at the Microarchitecture and System Level","year":2013,"lang":"en","type":"article","venue":"Foundations and Trends® in Electronic Design Automation","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Abstraction; Computer science; Process variation; Process (computing); Microarchitecture; Abstraction layer; Design process; Macro; Systems design; Computer architecture; Reliability engineering; Systems engineering; Engineering; Work in process; Software engineering; Embedded system; Software; Programming language","score_opus":0.026134232466345702,"score_gpt":0.25200958039690363,"score_spread":0.22587534793055794,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1974823485","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5494645,0.001657738,0.444204,0.0006666765,0.0002208561,0.0010120113,0.00001729519,0.0007830084,0.0019739217],"genre_scores_gemma":[0.9974918,0.000042831954,0.0017623109,0.000014346087,0.000034855297,0.00031134146,0.00006552368,0.000028435172,0.00024859185],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99899703,0.00007512518,0.00025913477,0.00019608825,0.00013019619,0.0003424329],"domain_scores_gemma":[0.9995736,0.00010931909,0.000060588776,0.00017341609,0.000043560016,0.00003951828],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002593636,0.00017055262,0.00013475334,0.00031313684,0.0003591311,0.00021949779,0.00009319926,0.00008159184,0.00009648888],"category_scores_gemma":[0.000012075362,0.00013528854,0.000018658991,0.000559851,0.000054256594,0.0004926899,0.000017526889,0.00019457217,0.000036895108],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003030545,0.00011672403,0.0013155303,0.0006478137,0.00030660108,0.0000031335858,0.011294318,0.20675512,0.025934948,0.021017257,0.0042614103,0.72831684],"study_design_scores_gemma":[0.0005598724,0.00004614178,0.033728287,0.00008059214,0.000040681658,0.000070405134,0.00014030331,0.96216786,0.0011854741,0.0013444596,0.00038448616,0.00025145532],"about_ca_topic_score_codex":0.000049482765,"about_ca_topic_score_gemma":0.00017570666,"teacher_disagreement_score":0.7554127,"about_ca_system_score_codex":0.00033017277,"about_ca_system_score_gemma":0.000045332145,"threshold_uncertainty_score":0.55169064},"labels":[],"label_agreement":null},{"id":"W1975047642","doi":"10.1109/iscas.2010.5537705","title":"Recursive architectures for 2DLNS multiplication","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; University of Windsor; CMC Microsystems","keywords":"Multiplication (music); Computer science; Digital signal processing; Flexibility (engineering); Recursion (computer science); Electronic circuit; Implementation; Electronic engineering; Computer hardware; Algorithm; Engineering; Mathematics","score_opus":0.005510414312484865,"score_gpt":0.21253140809429844,"score_spread":0.20702099378181357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1975047642","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87793285,0.000025825893,0.10948934,0.00017022663,0.0008482701,0.0005400777,0.000011482689,0.00068993855,0.010291965],"genre_scores_gemma":[0.9621681,0.0000028421214,0.037070815,0.00004228771,0.0002089652,0.00013118675,0.000009110633,0.000029930396,0.00033677655],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995345,0.0000027018652,0.00010280478,0.00011500378,0.000062937725,0.00018208327],"domain_scores_gemma":[0.9996038,0.00007058464,0.0000124510625,0.00022957944,0.000033923847,0.000049645492],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000067234054,0.000096418145,0.00007599541,0.00006705858,0.000041916923,0.000017093736,0.00012878318,0.0000720667,0.000081305254],"category_scores_gemma":[0.000034336186,0.000082963925,0.00003668108,0.00007480002,0.000020054444,0.00003552688,0.000008103745,0.00014243335,0.00009600745],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040747866,0.00005807177,0.0013290187,0.0001632351,0.000087628454,0.0000014180572,0.0017562516,0.03200355,0.80567133,0.011197014,0.032936595,0.114755146],"study_design_scores_gemma":[0.0009111743,0.000085511194,0.008064803,0.000012569752,0.000021734484,0.000015672804,0.000045933106,0.20552719,0.699498,0.0038460207,0.08146336,0.0005080337],"about_ca_topic_score_codex":0.0000048650754,"about_ca_topic_score_gemma":0.00004605146,"teacher_disagreement_score":0.17352363,"about_ca_system_score_codex":0.00001378077,"about_ca_system_score_gemma":0.0000070760684,"threshold_uncertainty_score":0.33831707},"labels":[],"label_agreement":null},{"id":"W1976956938","doi":"10.1007/s10470-013-0135-6","title":"An improved RC model for VLSI interconnects with applications to buffer insertion","year":2013,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"CMC Microsystems","keywords":"RLC circuit; Buffer (optical fiber); Waveform; Electronic engineering; Transmission line; Very-large-scale integration; Computer science; Moment (physics); Topology (electrical circuits); Engineering; Electrical engineering; Capacitor; Voltage; Physics; Telecommunications","score_opus":0.012695788105675572,"score_gpt":0.22164849515982962,"score_spread":0.20895270705415406,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1976956938","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27079833,0.00016562949,0.7277598,0.00003602082,0.00001636228,0.0006849734,0.0000083157165,0.00024982396,0.00028074466],"genre_scores_gemma":[0.99585366,0.0000099121435,0.0027819164,0.0002820742,0.00006296011,0.000848002,0.000044904788,0.00006445113,0.000052088526],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99890447,0.000011343232,0.00026573217,0.00034331856,0.00010858369,0.00036657092],"domain_scores_gemma":[0.99922585,0.000020198037,0.000044652446,0.0001676115,0.00033980614,0.00020186226],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000113034104,0.00026026508,0.00022781812,0.00020179592,0.00019305991,0.0002911871,0.00017687428,0.00011789541,0.000018417377],"category_scores_gemma":[0.0000060614734,0.00020128026,0.000027182161,0.00038863785,0.000041316307,0.00093064207,0.0000085922375,0.00019431727,0.000013796769],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025818621,0.00007738153,0.0002722862,0.00033774556,0.00006969715,9.0579704e-7,0.0018883649,0.07787764,0.47161275,0.0003683512,0.0002895789,0.44717947],"study_design_scores_gemma":[0.00033975014,0.00024798914,0.00025015755,0.00014412317,0.000034177185,0.0000068564386,0.00032940667,0.98558724,0.011811788,0.0007960828,0.00011725687,0.00033516163],"about_ca_topic_score_codex":0.000062417865,"about_ca_topic_score_gemma":0.00007387249,"teacher_disagreement_score":0.9077096,"about_ca_system_score_codex":0.00007132074,"about_ca_system_score_gemma":0.00007821856,"threshold_uncertainty_score":0.8207971},"labels":[],"label_agreement":null},{"id":"W1977136007","doi":"10.1117/12.819798","title":"Static power dissipation in adder circuits: the UDSM domain","year":2009,"lang":"en","type":"article","venue":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Adder; Computer science; Dissipation; Electronic circuit; Electronic engineering; Block (permutation group theory); Power (physics); Electrical engineering; Telecommunications; Engineering","score_opus":0.007984675133804943,"score_gpt":0.21498644896928967,"score_spread":0.20700177383548474,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1977136007","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9915821,0.00014598813,0.0001712376,0.0029953592,0.0003337002,0.0007227307,0.00002770736,0.00017844315,0.003842722],"genre_scores_gemma":[0.9813009,0.000107408254,0.017852198,0.00019326576,0.0002311949,0.00015350204,0.000008251,0.00007425214,0.000079016245],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975164,2.7025418e-8,0.00083364535,0.00033392324,0.00076458533,0.00055143505],"domain_scores_gemma":[0.998902,0.00014770897,0.00021213386,0.00009649563,0.00053222355,0.00010944157],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007756872,0.00039253157,0.000415875,0.00016687771,0.00008132522,0.00013932903,0.001025691,0.00020447599,0.000025150677],"category_scores_gemma":[0.00024487448,0.00029474136,0.0003912455,0.0006152807,0.00015940864,0.00085179287,0.000063537984,0.00048747266,0.0000049917912],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006862863,0.0002081158,0.0006093746,0.00049866235,0.00041000702,4.3064694e-7,0.0022396492,0.004455948,0.5124642,0.46600023,0.011138154,0.0019065591],"study_design_scores_gemma":[0.010574976,0.0022593113,0.079617105,0.0031571279,0.0006448433,0.00011464113,0.013007421,0.46942738,0.34342632,0.04332299,0.030278826,0.004169065],"about_ca_topic_score_codex":0.000004173746,"about_ca_topic_score_gemma":2.8197638e-7,"teacher_disagreement_score":0.46497142,"about_ca_system_score_codex":0.00029345314,"about_ca_system_score_gemma":0.000028637087,"threshold_uncertainty_score":0.99995047},"labels":[],"label_agreement":null},{"id":"W1977258689","doi":"10.1109/iscas.2010.5537420","title":"Fully integrated ultra-low-power asynchronously driven step-down DC-DC converter","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Asynchronous communication; Computer science; Capacitor; Voltage; Electronic engineering; Capacitance; Electrical engineering; Controller (irrigation); Switched capacitor; Asynchronous circuit; Power (physics); Engineering; Electronic circuit; Synchronous circuit; Telecommunications; Physics","score_opus":0.0035269977193193025,"score_gpt":0.18214646728413766,"score_spread":0.17861946956481836,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1977258689","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8501164,0.00005555522,0.0712178,0.00015481119,0.004446034,0.0006512625,0.00003236335,0.0023463736,0.07097944],"genre_scores_gemma":[0.9920897,0.000024847805,0.0048602326,0.00030597596,0.00019522915,0.000057875222,0.00004235785,0.00014253965,0.0022812523],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9978539,0.000030049949,0.0005136208,0.00044568564,0.00035588176,0.00080086174],"domain_scores_gemma":[0.99860835,0.000083092425,0.000052892778,0.0008110887,0.00015825228,0.0002863057],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00021003639,0.00051951385,0.00043948702,0.0002418459,0.000104570085,0.00015484953,0.00058686646,0.00037301943,0.007621309],"category_scores_gemma":[0.000034238714,0.00043517636,0.00014124531,0.0004102737,0.00014167356,0.00062506006,0.000038305792,0.0009376561,0.0041965023],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005962546,0.00021169776,0.0053455094,0.00016600109,0.00039246763,0.000094046474,0.0016297947,0.0013608129,0.8541481,0.0018228433,0.11558518,0.019183911],"study_design_scores_gemma":[0.0046865805,0.0005794678,0.010599944,0.00019217875,0.00013714895,0.00018987549,0.000684157,0.2833799,0.4454254,0.00009559511,0.2506353,0.0033944468],"about_ca_topic_score_codex":0.00008022502,"about_ca_topic_score_gemma":0.00025775537,"teacher_disagreement_score":0.4087227,"about_ca_system_score_codex":0.00012827879,"about_ca_system_score_gemma":0.00010166314,"threshold_uncertainty_score":0.99981},"labels":[],"label_agreement":null},{"id":"W1977549083","doi":"10.1109/cjece.2013.6704692","title":"Redesigned CMOS (4; 2) compressor for fast binary multipliers","year":2013,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"XNOR gate; Gas compressor; Operand; Computer science; Redundancy (engineering); Binary number; CMOS; Computer hardware; Adder; NAND gate; Arithmetic; Logic gate; Parallel computing; Electronic engineering; Algorithm; Mathematics; Engineering","score_opus":0.004387858010834498,"score_gpt":0.1499477297703958,"score_spread":0.1455598717595613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1977549083","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36016282,0.0026502542,0.63533556,0.00013435562,0.001103794,0.00040805218,0.000006236835,0.000106674284,0.000092232134],"genre_scores_gemma":[0.9810631,0.000036680136,0.018367896,0.000060684564,0.0003792696,0.000016364218,0.0000017776209,0.000043609627,0.00003060269],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989822,0.000007981102,0.00031836034,0.000110632005,0.00009207415,0.0004887842],"domain_scores_gemma":[0.99901795,0.00012434206,0.000038265174,0.00009570834,0.00009688953,0.00062684016],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008612216,0.00019070234,0.00027565085,0.00037938808,0.00007052207,0.00010852085,0.00020629662,0.00008887754,0.0000240602],"category_scores_gemma":[0.000018828352,0.0001790385,0.00007855242,0.00022898661,0.000020180638,0.00026572382,0.000007710908,0.0002552759,0.000007955275],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029094972,0.000033374796,0.0011545974,0.00041014643,0.00047164905,0.00016546792,0.00083278754,0.79545707,0.03379884,0.000548732,0.06524904,0.10184922],"study_design_scores_gemma":[0.00059032335,0.00026161593,0.0031381678,0.00005999323,0.000018204693,0.000113950875,0.0000046735195,0.98569673,0.001532212,0.00003799776,0.008287981,0.00025816835],"about_ca_topic_score_codex":0.00007365427,"about_ca_topic_score_gemma":0.000015607788,"teacher_disagreement_score":0.6209003,"about_ca_system_score_codex":0.00012227439,"about_ca_system_score_gemma":0.00008014252,"threshold_uncertainty_score":0.73009783},"labels":[],"label_agreement":null},{"id":"W1979394618","doi":"10.1109/mwscas.2012.6291950","title":"A word-line boost driver design for low operating voltage 6T-SRAMs","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Static random-access memory; Voltage; Electronic engineering; Computer science; Monte Carlo method; Leakage (economics); Noise margin; Engineering; Electrical engineering; Transistor","score_opus":0.02200838116928864,"score_gpt":0.22969755999371413,"score_spread":0.2076891788244255,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1979394618","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14065558,0.00034106945,0.85367393,0.000031064395,0.0009818983,0.0007914858,0.000008854236,0.0007839564,0.0027321535],"genre_scores_gemma":[0.9276969,0.000020111533,0.06884894,0.00016845333,0.000609438,0.00016016766,0.000016028165,0.000110935594,0.0023690131],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849796,0.000018061304,0.00032626156,0.00019836328,0.00017921688,0.00078014535],"domain_scores_gemma":[0.9992365,0.00015393307,0.000028568764,0.00033100398,0.00005696926,0.00019297667],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004569598,0.00028857862,0.00025994153,0.00010339669,0.00012996358,0.0000823312,0.00022720946,0.00013066828,0.00044320038],"category_scores_gemma":[0.00004855539,0.0002516119,0.0000806319,0.0002126114,0.000028728997,0.00080041593,0.000039596616,0.0001753462,0.00049581786],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009843102,0.00040971223,0.0056913137,0.0008058267,0.00045161188,0.000017037728,0.0059283823,0.42557654,0.3736562,0.0037651293,0.1255951,0.058004715],"study_design_scores_gemma":[0.0014163798,0.00013306996,0.00067517016,0.00008613199,0.00004852056,0.000012738648,0.00017279826,0.74542564,0.23008424,0.000046625366,0.021064587,0.0008340777],"about_ca_topic_score_codex":0.000008495762,"about_ca_topic_score_gemma":0.0000044429494,"teacher_disagreement_score":0.7870413,"about_ca_system_score_codex":0.00010528418,"about_ca_system_score_gemma":0.00002160643,"threshold_uncertainty_score":0.9999936},"labels":[],"label_agreement":null},{"id":"W1980136107","doi":"10.1109/soccon.2009.5398022","title":"Removal-Cost Method: An efficient voltage selection algorithm for multi-core platforms under PVT","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Core (optical fiber); Computer science; Voltage; Selection (genetic algorithm); Context (archaeology); Process (computing); Multi-core processor; Many core; Selection algorithm; Process variation; Algorithm; Parallel computing; Engineering; Electrical engineering; Telecommunications; Machine learning","score_opus":0.04372585383018049,"score_gpt":0.3073170338224745,"score_spread":0.263591179992294,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1980136107","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.038082406,0.00004191672,0.95867145,0.00001155406,0.00052173936,0.0008012343,0.000015856931,0.0011140249,0.0007397926],"genre_scores_gemma":[0.17769569,0.000012003946,0.8203365,0.00023901477,0.0002480527,0.00006838207,0.00007775326,0.000088320514,0.0012342357],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985211,0.00000723656,0.00032596072,0.0003519019,0.00022689215,0.0005669411],"domain_scores_gemma":[0.9993662,0.00004673004,0.000038761176,0.0003007845,0.000085288455,0.00016219942],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00043337577,0.00030414885,0.00025916938,0.00022535256,0.00015118033,0.00006593687,0.00017609034,0.000193628,0.000076036136],"category_scores_gemma":[0.0000122223155,0.00025633496,0.00009809393,0.00040380686,0.000015354857,0.0003671755,0.000011698583,0.00021435828,0.00007654908],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023442406,0.00019139725,0.00001846115,0.00003430805,0.000055458826,0.000007959131,0.00037200828,0.5238018,0.02714391,0.0016092154,0.0019275355,0.4448145],"study_design_scores_gemma":[0.0010945736,0.00018701222,0.0008091744,0.000012800947,0.000024390018,0.00005387717,0.00008414968,0.94783974,0.046335246,0.00023155291,0.0029434387,0.00038407405],"about_ca_topic_score_codex":0.00001835447,"about_ca_topic_score_gemma":0.000021409945,"teacher_disagreement_score":0.44443044,"about_ca_system_score_codex":0.00027005468,"about_ca_system_score_gemma":0.0000261518,"threshold_uncertainty_score":0.9999889},"labels":[],"label_agreement":null},{"id":"W1981018891","doi":"10.1109/aspdac.2007.358065","title":"A Timing-Driven Algorithm for Leakage Reduction in MTCMOS FPGAs","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Computer science; Reduction (mathematics); Leakage (economics); Leakage power; Algorithm; Embedded system; Engineering; Electrical engineering; Transistor; Mathematics","score_opus":0.01419693306730508,"score_gpt":0.23689784258756766,"score_spread":0.22270090952026259,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1981018891","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1333665,0.00007278103,0.85583586,0.000040751842,0.000897827,0.00050621247,0.0000037841394,0.0005481249,0.008728171],"genre_scores_gemma":[0.87158626,0.000024520672,0.12649341,0.000029505352,0.0003347993,0.000056582674,0.000013813297,0.00006279336,0.0013983299],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990774,0.0000051066236,0.0002497366,0.00016719916,0.000114876835,0.00038567447],"domain_scores_gemma":[0.9996866,0.00003512518,0.000017799375,0.0001722647,0.000027192604,0.00006103524],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002906527,0.00014079352,0.00014337248,0.00022275504,0.000035291778,0.000020499576,0.00010932159,0.0001029169,0.00007067405],"category_scores_gemma":[0.000008055724,0.00014128808,0.000044411936,0.00026761362,0.00001831903,0.00026016776,0.000012396881,0.00013101296,0.00010053945],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005255344,0.00016872831,0.00048395913,0.00023230356,0.00010558094,0.000049446196,0.00302184,0.13432762,0.09164919,0.00092564186,0.028992051,0.73999107],"study_design_scores_gemma":[0.0011719131,0.00010915046,0.0015949334,0.00004379751,0.000014275553,0.00003098046,0.0002845975,0.8573828,0.1228674,0.00013580636,0.015938777,0.00042556674],"about_ca_topic_score_codex":0.000019214378,"about_ca_topic_score_gemma":0.000028040233,"teacher_disagreement_score":0.73956555,"about_ca_system_score_codex":0.00016069673,"about_ca_system_score_gemma":0.000011634795,"threshold_uncertainty_score":0.5761561},"labels":[],"label_agreement":null},{"id":"W1981274326","doi":"10.1016/j.vlsi.2004.01.004","title":"New approach to design for reusability of arithmetic cores in systems-on-chip","year":2004,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Taiwan Semiconductor Manufacturing Company","keywords":"Reusability; Macrocell; Computer architecture; Computer science; Embedded system; System on a chip; Implementation; Architecture; Chip; CMOS; Multiplier (economics); Parallel computing; Computer hardware; Electronic engineering; Engineering; Software; Telecommunications; Software engineering; Programming language","score_opus":0.036303582566615714,"score_gpt":0.24696723210792543,"score_spread":0.21066364954130973,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1981274326","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11027671,0.00004471064,0.8872942,0.000030682582,0.00029140108,0.00096842786,0.000005209487,0.00008734381,0.0010013195],"genre_scores_gemma":[0.9128298,0.0000031208208,0.08687017,0.000011026896,0.000054421493,0.00015155193,0.000009039556,0.000020229201,0.000050635033],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999215,0.000026294234,0.00030307804,0.00016629051,0.00013389708,0.00015540837],"domain_scores_gemma":[0.9995258,0.00009778091,0.000028820525,0.0002461906,0.00005037884,0.00005104839],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036287322,0.00012525602,0.00018744568,0.00018022532,0.000015691026,0.000024204459,0.00012108241,0.00008196268,0.0000030057142],"category_scores_gemma":[0.0001500654,0.00010969244,0.00003333486,0.00027345732,0.000011588434,0.00012372666,0.0000053490353,0.000098277094,0.000025714058],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000067102636,0.000058869842,0.000113676164,0.00013076863,0.000010057166,2.6422498e-7,0.0010640555,0.9765498,0.0096309995,0.006479171,0.0012365567,0.0046586473],"study_design_scores_gemma":[0.002976804,0.0011470845,0.0077937623,0.0008219656,0.000042919666,0.000009838925,0.00069368357,0.6315565,0.3444492,0.008894,0.00083840144,0.00077585765],"about_ca_topic_score_codex":0.00018662479,"about_ca_topic_score_gemma":0.000033700377,"teacher_disagreement_score":0.8025531,"about_ca_system_score_codex":0.00025828747,"about_ca_system_score_gemma":0.000053206106,"threshold_uncertainty_score":0.44731277},"labels":[],"label_agreement":null},{"id":"W1981956267","doi":"10.1109/caman.2011.5778785","title":"Truncation Scheme for Recursive Multipliers","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Recursion (computer science); Truncation (statistics); Truncation error; Scheme (mathematics); Algorithm; Computer science; Mathematics; Error analysis; Arithmetic; Applied mathematics; Statistics; Mathematical analysis","score_opus":0.03590296139768997,"score_gpt":0.1856614659311965,"score_spread":0.14975850453350653,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1981956267","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41039738,0.00014107971,0.4839382,0.000047860845,0.0016395613,0.0011033118,0.00001182975,0.0014788356,0.10124195],"genre_scores_gemma":[0.87226987,0.000018389874,0.1267323,0.000041814477,0.000067989364,0.00010972209,0.000010751752,0.00003585288,0.00071327726],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9995224,0.0000029292487,0.000118645316,0.00010611011,0.00005978158,0.00019013605],"domain_scores_gemma":[0.9997115,0.00002113533,0.000013834126,0.0001644419,0.00004047287,0.000048613343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007401814,0.00009563104,0.00008110456,0.00006480791,0.000033435103,0.0000081372245,0.00010130509,0.00006138087,0.00017265303],"category_scores_gemma":[0.000016626911,0.00008908262,0.00003530364,0.0000897537,0.000015261128,0.00020262398,0.0000065397753,0.00005106143,0.00020985924],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005425586,0.00046615608,0.014727218,0.0012131095,0.001005738,0.000011548942,0.041877583,0.0070245764,0.32995138,0.13532043,0.3443264,0.123533286],"study_design_scores_gemma":[0.0022654117,0.00024148352,0.0077637574,0.000043338987,0.00004511855,0.000004918727,0.0007133086,0.22520709,0.7220285,0.0028372123,0.037950646,0.00089924416],"about_ca_topic_score_codex":0.0000064237943,"about_ca_topic_score_gemma":0.0000044268468,"teacher_disagreement_score":0.46187252,"about_ca_system_score_codex":0.000051129227,"about_ca_system_score_gemma":0.000008843065,"threshold_uncertainty_score":0.36326838},"labels":[],"label_agreement":null},{"id":"W1982185284","doi":"10.1108/03321641211267155","title":"A vertex cut algorithm for model order reduction of parasitic resistive networks","year":2012,"lang":"en","type":"article","venue":"COMPEL The International Journal for Computation and Mathematics in Electrical and Electronic Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Group for Research in Decision Analysis; University of Guelph","funders":"","keywords":"Resistive touchscreen; Computer science; Vertex (graph theory); Reduction (mathematics); Algorithm; Graph; Resistor; Graph theory; Exploit; Network analysis; Electronic circuit; Theoretical computer science; Mathematics; Engineering; Electrical engineering","score_opus":0.010901182518536865,"score_gpt":0.2539998712645567,"score_spread":0.24309868874601984,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1982185284","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.045214195,0.0014841249,0.9526318,0.000058660597,0.00035244095,0.00021091376,0.0000023282075,0.000027663176,0.000017879682],"genre_scores_gemma":[0.9430942,0.00060480525,0.056047857,0.0000136907765,0.00015606146,0.000034627366,0.0000062378044,0.000023302444,0.000019213638],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99921227,0.0000066862553,0.0002932917,0.00006960878,0.00013212147,0.0002860515],"domain_scores_gemma":[0.99946225,0.00027250743,0.00005981223,0.00003679677,0.00012027481,0.00004833505],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036343516,0.000114740535,0.00015999333,0.00014378494,0.000056062687,0.000037882914,0.000107962966,0.000048283848,6.724833e-7],"category_scores_gemma":[0.0000484616,0.000093315655,0.00004042238,0.00012592254,0.00001616296,0.00014407716,0.0000104582305,0.00021854712,1.6992655e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021801256,0.000052437892,0.0000075782664,0.000052733998,0.00012119138,2.0088221e-7,0.00042060093,0.95149237,0.0010825911,0.02081328,0.0001921808,0.025743062],"study_design_scores_gemma":[0.00052546186,0.00006455026,0.000037705846,0.00005141201,0.000025996824,0.000118107295,0.000026013491,0.9883083,0.00061841204,0.010014558,0.0001062126,0.00010324739],"about_ca_topic_score_codex":5.3037587e-7,"about_ca_topic_score_gemma":4.774664e-7,"teacher_disagreement_score":0.89788,"about_ca_system_score_codex":0.00013777334,"about_ca_system_score_gemma":0.000025063136,"threshold_uncertainty_score":0.38053018},"labels":[],"label_agreement":null},{"id":"W1982662220","doi":"10.1080/00207210903168330","title":"Aggressive drowsy cache cells","year":2010,"lang":"en","type":"article","venue":"International Journal of Electronics","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Cache; Block (permutation group theory); Computer science; CPU cache; Embedded system; Parallel computing","score_opus":0.002279294148101544,"score_gpt":0.20279563110601986,"score_spread":0.20051633695791832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1982662220","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9852576,0.001076921,0.004425878,0.0002373183,0.006255524,0.00005284962,0.0000058804917,0.000054681856,0.0026333355],"genre_scores_gemma":[0.9968119,0.0005824619,0.0014921117,0.000072842806,0.00087293994,0.0000015852647,0.0000022955621,0.000030447118,0.0001333618],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99887437,0.000010822107,0.00034534573,0.00007141787,0.00045299705,0.00024505708],"domain_scores_gemma":[0.9991789,0.0000560349,0.00022194588,0.00011466978,0.00034597382,0.00008246473],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022297393,0.00012618085,0.00014231859,0.00020265854,0.000023051889,0.000062530526,0.00060553453,0.00008895952,0.00018938561],"category_scores_gemma":[0.000050613424,0.000113635615,0.0001013051,0.00008966832,0.000028843306,0.00032727676,0.000022314927,0.00082335295,0.000068543675],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006533059,0.00008504333,0.00046052856,0.000011068513,0.00055774784,0.00028073054,0.00038450997,0.020955348,0.93593824,0.002803015,0.016426733,0.02203169],"study_design_scores_gemma":[0.0013104219,0.00023354017,0.00045356035,0.00007124285,0.000049129467,0.0012578235,0.00002754618,0.021865042,0.8065383,0.0018911236,0.1659381,0.00036420044],"about_ca_topic_score_codex":0.0000015233354,"about_ca_topic_score_gemma":0.000015857933,"teacher_disagreement_score":0.14951135,"about_ca_system_score_codex":0.00016744173,"about_ca_system_score_gemma":0.00014445088,"threshold_uncertainty_score":0.46339262},"labels":[],"label_agreement":null},{"id":"W1984981318","doi":"10.1109/fpt.2012.6412117","title":"An FPGA with power-gated switch blocks","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Power gating; Idle; Field-programmable gate array; Benchmark (surveying); Power (physics); Computer science; Low-power electronics; Logic synthesis; Logic gate; Embedded system; Dissipation; Electronic engineering; Power consumption; Engineering; Electrical engineering; Transistor; Voltage; Algorithm; Physics","score_opus":0.005717801299342967,"score_gpt":0.19386819932491267,"score_spread":0.1881503980255697,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1984981318","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93589586,0.00013519856,0.013916041,0.000028546881,0.00039082888,0.00016135744,0.0000020302416,0.0013233372,0.048146814],"genre_scores_gemma":[0.99559575,0.000010329791,0.003422785,0.00007681291,0.00011636695,0.000010667544,0.000006664659,0.000065181026,0.0006954302],"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989979,0.000010144833,0.00014885822,0.00013209079,0.00018908163,0.0005218793],"domain_scores_gemma":[0.99931884,0.000014259609,0.000014732941,0.0003964411,0.000032987133,0.00022274499],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00013376001,0.00019887603,0.00015182202,0.00009316201,0.000047234564,0.000036643334,0.00017880157,0.00008957818,0.001070638],"category_scores_gemma":[0.0000021202402,0.0001489889,0.000021562299,0.00026665835,0.000022832803,0.0006604036,0.000012435411,0.00015860352,0.00050507765],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030128626,0.001494949,0.34995022,0.00036366962,0.0011691235,0.00010902332,0.016233807,0.11148868,0.3327498,0.00449951,0.15090181,0.030738093],"study_design_scores_gemma":[0.0030613386,0.0010010572,0.06478032,0.00009748559,0.00012512492,0.00017780352,0.00084585935,0.07070812,0.7269418,0.000046472913,0.12952681,0.002687768],"about_ca_topic_score_codex":0.000020906595,"about_ca_topic_score_gemma":0.000011704853,"teacher_disagreement_score":0.394192,"about_ca_system_score_codex":0.0000506568,"about_ca_system_score_gemma":0.000012549076,"threshold_uncertainty_score":0.9998425},"labels":[],"label_agreement":null},{"id":"W1985055077","doi":"10.1145/344166.344562","title":"High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies","year":2000,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":101,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Computer science; Logic gate; Pass transistor logic; Electronic engineering; Computer architecture; Embedded system; Electrical engineering; Transistor; Engineering; Voltage; Algorithm","score_opus":0.005091267279428261,"score_gpt":0.1947843209841096,"score_spread":0.18969305370468134,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1985055077","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97006804,0.0012161651,0.015164256,0.00056395103,0.00022393352,0.0009100534,0.0000359231,0.00510756,0.0067101475],"genre_scores_gemma":[0.9820102,0.00059755374,0.015040975,0.000053011634,0.000028598384,0.00007176756,0.000013392294,0.000052649695,0.0021318786],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99889904,0.000007027553,0.00024725005,0.00027984512,0.00012327255,0.00044355882],"domain_scores_gemma":[0.9994897,0.00007545309,0.000018318196,0.00034142018,0.000026519634,0.000048542926],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010459359,0.0002645716,0.00027781108,0.00014213352,0.00009646578,0.00006544321,0.00024802928,0.00020406675,0.00035361043],"category_scores_gemma":[0.000016766311,0.0002168152,0.000048993443,0.00022026051,0.00011502111,0.00026717994,0.000031639436,0.00015246718,0.00018826587],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014738359,0.00015184212,0.0009851215,0.0007239609,0.00031976672,0.000031779113,0.00038525235,0.042522702,0.06779237,0.016117318,0.021451347,0.84937114],"study_design_scores_gemma":[0.0050966865,0.0008036662,0.004535241,0.00017793776,0.00015458217,0.00009464154,0.001059778,0.8123554,0.12094248,0.013792656,0.03845452,0.0025324167],"about_ca_topic_score_codex":0.000012102509,"about_ca_topic_score_gemma":0.00002568807,"teacher_disagreement_score":0.8468387,"about_ca_system_score_codex":0.000068476016,"about_ca_system_score_gemma":0.00000910542,"threshold_uncertainty_score":0.88414675},"labels":[],"label_agreement":null},{"id":"W1985438012","doi":"10.1109/fpl.2006.311200","title":"Power Implications of Implementing Logic Using FPGA Embedded Memory Arrays","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Field-programmable gate array; Electronic circuit; Computing with Memory; Power (physics); Stratix; Embedded system; Logic gate; Flexibility (engineering); Electronic engineering; Registered memory; Parallel computing; Semiconductor memory; Computer hardware; Extended memory; Electrical engineering; Engineering; Algorithm","score_opus":0.016187219829300947,"score_gpt":0.24490370319156668,"score_spread":0.22871648336226574,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1985438012","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68161273,0.00013123857,0.17152922,0.000040181112,0.00019304785,0.00026020472,0.000016365595,0.00048325182,0.14573374],"genre_scores_gemma":[0.97899556,0.0000041632165,0.020592708,0.000034643475,0.000070148235,0.000012826076,0.000014896594,0.000039876835,0.00023519242],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99886364,0.000011638597,0.00041706202,0.00016420276,0.00013697833,0.00040646174],"domain_scores_gemma":[0.9994386,0.000033450022,0.00006264551,0.0003605809,0.00006362478,0.00004114279],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017532162,0.00016431382,0.00019055454,0.00015009381,0.00008473742,0.000024589235,0.00017738793,0.00006359453,0.000783493],"category_scores_gemma":[0.0000060236716,0.00015733688,0.00006987419,0.00032379746,0.00003125738,0.00022170016,0.00003946109,0.00009324823,0.000058968504],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000029631008,0.000060562445,0.003297637,0.00008790579,0.000061541185,0.0000022188233,0.0002927477,0.114138536,0.865789,0.005482248,0.009868055,0.00091659836],"study_design_scores_gemma":[0.0012451204,0.00007041779,0.019212158,0.000060461625,0.000091102,0.000039325863,0.0007207881,0.11200678,0.8574249,0.0035145755,0.0045482623,0.0010660996],"about_ca_topic_score_codex":0.000056983787,"about_ca_topic_score_gemma":0.00001979398,"teacher_disagreement_score":0.2973828,"about_ca_system_score_codex":0.00007721695,"about_ca_system_score_gemma":0.000021538828,"threshold_uncertainty_score":0.85786986},"labels":[],"label_agreement":null},{"id":"W1986218376","doi":"10.1109/memc.2014.6924324","title":"Power integrity modeling and design for semiconductors and systems [Book review]","year":2014,"lang":"en","type":"article","venue":"IEEE Electromagnetic Compatibility Magazine","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Transistor; Electrical engineering; Integrated circuit; Emphasis (telecommunications); Power semiconductor device; Power integrity; Engineering; Power (physics); Bottleneck; Electronic engineering; Computer science; Voltage; Physics; Signal integrity; Embedded system","score_opus":0.01887997986791757,"score_gpt":0.23300129817274004,"score_spread":0.21412131830482248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1986218376","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8285642,0.06450309,0.10336143,0.00012443763,0.0005347627,0.0020670353,0.000011627554,0.00042198127,0.00041143576],"genre_scores_gemma":[0.9916112,0.0036024607,0.0040101544,0.00024319465,0.000103066144,0.00016397788,0.000010199553,0.00007030167,0.00018544942],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99794513,0.00016346163,0.0006065786,0.0005227964,0.00021155558,0.00055044965],"domain_scores_gemma":[0.99869287,0.00035957422,0.00006270053,0.0005465907,0.00015305141,0.00018520838],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012310015,0.00039236294,0.00066442223,0.00011079467,0.00009769524,0.00007631416,0.00019307178,0.00012741899,0.000054353863],"category_scores_gemma":[0.0001588254,0.00036749584,0.000058771948,0.00018441156,0.00009139016,0.0002468294,0.000027171047,0.0003730295,0.00001741877],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000269007,0.00028846634,0.0008165294,0.018988749,0.0002927788,0.000005430013,0.001093691,0.09384691,0.6595744,0.0005567569,0.21708113,0.0071861884],"study_design_scores_gemma":[0.0006947616,0.0008591999,0.0002255321,0.00042792436,0.000075922544,0.000036070054,0.0000059762697,0.9906977,0.0024612143,0.00026735177,0.0037978673,0.00045050774],"about_ca_topic_score_codex":0.000013420591,"about_ca_topic_score_gemma":0.000006958064,"teacher_disagreement_score":0.89685076,"about_ca_system_score_codex":0.000104516635,"about_ca_system_score_gemma":0.000034730267,"threshold_uncertainty_score":0.9998777},"labels":[],"label_agreement":null},{"id":"W1988102072","doi":"10.1109/92.994977","title":"Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":134,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Domino logic; Domino; Cascode; CMOS; Electronic engineering; Standby power; Computer science; Logic gate; Overhead (engineering); Dynamic demand; Engineering; Reliability (semiconductor); Dynamic logic (digital electronics); Pass transistor logic; Electrical engineering; Power (physics); Voltage; Transistor; Logic synthesis; Logic family","score_opus":0.007794041568643099,"score_gpt":0.19379923133507954,"score_spread":0.18600518976643643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988102072","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.092848435,0.0012582757,0.90015185,0.00011279874,0.0021656586,0.00095517095,0.00035280548,0.001710938,0.0004440812],"genre_scores_gemma":[0.9965761,0.00039902196,0.0007284237,0.000026363763,0.00006523253,0.00096654013,0.000021719185,0.000101446676,0.0011151816],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976727,0.00006416005,0.0007049645,0.0005388454,0.00040390005,0.00061543356],"domain_scores_gemma":[0.9989127,0.0001564192,0.00009856527,0.0005602214,0.00015561467,0.00011646063],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027323051,0.0005041767,0.000512893,0.0005733584,0.00043254596,0.00020802802,0.00027665324,0.00039818283,0.000051655396],"category_scores_gemma":[0.000007457863,0.00045157643,0.0001952955,0.0005147711,0.000118362244,0.00040589386,0.0000027597112,0.00039869576,0.00008835244],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012606887,0.0008289635,0.000029655497,0.0007078312,0.00034767308,0.000013590911,0.0021734356,0.8507745,0.052210554,0.00079411303,0.0038701124,0.08812346],"study_design_scores_gemma":[0.0009845241,0.00017366506,0.000013498307,0.00030676115,0.0000688213,0.00004084578,0.0017380068,0.9495854,0.042950135,0.000014439012,0.0036243303,0.0004995825],"about_ca_topic_score_codex":0.000032430464,"about_ca_topic_score_gemma":0.00022440762,"teacher_disagreement_score":0.90372765,"about_ca_system_score_codex":0.0003487942,"about_ca_system_score_gemma":0.000018275485,"threshold_uncertainty_score":0.9997936},"labels":[],"label_agreement":null},{"id":"W1988904108","doi":"10.1080/1065514021000012156","title":"Minimizing Spurious Switching Activities with Transistor Sizing","year":2001,"lang":"en","type":"article","venue":"VLSI design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Transistor; Spurious relationship; Pass transistor logic; Electronic engineering; CMOS; Logic gate; Electronic circuit; Computer science; Transistor count; Power consumption; Multiple-emitter transistor; Path (computing); Electrical engineering; Power (physics); Engineering; Voltage; Threshold voltage; Physics","score_opus":0.01117276583864977,"score_gpt":0.17478591252139236,"score_spread":0.1636131466827426,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1988904108","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43230256,0.0009158774,0.55893576,0.00006490238,0.00046738258,0.0004214897,0.0000023457537,0.0013630912,0.0055265753],"genre_scores_gemma":[0.96994275,0.0001870193,0.028990138,0.000084535175,0.00023350908,0.00006949698,0.0000027871408,0.00017068491,0.0003190849],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981186,0.00006481501,0.0003308647,0.0003592299,0.00038005222,0.00074646476],"domain_scores_gemma":[0.99912745,0.00020908672,0.000054990487,0.0004152955,0.00003065274,0.00016255569],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031614827,0.00043432935,0.00039893464,0.0003012392,0.0002266651,0.00014072083,0.00030198472,0.00014197115,0.00008084591],"category_scores_gemma":[0.000013005036,0.00039737517,0.0000852334,0.0004902469,0.000049971557,0.00078017643,0.000015142643,0.00037257947,0.00009949627],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005355521,0.0001919164,0.0024018267,0.000490756,0.0006490412,0.0011044398,0.01552155,0.4886667,0.3636179,0.00024609108,0.004647656,0.12192656],"study_design_scores_gemma":[0.008182464,0.0016959152,0.0034776088,0.0015196633,0.000629509,0.0016728155,0.0039360346,0.4758349,0.41311762,0.00035202596,0.08308715,0.0064942855],"about_ca_topic_score_codex":0.000021231914,"about_ca_topic_score_gemma":0.000020412655,"teacher_disagreement_score":0.5376402,"about_ca_system_score_codex":0.00021689686,"about_ca_system_score_gemma":0.00006161227,"threshold_uncertainty_score":0.9998478},"labels":[],"label_agreement":null},{"id":"W1989519810","doi":"10.1145/1165573.1165635","title":"A low power SRAM architecture based on segmented virtual grounding","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Computer science; Low-power electronics; CMOS; Dynamic demand; Leakage (economics); Reduction (mathematics); Transistor; Energy consumption; Threshold voltage; Voltage; Low voltage; Embedded system; Electronic engineering; Power (physics); Electrical engineering; Computer hardware; Power consumption; Engineering","score_opus":0.0026995481921014567,"score_gpt":0.168013408885075,"score_spread":0.16531386069297352,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1989519810","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.61768776,0.000023849347,0.30495802,0.00010355138,0.00089047244,0.00032342656,0.000010000942,0.0016776377,0.07432525],"genre_scores_gemma":[0.99562144,8.507509e-7,0.0026438807,0.00028206385,0.00014743673,0.000022912625,0.000024563733,0.000072255614,0.0011846002],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987679,0.000020446076,0.0002245373,0.00023288293,0.00031093165,0.0004432626],"domain_scores_gemma":[0.9994813,0.000071885435,0.000020515588,0.00033067327,0.000018751296,0.00007683212],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001153504,0.00027050584,0.00018305366,0.00025094117,0.000071294024,0.000071317074,0.00017704986,0.000110139576,0.0006076412],"category_scores_gemma":[0.000007963737,0.00023296922,0.000076857345,0.00032154933,0.000027947524,0.00012826729,0.000015736006,0.00026894876,0.00037031522],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004664671,0.00013361896,0.00050333893,0.000048307433,0.00003185802,0.000037103626,0.00011276447,0.95121354,0.028385462,0.0013591477,0.014544635,0.0035835637],"study_design_scores_gemma":[0.0030140528,0.0007049295,0.007619221,0.00023818707,0.000032140575,0.000019782112,0.000091305774,0.8285475,0.1413276,0.00021652602,0.016803289,0.00138549],"about_ca_topic_score_codex":0.000017153192,"about_ca_topic_score_gemma":0.000013609104,"teacher_disagreement_score":0.37793365,"about_ca_system_score_codex":0.00015325555,"about_ca_system_score_gemma":0.000016367581,"threshold_uncertainty_score":0.9500209},"labels":[],"label_agreement":null},{"id":"W1990043083","doi":"10.1007/s10470-014-0442-6","title":"A configurable analog buffer dedicated to a wafer-scale prototyping platform","year":2014,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Montréal; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Mitacs; CMC Microsystems","keywords":"NMOS logic; Buffer (optical fiber); Slew rate; Electronic engineering; Buffer amplifier; Transistor; PMOS logic; Wafer; Computer science; Embedded system; CMOS; Engineering; Electrical engineering; Voltage","score_opus":0.00980243463797829,"score_gpt":0.20337663033101921,"score_spread":0.19357419569304093,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1990043083","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57696867,0.0013824629,0.38886783,0.00014104698,0.00021130669,0.0012467698,0.000020449452,0.0013289273,0.02983255],"genre_scores_gemma":[0.99851006,0.00003964454,0.00045056737,0.00044617197,0.00013149019,0.00014025136,0.00004220953,0.000086367036,0.0001532152],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997813,0.000037719696,0.00054112606,0.0005047725,0.00032649658,0.000776892],"domain_scores_gemma":[0.9990129,0.000061629515,0.00008020724,0.00022621051,0.000245729,0.00037334953],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00049387047,0.00045117442,0.0005139839,0.00041417652,0.00034164338,0.00032762333,0.00030538748,0.00025004824,0.00015817366],"category_scores_gemma":[0.0000378026,0.00037788216,0.00006482198,0.0010313239,0.00010300118,0.0006216598,0.000026628371,0.00056087057,0.000091124355],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000067389126,0.00009921573,0.002633468,0.0009180043,0.00020488873,0.000031732256,0.0030594792,0.006973552,0.17400339,0.000751505,0.002457843,0.8087995],"study_design_scores_gemma":[0.0018527446,0.0007352124,0.0036122492,0.001993955,0.00017746403,0.00013401476,0.00080716267,0.86944896,0.090242185,0.0016181879,0.027424317,0.0019535664],"about_ca_topic_score_codex":0.00009398335,"about_ca_topic_score_gemma":0.000057106397,"teacher_disagreement_score":0.8624754,"about_ca_system_score_codex":0.00011866031,"about_ca_system_score_gemma":0.00010794408,"threshold_uncertainty_score":0.9998673},"labels":[],"label_agreement":null},{"id":"W1991075467","doi":"10.1109/tvlsi.2011.2178046","title":"Statistical SRAM Read Access Yield Improvement Using Negative Capacitance Circuits","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Access time; CMOS; Capacitance; Electronic circuit; Electronic engineering; Computer science; Process variation; Noise margin; Parasitic capacitance; Block (permutation group theory); Chip; Computer hardware; Electrical engineering; Engineering; Voltage; Transistor; Mathematics","score_opus":0.048681745572569345,"score_gpt":0.25357248856503817,"score_spread":0.20489074299246882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1991075467","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13572346,0.00005328551,0.8551152,0.0000067759674,0.0048089246,0.00085276284,0.00045074424,0.00050407246,0.0024847821],"genre_scores_gemma":[0.9975752,0.000034814562,0.0014352102,0.00005035735,0.00015831924,0.0003037379,0.000015951837,0.000097991295,0.00032836606],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974064,0.00010170488,0.0008113219,0.0005111957,0.0005366034,0.0006327654],"domain_scores_gemma":[0.99869454,0.0001682952,0.00013493346,0.0005574074,0.00023324465,0.00021159266],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035810404,0.00047588366,0.00047049526,0.0003649901,0.0002888804,0.00021803411,0.00037368992,0.00028202854,0.00042021685],"category_scores_gemma":[0.000016449783,0.00045635723,0.00013337017,0.0005406211,0.00009169158,0.0013555131,0.0000020377242,0.0006286787,0.0001955669],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005495483,0.002630992,0.0005046846,0.00198622,0.0017364145,0.00016431005,0.03382706,0.43336266,0.4474776,0.0035052889,0.0054776324,0.06877759],"study_design_scores_gemma":[0.0010338534,0.00037386917,0.0002635141,0.0007914306,0.00016384154,0.000046762,0.0024257915,0.51384246,0.47964045,0.00011850967,0.00028058962,0.0010189491],"about_ca_topic_score_codex":0.0005935366,"about_ca_topic_score_gemma":0.00047264044,"teacher_disagreement_score":0.8618518,"about_ca_system_score_codex":0.00061962655,"about_ca_system_score_gemma":0.000078398916,"threshold_uncertainty_score":0.9997888},"labels":[],"label_agreement":null},{"id":"W1991944155","doi":"10.1109/mwscas.2010.5548689","title":"Improved FSMD partitioning for low power using Plackett-Burman","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Datapath; Plackett–Burman design; Partition (number theory); Computer science; Parameterized complexity; Simulated annealing; Parallel computing; Power (physics); Algorithm; Mathematics","score_opus":0.008427342285537683,"score_gpt":0.2189498287557838,"score_spread":0.21052248647024613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1991944155","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90285385,0.000020183377,0.0909788,0.00002661919,0.0016418619,0.00035566787,0.000009596451,0.0006506858,0.0034627162],"genre_scores_gemma":[0.9761733,0.0000028860381,0.02304522,0.00008747728,0.0002317672,0.00004719352,0.0000120889445,0.000074004274,0.00032605883],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990393,0.000005002388,0.00024086375,0.00016320057,0.00010793424,0.00044370253],"domain_scores_gemma":[0.999459,0.000049873954,0.000028459484,0.00029973252,0.000057312278,0.00010560116],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017683864,0.00019212773,0.00016646353,0.00009795108,0.00012198494,0.00008607397,0.00015643555,0.00013297415,0.00049494166],"category_scores_gemma":[0.000025103967,0.00018422844,0.00007150723,0.00013493224,0.000034192883,0.0004176241,0.000021986885,0.00023323711,0.00008774488],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013880916,0.0000228166,0.0004463577,0.0000734619,0.00004064003,0.0000017279482,0.0002294702,0.0058191502,0.9893242,0.00074463384,0.0024358593,0.0008478043],"study_design_scores_gemma":[0.0007138414,0.00004795908,0.00036443467,0.000027684702,0.000020248406,0.0000115806215,0.00006531713,0.6317214,0.35859504,0.00010615915,0.007915623,0.00041073305],"about_ca_topic_score_codex":0.000009588366,"about_ca_topic_score_gemma":0.000031923417,"teacher_disagreement_score":0.63072914,"about_ca_system_score_codex":0.000044049648,"about_ca_system_score_gemma":0.00002443069,"threshold_uncertainty_score":0.7512618},"labels":[],"label_agreement":null},{"id":"W1992963734","doi":"10.1109/reconfig.2013.6732303","title":"Leakage power reduction in FPGA DSP circuits through algorithmic noise tolerance","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Digital signal processing; Embedded system; Electronic engineering; Electronic circuit; Logic gate; Leakage (economics); Noise (video); Low-power electronics; Power (physics); Computer hardware; Engineering; Electrical engineering; Power consumption; Algorithm","score_opus":0.0079281373993649,"score_gpt":0.19510374454098608,"score_spread":0.18717560714162118,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1992963734","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9280429,0.00044044797,0.015728783,0.00016677864,0.0018070437,0.00065793056,0.0000025865888,0.0008318868,0.052321672],"genre_scores_gemma":[0.9957584,0.00011147589,0.0022259254,0.00008610764,0.00016316574,0.00012211797,0.000004837842,0.0000629354,0.001465012],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998688,0.000019748057,0.0003350928,0.00027864877,0.00020641083,0.00047208986],"domain_scores_gemma":[0.9994624,0.000017350783,0.00002671117,0.00037895347,0.00004649813,0.00006803685],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00010508228,0.00023971302,0.00022850189,0.00013290871,0.0000431332,0.000064340784,0.0002093777,0.00013852342,0.0012321856],"category_scores_gemma":[0.000008239456,0.00023243621,0.000048959235,0.00044075877,0.000037713016,0.0013244959,0.000022499422,0.00027737138,0.0023225576],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015453954,0.00034967996,0.0022025486,0.00038095223,0.00013700691,0.000065224514,0.011620364,0.1577727,0.6125443,0.0015488081,0.12240083,0.09096213],"study_design_scores_gemma":[0.004386137,0.00034698096,0.082388535,0.0004544037,0.0000407582,0.00023490886,0.0016102078,0.25790134,0.6103908,0.0027094504,0.03586238,0.0036740976],"about_ca_topic_score_codex":0.00018381978,"about_ca_topic_score_gemma":0.000010918481,"teacher_disagreement_score":0.10012863,"about_ca_system_score_codex":0.00016913039,"about_ca_system_score_gemma":0.000017235378,"threshold_uncertainty_score":0.9996808},"labels":[],"label_agreement":null},{"id":"W1992976995","doi":"10.1145/1216919.1216945","title":"Power-aware FPGA logic synthesis using binary decision diagrams","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of British Columbia","keywords":"Field-programmable gate array; Computer science; Binary decision diagram; Logic synthesis; Embedded system; Reduction (mathematics); Logic gate; Binary number; Power optimization; Power (physics); Computer engineering; Algorithm; Power consumption; Mathematics; Arithmetic","score_opus":0.016561292673919634,"score_gpt":0.239332971219913,"score_spread":0.2227716785459934,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1992976995","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6586288,0.00028038849,0.33156505,0.000013172074,0.0007645665,0.00015740136,0.00000282288,0.0007590584,0.007828704],"genre_scores_gemma":[0.9854786,0.00006743521,0.014105864,0.0000746073,0.000099173674,0.000006610247,0.0000022591423,0.00007542312,0.00009006728],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99841434,0.000014976146,0.00037448687,0.0002676011,0.00032476315,0.0006038222],"domain_scores_gemma":[0.9990083,0.00030332548,0.00003162376,0.0004456819,0.000046598812,0.00016444808],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047928357,0.00028155147,0.00026009645,0.00028950302,0.00010996262,0.00005525917,0.0002828539,0.0001916757,0.0008270794],"category_scores_gemma":[0.00006150817,0.00023934389,0.000097928925,0.0005195753,0.000039861654,0.00035942663,0.000063766325,0.00019157489,0.00053139887],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027816682,0.0005309346,0.018129626,0.000406895,0.0003983649,0.0013622442,0.0013478951,0.27707756,0.15271647,0.0014029752,0.020681994,0.5256669],"study_design_scores_gemma":[0.0014415425,0.00042034348,0.058096327,0.0006955996,0.00014846267,0.00024625802,0.0010478382,0.53687763,0.38450357,0.0012196664,0.012053094,0.0032496445],"about_ca_topic_score_codex":0.000021213922,"about_ca_topic_score_gemma":0.000012492195,"teacher_disagreement_score":0.52241725,"about_ca_system_score_codex":0.0002095624,"about_ca_system_score_gemma":0.000016922348,"threshold_uncertainty_score":0.9760161},"labels":[],"label_agreement":null},{"id":"W1993789287","doi":"10.1109/tvlsi.2011.2158613","title":"Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Swing; Flip-flop; CMOS; Electronic engineering; Overhead (engineering); Computer science; Reduction (mathematics); Low-power electronics; Electrical engineering; Power (physics); Engineering; Physics; Power consumption; Mathematics","score_opus":0.01375528583334013,"score_gpt":0.19928038051712801,"score_spread":0.1855250946837879,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1993789287","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10673633,0.00012772015,0.8834577,0.000013057246,0.006846303,0.00096205785,0.0010378573,0.0006259822,0.00019295701],"genre_scores_gemma":[0.99725205,0.000061638726,0.00030139362,0.000023542678,0.0005766764,0.0007202615,0.00056959403,0.00010263125,0.00039220377],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974284,0.00010035752,0.000839531,0.0004853573,0.00044566748,0.0007006659],"domain_scores_gemma":[0.99886084,0.00012380391,0.00012816963,0.0004219315,0.0002722125,0.00019303446],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00034399843,0.00048504188,0.00046202578,0.000251572,0.00052273273,0.00015847564,0.00025527042,0.00039478662,0.00016193328],"category_scores_gemma":[0.000008712892,0.0004630346,0.00030867825,0.0003348371,0.00006230145,0.0007272392,0.000002383174,0.00057171186,0.00009265051],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009292612,0.0011295011,0.00021943319,0.0007937987,0.00084055885,0.000026580785,0.0047176876,0.94301903,0.023774661,0.0030589995,0.011112082,0.0103783775],"study_design_scores_gemma":[0.0014850323,0.00017436173,0.0005593737,0.00048236156,0.00012327159,0.000030919062,0.0007153899,0.9185405,0.07524442,0.000031320185,0.0019685556,0.00064451486],"about_ca_topic_score_codex":0.00006467136,"about_ca_topic_score_gemma":0.00019823649,"teacher_disagreement_score":0.89051574,"about_ca_system_score_codex":0.0005186692,"about_ca_system_score_gemma":0.000047714384,"threshold_uncertainty_score":0.99978215},"labels":[],"label_agreement":null},{"id":"W1994402203","doi":"10.1109/mm.2013.70","title":"Automating Stressmark Generation for Testing Processor Voltage Fluctuations","year":2013,"lang":"en","type":"article","venue":"IEEE Micro","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"National Air and Space Museum","keywords":"Computer science; Multi-core processor; x86; Voltage; Microprocessor; Embedded system; Resilience (materials science); Power (physics); Synchronization (alternating current); Operating system; Electrical engineering; Software; Telecommunications","score_opus":0.02542739159725563,"score_gpt":0.2232037806012979,"score_spread":0.19777638900404226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994402203","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87137294,0.00010703178,0.12597236,0.000027817556,0.00062427804,0.00068443,0.000018056435,0.00064985023,0.00054326205],"genre_scores_gemma":[0.9402328,0.0000032068158,0.058303352,0.000046484223,0.00052777777,0.0004344816,0.000033604483,0.000061982835,0.0003563228],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99913406,0.0000071663894,0.00027194823,0.0001786717,0.000099950244,0.00030821207],"domain_scores_gemma":[0.99945456,0.00010319625,0.00004986114,0.00018144667,0.00015853331,0.000052385454],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000112573514,0.00016183284,0.00012856603,0.000093513314,0.00017190925,0.00013574687,0.0001382404,0.00007434021,0.000052584877],"category_scores_gemma":[0.00009437119,0.00016376573,0.00003312044,0.00022230031,0.000016448494,0.0004647173,0.000009032919,0.00009724768,0.00018846207],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[4.0177432e-7,0.000008833426,0.0002646042,0.00013104954,0.00001491533,2.916026e-7,0.000287495,0.0159173,0.95695686,0.000007382267,0.011199374,0.015211477],"study_design_scores_gemma":[0.00021278033,0.000019260195,0.0011678566,0.000038163656,0.000012316568,0.000003029201,0.000019706558,0.6108174,0.38704613,0.00004407431,0.00043445456,0.00018484873],"about_ca_topic_score_codex":0.000019974457,"about_ca_topic_score_gemma":0.000010222349,"teacher_disagreement_score":0.5949001,"about_ca_system_score_codex":0.00007652712,"about_ca_system_score_gemma":0.000031448435,"threshold_uncertainty_score":0.66781723},"labels":[],"label_agreement":null},{"id":"W1994439638","doi":"10.1109/tvlsi.2012.2219630","title":"Integrated Power and Clock Distribution Network","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Power (physics); Swing; Algorithm; Engineering; Physics","score_opus":0.007444405713624591,"score_gpt":0.19862599195093,"score_spread":0.1911815862373054,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1994439638","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17135307,0.00082974776,0.81817746,0.000026763973,0.007149342,0.00055461016,0.00032508766,0.0007283998,0.00085549033],"genre_scores_gemma":[0.9981448,0.00016823145,0.0002733279,0.000038599235,0.00034563476,0.00019874985,0.0001388256,0.00007877262,0.0006130488],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99778104,0.0001485774,0.00062248117,0.00031610933,0.00037232155,0.00075948593],"domain_scores_gemma":[0.9989876,0.00009846546,0.00008259289,0.00041666327,0.00014619321,0.0002684948],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005723705,0.0004392178,0.0004056823,0.00018137078,0.0003407997,0.0001705895,0.00015757889,0.00034768716,0.00013910199],"category_scores_gemma":[0.0000070693072,0.00039246012,0.00013776332,0.00065235764,0.00006196451,0.0010660717,0.0000017933186,0.00061871164,0.00033971],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00071988226,0.0020811518,0.00508334,0.00090214214,0.001441922,0.000024875997,0.0106656,0.7754288,0.035624504,0.006381041,0.13134575,0.030301044],"study_design_scores_gemma":[0.0029160054,0.0005592876,0.0035521379,0.0012498852,0.00033479818,0.0002490862,0.003926366,0.7708044,0.06011319,0.000045454668,0.15387765,0.0023717424],"about_ca_topic_score_codex":0.000048703587,"about_ca_topic_score_gemma":0.0000849752,"teacher_disagreement_score":0.82679176,"about_ca_system_score_codex":0.00040923717,"about_ca_system_score_gemma":0.000030287365,"threshold_uncertainty_score":0.9998527},"labels":[],"label_agreement":null},{"id":"W1997936925","doi":"10.1155/2008/751863","title":"On the Power Dissipation of Embedded Memory Blocks Used to Implement Logic in Field-Programmable Gate Arrays","year":2008,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Field-programmable gate array; Electronic circuit; Flexibility (engineering); Power (physics); Logic block; Embedded system; Logic gate; CMOS; Parallel computing; Computer hardware; Computer engineering; Algorithm; Electronic engineering; Electrical engineering; Mathematics","score_opus":0.025062706513053014,"score_gpt":0.26732277760225387,"score_spread":0.24226007108920086,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1997936925","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9779304,0.00005381077,0.016452614,0.00056714023,0.0012969963,0.00017706411,0.0000025152583,0.000027078439,0.0034923751],"genre_scores_gemma":[0.9983207,0.00002112888,0.0012851326,0.00017538216,0.00012333017,0.00000345644,0.0000018975894,0.000017232385,0.000051755065],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99840987,0.00004728753,0.00073311315,0.00011209611,0.00046224098,0.0002354225],"domain_scores_gemma":[0.99887884,0.00037468047,0.00026917036,0.00014686889,0.00026660017,0.00006382539],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00066722545,0.00014571044,0.00024258815,0.00032775578,0.000052711785,0.000037950726,0.00047743032,0.000050056176,0.00032013876],"category_scores_gemma":[0.00014950614,0.000112008915,0.000099447156,0.00020212276,0.000015021032,0.00015531079,0.00002299266,0.00030575777,0.000017315937],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017007963,0.00013438934,0.0032361345,0.000024170175,0.00025765254,0.00013329531,0.0055607753,0.9508141,0.017952895,0.00074767764,0.0043445094,0.016624304],"study_design_scores_gemma":[0.0056332825,0.0020065021,0.015496206,0.0023142826,0.000048055004,0.0007951408,0.0024346504,0.33607855,0.62733865,0.002758082,0.0039767288,0.0011198614],"about_ca_topic_score_codex":0.000020022055,"about_ca_topic_score_gemma":0.000011736074,"teacher_disagreement_score":0.61473554,"about_ca_system_score_codex":0.00016660811,"about_ca_system_score_gemma":0.0000503463,"threshold_uncertainty_score":0.4567591},"labels":[],"label_agreement":null},{"id":"W1998009542","doi":"10.1109/tvlsi.2007.899226","title":"Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Cluster analysis; Voltage; Voltage reduction; Limit (mathematics); Scaling; Energy consumption; Power (physics); Computer science; Dynamic voltage scaling; Process (computing); Cluster (spacecraft); Reduction (mathematics); Block (permutation group theory); Low voltage; Voltage optimisation; Electronic engineering; Electrical engineering; Switched-mode power supply; Engineering; Mathematics; Physics","score_opus":0.007647048439897139,"score_gpt":0.2015600898608701,"score_spread":0.19391304142097296,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998009542","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08348469,0.00010851579,0.9119042,0.000014274378,0.0022703062,0.00094531226,0.00005864124,0.00079260836,0.00042144602],"genre_scores_gemma":[0.99505657,0.00004697747,0.0039750556,0.00004208839,0.00014220198,0.00015882861,0.000013173721,0.00013016434,0.00043493471],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99743444,0.00009635339,0.00076465507,0.0005027032,0.0005338962,0.0006679358],"domain_scores_gemma":[0.9986878,0.00025025327,0.000114507944,0.00049656036,0.00021206524,0.00023878396],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009791636,0.0005073701,0.00044237022,0.00058725773,0.00046527135,0.00027882578,0.00020415061,0.0003213538,0.000058613856],"category_scores_gemma":[0.000006042112,0.00045619882,0.000102859885,0.00068611465,0.00006470936,0.0008851158,0.0000024456474,0.000595312,0.00010910973],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021742472,0.00019793284,0.00008096898,0.00025636074,0.00020418748,0.00003257308,0.0028674712,0.96865326,0.024401944,0.000053415246,0.00033746456,0.0026970196],"study_design_scores_gemma":[0.0013702377,0.00024897765,0.0002694426,0.000739903,0.00008493454,0.00014359874,0.0016118115,0.92922235,0.065010734,0.0000056729255,0.00055606087,0.0007362571],"about_ca_topic_score_codex":0.000050167477,"about_ca_topic_score_gemma":0.00025535029,"teacher_disagreement_score":0.9115719,"about_ca_system_score_codex":0.0003733368,"about_ca_system_score_gemma":0.000053987016,"threshold_uncertainty_score":0.999789},"labels":[],"label_agreement":null},{"id":"W1998318199","doi":"10.1145/564870.564893","title":"<i>AT</i> <sup>2</sup> <i>L</i> <sup>2</sup> o <i>N</i> <sup>2</sup> /2 for fast fourier transform in multilayer VLSI","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Very-large-scale integration; Fast Fourier transform; Fourier transform; Computer science; Throughput; Physics; Algorithm; Telecommunications; Embedded system","score_opus":0.014038500374906272,"score_gpt":0.20727540191530486,"score_spread":0.19323690154039858,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998318199","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7649651,0.0046268813,0.054848116,0.0034347342,0.0017873499,0.012398806,0.0016012966,0.0075686453,0.14876905],"genre_scores_gemma":[0.9539782,0.0013659135,0.015658217,0.0030717219,0.0014340718,0.0017719648,0.0003088808,0.0011803848,0.021230694],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.988833,0.0001836183,0.0028043326,0.0022122564,0.0017349262,0.0042318655],"domain_scores_gemma":[0.99509037,0.00075677276,0.00022200946,0.002415513,0.00034325835,0.0011720612],"candidate_categories":["metaepi_narrow","research_integrity","insufficient_payload"],"consensus_categories":["metaepi_narrow","insufficient_payload"],"category_scores_codex":[0.0012690206,0.0024538331,0.0022345847,0.0012155434,0.00067994854,0.00043868576,0.001994035,0.0014318076,0.0038895104],"category_scores_gemma":[0.00013382608,0.0024067145,0.0010981848,0.0021077206,0.00038585073,0.0027069917,0.0002821597,0.0018139443,0.0034429426],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031819375,0.0007592623,0.0014561238,0.00092660706,0.0004989736,0.00016202487,0.014107689,0.7578188,0.002048289,0.00030994078,0.19041625,0.03117782],"study_design_scores_gemma":[0.0069255256,0.0003529759,0.000036940008,0.00022153855,0.0001811163,0.00011849317,0.0010422957,0.6910625,0.016370857,0.00010047313,0.28136754,0.0022197175],"about_ca_topic_score_codex":0.0002159652,"about_ca_topic_score_gemma":0.00019495554,"teacher_disagreement_score":0.18901303,"about_ca_system_score_codex":0.0011989323,"about_ca_system_score_gemma":0.00013474695,"threshold_uncertainty_score":0.9998645},"labels":[],"label_agreement":null},{"id":"W1998414218","doi":"10.1115/imece2009-11769","title":"Effect of Relocation of Functional Units of a Non-Uniformly Powered Microprocessor on Thermal and Device Clock Performance","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada); University of Toronto","funders":"","keywords":"Microprocessor; Pentium; Memory controller; Computer science; Power (physics); Reliability (semiconductor); Junction temperature; Embedded system; Computer hardware; Parallel computing; Physics; Semiconductor memory","score_opus":0.005732970563773419,"score_gpt":0.19534922676585348,"score_spread":0.18961625620208006,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998414218","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9941415,0.00014669767,0.00079739233,0.000011147609,0.000082320345,0.00021834932,0.0000052837195,0.000049545262,0.0045477506],"genre_scores_gemma":[0.9993897,0.00006530738,0.0003623282,0.000018238925,0.000021681382,0.000005453121,0.0000079533365,0.000016291782,0.00011302056],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991851,0.000016102691,0.0003245971,0.00011698689,0.00020298375,0.00015422034],"domain_scores_gemma":[0.9994555,0.00007536012,0.00009215777,0.00018544192,0.00015504308,0.000036507634],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024579346,0.00016101234,0.00025684637,0.00016446196,0.000025205549,0.000004369441,0.00010322731,0.00008557194,0.00003530645],"category_scores_gemma":[0.00001953598,0.00012885378,0.000027156882,0.00041195782,0.000040841875,0.00021296712,0.000009978962,0.000104918145,0.0000075188864],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00086182385,0.00009143894,0.0070518367,0.0021543824,0.0000883612,6.744814e-7,0.0006909252,0.049158946,0.89585304,0.00019495343,0.00031875758,0.04353488],"study_design_scores_gemma":[0.000947298,0.0015939903,0.0857893,0.00017489077,0.0000241939,0.0000041358862,0.000019658799,0.045577392,0.8656583,0.000002682164,0.00007501696,0.00013316072],"about_ca_topic_score_codex":0.0000074504123,"about_ca_topic_score_gemma":0.0000013340805,"teacher_disagreement_score":0.07873746,"about_ca_system_score_codex":0.000025251042,"about_ca_system_score_gemma":0.00003125334,"threshold_uncertainty_score":0.52545047},"labels":[],"label_agreement":null},{"id":"W1998925396","doi":"10.1109/asap.2007.4429952","title":"FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Royal Military College of Canada","funders":"","keywords":"Field-programmable gate array; Operand; Lookup table; Computer science; Complement (music); Realization (probability); Reduction (mathematics); Parallel computing; Arithmetic; Embedded system; Computer hardware; Mathematics; Operating system","score_opus":0.02307726126010738,"score_gpt":0.24938145717329302,"score_spread":0.22630419591318565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W1998925396","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008833228,0.00006795617,0.9804051,0.00002961088,0.00039415417,0.0014311094,0.000019741232,0.0007925286,0.008026559],"genre_scores_gemma":[0.684954,0.0000010188226,0.31448212,0.00016566376,0.00008717454,0.00011226697,0.000028384971,0.00006268898,0.0001067093],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979477,0.00002463411,0.00042997536,0.0003196817,0.00034807227,0.00092993624],"domain_scores_gemma":[0.9989374,0.00037467596,0.0000393637,0.00039788007,0.00007308694,0.00017759384],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00145842,0.00030740525,0.00027199692,0.00016821723,0.00014220152,0.000049852017,0.00028049495,0.000081621365,0.0002674352],"category_scores_gemma":[0.00002781102,0.00027926793,0.000118956064,0.0003263439,0.0000255849,0.00007079252,0.000018190012,0.00013917152,0.000078988516],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008605142,0.00020395595,0.00012419539,0.00015662577,0.00005708591,0.0000031589875,0.00022535775,0.9800989,0.007274802,0.0013544979,0.009172981,0.0012424074],"study_design_scores_gemma":[0.0028867372,0.00013616463,0.00023033324,0.0000132017485,0.000028904655,0.0000017644508,0.00018895847,0.85222703,0.13475178,0.000017225708,0.009093254,0.000424637],"about_ca_topic_score_codex":0.000007567298,"about_ca_topic_score_gemma":0.000006324568,"teacher_disagreement_score":0.67612076,"about_ca_system_score_codex":0.0002538794,"about_ca_system_score_gemma":0.000037184498,"threshold_uncertainty_score":0.99996597},"labels":[],"label_agreement":null},{"id":"W2000410358","doi":"10.1109/tvlsi.2007.893580","title":"A New Single-Ended SRAM Cell With Write-Assist","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Static random-access memory; NMOS logic; Leakage (economics); Computer science; Leakage power; Random access memory; Memory cell; Read-write memory; Electronic engineering; Computer hardware; Electrical engineering; Voltage; Transistor; Engineering","score_opus":0.008651370039534095,"score_gpt":0.19577098013293004,"score_spread":0.18711961009339595,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000410358","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06818354,0.00018208488,0.91755044,0.000030472125,0.0036419658,0.0006974463,0.000075476484,0.0010655929,0.008572995],"genre_scores_gemma":[0.99173445,0.000020642034,0.0030060739,0.000047510424,0.00028386986,0.00008619694,0.000028456205,0.00013154093,0.004661282],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99724543,0.00007245605,0.0007799125,0.00048833323,0.0006679927,0.000745857],"domain_scores_gemma":[0.9986049,0.00012990463,0.000117539814,0.0006354086,0.00017189422,0.00034038676],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00048483702,0.000532625,0.00047131925,0.00057624676,0.00029456458,0.00026654286,0.00028752547,0.0003433676,0.00014946061],"category_scores_gemma":[0.0000028884726,0.00046821058,0.00018474612,0.00090111507,0.000049718332,0.000811299,0.000001206767,0.00068384566,0.00048356736],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.001226565,0.0024023918,0.000490098,0.00111552,0.0007365823,0.0001860909,0.008332321,0.6620467,0.25392988,0.000496014,0.026973063,0.04206481],"study_design_scores_gemma":[0.0047716284,0.0012317325,0.0004943801,0.0010772097,0.0002773059,0.00021645974,0.004240966,0.20572944,0.7526845,0.000018070314,0.027296077,0.0019622433],"about_ca_topic_score_codex":0.00015689468,"about_ca_topic_score_gemma":0.0014114658,"teacher_disagreement_score":0.9235509,"about_ca_system_score_codex":0.0005944544,"about_ca_system_score_gemma":0.00009460846,"threshold_uncertainty_score":0.99977696},"labels":[],"label_agreement":null},{"id":"W2000631360","doi":"10.1109/jssc.2009.2014207","title":"A 1 MB Cache Subsystem Prototype With 1.8 ns Embedded DRAMs in 45 nm SOI CMOS","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Embedded system; Computer science; Dram; Cache; Redundancy (engineering); Chip; Computer hardware; CMOS; Electronic engineering; Engineering; Operating system","score_opus":0.011644712129255058,"score_gpt":0.22992345037338582,"score_spread":0.21827873824413077,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2000631360","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99031204,0.0004200608,0.006013946,0.00007269717,0.0008837583,0.0008761648,0.000012949852,0.00015795905,0.0012504505],"genre_scores_gemma":[0.9989174,0.00012398156,0.00022723367,0.00009027541,0.00039476008,0.000025728146,0.0000016927532,0.00009218554,0.00012676723],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997181,0.00008670736,0.0010540822,0.00023868585,0.0006696131,0.0007698982],"domain_scores_gemma":[0.9986036,0.00005476599,0.00033603096,0.00036841616,0.0003244143,0.00031280692],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00071629003,0.00042021516,0.00073708757,0.0005118467,0.00006790802,0.00010031208,0.0004926891,0.00017074727,0.000028915805],"category_scores_gemma":[0.00002987663,0.000347086,0.00013008331,0.00072162517,0.000050614322,0.0008615949,0.000008258833,0.0008717804,0.00008336723],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00063152064,0.0006903344,0.010483934,0.0011103372,0.0007203125,0.0043742917,0.022653548,0.7100387,0.20244949,0.000059979182,0.0063033896,0.04048417],"study_design_scores_gemma":[0.035482395,0.014060223,0.12596013,0.012061321,0.0007340652,0.009705032,0.0033749936,0.11054538,0.66942376,0.0020975142,0.009087687,0.0074675293],"about_ca_topic_score_codex":0.000009935384,"about_ca_topic_score_gemma":0.000049088438,"teacher_disagreement_score":0.5994933,"about_ca_system_score_codex":0.00040136577,"about_ca_system_score_gemma":0.00022466767,"threshold_uncertainty_score":0.99989814},"labels":[],"label_agreement":null},{"id":"W2001370577","doi":"10.1109/tvlsi.2013.2284281","title":"Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Field-programmable gate array; Adder; Computer science; CMOS; Multiplexer; Register file; Block (permutation group theory); Microarchitecture; Computer hardware; Embedded system; Application-specific integrated circuit; Parallel computing; Computer architecture; Instruction set; Multiplexing; Engineering; Electronic engineering; Telecommunications","score_opus":0.031080185009757618,"score_gpt":0.23889983598330994,"score_spread":0.20781965097355232,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2001370577","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24697499,0.00017142405,0.7488931,0.00021976937,0.0016632174,0.0013950632,0.000078412886,0.0004394479,0.00016457179],"genre_scores_gemma":[0.99672216,0.000050290782,0.0016925731,0.00009001772,0.0002298235,0.0005875072,0.000011191558,0.000090432724,0.00052597723],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977486,0.00023836954,0.00062198396,0.0004113832,0.00039561716,0.00058405387],"domain_scores_gemma":[0.9987395,0.00031527996,0.00006992233,0.0005242321,0.00013330641,0.00021779448],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0005418049,0.00043484202,0.00041188337,0.00031948098,0.0004858642,0.00041374058,0.000325334,0.0002149323,0.00008902529],"category_scores_gemma":[0.000008595019,0.00032029822,0.00013122226,0.0005423139,0.00007101143,0.00063145603,0.0000031111972,0.0006041411,0.0008074288],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000121517594,0.0001723207,0.00043157587,0.00045059415,0.0005190942,0.000008120688,0.013798946,0.72765553,0.19053078,0.00009448991,0.014632212,0.051584817],"study_design_scores_gemma":[0.0018024736,0.00051445863,0.0016052516,0.0008956914,0.00023145502,0.00012159369,0.0046786126,0.5824305,0.39715362,0.00003938384,0.008917137,0.0016098255],"about_ca_topic_score_codex":0.00026159777,"about_ca_topic_score_gemma":0.00017626217,"teacher_disagreement_score":0.7497472,"about_ca_system_score_codex":0.00021585432,"about_ca_system_score_gemma":0.000033692686,"threshold_uncertainty_score":0.99997056},"labels":[],"label_agreement":null},{"id":"W2002083281","doi":"10.1109/iscas.2010.5537544","title":"Comparative analysis of power yield improvement under process variation of sub-threshold flip-flops","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"FLOPS; CMOS; Flip-flop; Dissipation; Process variation; Power (physics); Power–delay product; Process (computing); Computer science; Energy (signal processing); Electronic engineering; Engineering; Parallel computing; Mathematics; Physics; Statistics","score_opus":0.012118044823729773,"score_gpt":0.23906518860613196,"score_spread":0.2269471437824022,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2002083281","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9723571,0.00001515482,0.018412458,0.000017148806,0.00027112,0.00021501764,0.000014223842,0.00009306531,0.008604723],"genre_scores_gemma":[0.9990462,0.000005284925,0.00078609283,0.000023599081,0.000018704372,0.000019529067,0.000012703116,0.000014012699,0.000073875555],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989307,0.0000053592876,0.00042189469,0.00016789614,0.00028459064,0.00018959393],"domain_scores_gemma":[0.99927634,0.000054498018,0.00010014791,0.00033353083,0.00018360173,0.00005186168],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018996077,0.00016120754,0.00040282385,0.0003588251,0.000022206601,0.000013767882,0.00017837602,0.00010639694,0.0005689223],"category_scores_gemma":[0.000008991055,0.0001396031,0.00009428257,0.0009492655,0.000040847954,0.00023802351,0.000020246787,0.00017438197,0.0000132094965],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017908296,0.000103735605,0.0025018824,0.000063499676,0.0011528962,2.8617413e-7,0.0020569297,0.10878297,0.8826991,0.0023136104,0.00020692087,0.00010028465],"study_design_scores_gemma":[0.00027440142,0.00010216722,0.063322835,0.000011780758,0.0003464478,2.2576373e-7,0.00026668838,0.16005547,0.77526605,0.000112015354,0.000026893356,0.00021500788],"about_ca_topic_score_codex":0.00004187832,"about_ca_topic_score_gemma":0.00023557266,"teacher_disagreement_score":0.10743301,"about_ca_system_score_codex":0.000029048384,"about_ca_system_score_gemma":0.000029528277,"threshold_uncertainty_score":0.62293005},"labels":[],"label_agreement":null},{"id":"W2002526514","doi":"10.1109/tcsi.2013.2268591","title":"A 167-ps 2.34-mW Single-Cycle 64-Bit Binary Tree Comparator With Constant-Delay Logic in 65-nm CMOS","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada; University of Waterloo; CMC Microsystems","keywords":"Comparator; Domino logic; NMOS logic; PMOS logic; Pass transistor logic; Logic family; Logic gate; CMOS; Computer science; Logic level; Logic synthesis; Dynamic logic (digital electronics); AND-OR-Invert; Logic optimization; Electronic engineering; Electrical engineering; Transistor; Algorithm; Engineering; Voltage","score_opus":0.014922658113835023,"score_gpt":0.18567527021348576,"score_spread":0.17075261209965073,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2002526514","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94727594,0.0014014739,0.03615716,0.00010957824,0.0012573155,0.0018109642,0.000053970554,0.00064505945,0.011288524],"genre_scores_gemma":[0.9988333,0.00011644484,0.0000789786,0.0000630137,0.00005353193,0.0002883616,0.0000045548973,0.000094864474,0.0004669635],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997824,0.000114156086,0.0005649669,0.000483768,0.0003922446,0.00062083045],"domain_scores_gemma":[0.99894136,0.00010895063,0.000078568075,0.0004972614,0.000067165965,0.0003066655],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00021363549,0.00047118796,0.00061943586,0.0003784679,0.00020731801,0.0001810743,0.00020311234,0.00024517675,0.000106876185],"category_scores_gemma":[0.0000025150814,0.000397092,0.00009500695,0.00054436945,0.0001847396,0.00045697656,0.0000014427847,0.0003972718,0.00013309758],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009055166,0.0006883036,0.0007056394,0.0011923274,0.0007020087,0.0002970583,0.002985794,0.5662461,0.39576966,0.0005996914,0.0016615295,0.02906136],"study_design_scores_gemma":[0.02512913,0.006456949,0.00732328,0.0067340303,0.0008951656,0.0042387503,0.017814355,0.8443876,0.055937424,0.00017613567,0.021712964,0.009194214],"about_ca_topic_score_codex":0.00015756795,"about_ca_topic_score_gemma":0.00017996343,"teacher_disagreement_score":0.33983225,"about_ca_system_score_codex":0.00027238854,"about_ca_system_score_gemma":0.00006220916,"threshold_uncertainty_score":0.99984807},"labels":[],"label_agreement":null},{"id":"W2003652851","doi":"10.1109/isqed.2005.98","title":"Power-Delay Metrics Revisited for 90nm CMOS Technology","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Computer science; Power (physics); Electronic engineering; Logic gate; Electrical engineering; Engineering; Physics","score_opus":0.0078001453770417985,"score_gpt":0.2189912969866853,"score_spread":0.2111911516096435,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2003652851","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17187423,0.0049285763,0.7229638,0.0021410785,0.0011796806,0.0018690514,0.00004388985,0.007669408,0.087330274],"genre_scores_gemma":[0.93951166,0.00015142573,0.058283694,0.00020569553,0.0001320247,0.00007693921,0.000009064147,0.00007411736,0.0015553538],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9988859,0.0000053785116,0.00030234878,0.00021581525,0.00014470355,0.00044580412],"domain_scores_gemma":[0.9993255,0.00007100744,0.000027701837,0.0004193067,0.00008425304,0.0000721964],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018676899,0.00020355961,0.0002422327,0.00068163144,0.00005684102,0.000030572686,0.00029952245,0.00023155284,0.00038947066],"category_scores_gemma":[0.00007536591,0.00018586268,0.000069768335,0.0012984497,0.00002857486,0.0002454246,0.000034255445,0.00018308224,0.0005849498],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007518268,0.00026879835,0.0033215638,0.00055023964,0.0007994426,0.00003340118,0.0005843156,0.039993156,0.061960056,0.06974538,0.5908149,0.23185359],"study_design_scores_gemma":[0.00092962314,0.00015028603,0.00009220385,0.000024216897,0.000036862475,0.000024941743,0.000043914035,0.11698233,0.07543472,0.0002686151,0.8055063,0.0005059993],"about_ca_topic_score_codex":8.7308905e-7,"about_ca_topic_score_gemma":0.000002079049,"teacher_disagreement_score":0.7676375,"about_ca_system_score_codex":0.0001333464,"about_ca_system_score_gemma":0.000013818746,"threshold_uncertainty_score":0.75792605},"labels":[],"label_agreement":null},{"id":"W2004328225","doi":"10.1109/tcpmt.2012.2234503","title":"Efficient Reduced-Order Macromodels of Massively Coupled Interconnect Structures via Clustering","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Components Packaging and Manufacturing Technology","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Massively parallel; Reduction (mathematics); Computer science; Interconnection; Cluster analysis; Block (permutation group theory); Parallel computing; Algorithm; Multithreading; Singular value decomposition; Model order reduction; Transient (computer programming); Degradation (telecommunications); Mathematics; Artificial intelligence; Thread (computing)","score_opus":0.008965490120112055,"score_gpt":0.20124975611942594,"score_spread":0.1922842659993139,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2004328225","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5741283,0.00004276693,0.4243802,0.000119604934,0.0005016913,0.00022954104,0.000008170867,0.0005572135,0.000032484273],"genre_scores_gemma":[0.99496895,0.000056086894,0.0047779717,0.000019881447,0.000015801152,0.00007283781,0.000003648661,0.000058305424,0.00002652743],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99856544,0.000021038124,0.00040019487,0.0003597537,0.00017703041,0.0004765255],"domain_scores_gemma":[0.99929637,0.000056044926,0.000076087475,0.00042934957,0.000052353487,0.00008981597],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00007609866,0.00035070817,0.0003898771,0.0007998555,0.00016760452,0.000040071343,0.00027853952,0.00022140876,0.0000674768],"category_scores_gemma":[0.0000024207527,0.0003402087,0.00006685057,0.00019881755,0.00016602308,0.00011170107,0.00001120287,0.00050966395,0.00003165051],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021646612,0.00005787101,0.000010277867,0.0001568024,0.00018322343,0.0000061389655,0.00026368696,0.6518126,0.3174283,0.000018453913,0.000025055244,0.030015914],"study_design_scores_gemma":[0.00050517125,0.000062240826,0.0002707931,0.0000972984,0.00003106684,0.000054119617,0.000071012895,0.46435133,0.53387463,0.00039025355,0.000033683435,0.0002584164],"about_ca_topic_score_codex":0.000100651836,"about_ca_topic_score_gemma":0.000009984436,"teacher_disagreement_score":0.42084062,"about_ca_system_score_codex":0.00009916616,"about_ca_system_score_gemma":0.000008754,"threshold_uncertainty_score":0.999905},"labels":[],"label_agreement":null},{"id":"W2007749646","doi":"10.1145/1723112.1723142","title":"A comprehensive approach to modeling, characterizing and optimizing for metastability in FPGAs","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada)","funders":"","keywords":"Metastability; Field-programmable gate array; Computer science; Suite; Asynchronous communication; Process (computing); Electronic engineering; Embedded system; Engineering; Physics","score_opus":0.024495901287900676,"score_gpt":0.2310563053831254,"score_spread":0.20656040409522475,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2007749646","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7866579,0.000033766562,0.21119419,0.000036468595,0.00019150028,0.0005735196,0.000005876916,0.00018432208,0.0011224048],"genre_scores_gemma":[0.7860638,0.000007125717,0.21362673,0.00007446141,0.00004235319,0.0001339849,0.0000063242446,0.00003219181,0.0000130546905],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99902207,0.00001011737,0.0002565163,0.0002793506,0.00008899525,0.00034297968],"domain_scores_gemma":[0.999522,0.000047988582,0.000013268104,0.0002539204,0.00005029202,0.00011254492],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023732969,0.00018582497,0.0002675654,0.00015403764,0.00004524033,0.000057135854,0.0001279771,0.00008227904,0.000010155306],"category_scores_gemma":[0.000019948104,0.00017508048,0.0000366509,0.00015763704,0.00001888397,0.0002948527,0.000049141046,0.00023766798,0.000006422028],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005402774,0.000089499335,0.00046999138,0.0004952853,0.000051654162,0.0000012004836,0.0033403884,0.4564341,0.531719,0.0008859503,0.00013998078,0.0063188896],"study_design_scores_gemma":[0.00042573386,0.000019541672,0.0005506381,0.000010123861,0.0000079883785,0.000005040502,0.00018237019,0.9875016,0.009965364,0.000052794112,0.0010423295,0.00023646686],"about_ca_topic_score_codex":0.00002523057,"about_ca_topic_score_gemma":0.000020275203,"teacher_disagreement_score":0.5310675,"about_ca_system_score_codex":0.00003122784,"about_ca_system_score_gemma":0.000010742586,"threshold_uncertainty_score":0.7139574},"labels":[],"label_agreement":null},{"id":"W2008646625","doi":"10.1145/639929.639934","title":"Switching activity analysis and pre-layout activity prediction for FPGAs","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Delay calculation; Computer science; Field-programmable gate array; Elmore delay; Propagation delay; Logic gate; Routing (electronic design automation); Sequential logic; Logic synthesis; Processing delay; CMOS; Electronic engineering; Transmission delay; Algorithm; Embedded system; Engineering; Computer network; Network packet","score_opus":0.0075943239021916435,"score_gpt":0.21208367887183324,"score_spread":0.2044893549696416,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2008646625","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.56430715,0.000019336037,0.43306884,0.000008397192,0.00013400087,0.00019906931,0.000007951079,0.00027310656,0.0019821292],"genre_scores_gemma":[0.9957829,0.000025292587,0.0037510667,0.000009523249,0.00004586047,0.000064228865,0.0000032029182,0.000030042434,0.00028787964],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991496,0.000031372594,0.00013468595,0.00025532444,0.00014123987,0.00028772754],"domain_scores_gemma":[0.9994975,0.00009626957,0.000031681608,0.000254845,0.000029178127,0.000090578644],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031993983,0.00018457588,0.0002506572,0.00022642412,0.00011664426,0.00006238811,0.00006409241,0.000107278596,0.000044606906],"category_scores_gemma":[0.000040053437,0.00017275944,0.000094828814,0.00044064515,0.000013359313,0.000616309,0.00001269081,0.00014747486,0.000005080486],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026759593,0.00033817295,0.13176683,0.00075806957,0.0044459505,0.000004631353,0.0024418724,0.30342162,0.4381451,0.0013330948,0.0017712386,0.11530586],"study_design_scores_gemma":[0.0005776073,0.00006744444,0.090757586,0.000009420946,0.00043661482,0.000003485484,0.00002070003,0.7361345,0.17067504,0.00009533748,0.00093509234,0.00028711048],"about_ca_topic_score_codex":0.00004378541,"about_ca_topic_score_gemma":0.00008622198,"teacher_disagreement_score":0.43271294,"about_ca_system_score_codex":0.00009203033,"about_ca_system_score_gemma":0.000014160463,"threshold_uncertainty_score":0.70449257},"labels":[],"label_agreement":null},{"id":"W2008852833","doi":"10.1109/fpl.2013.6645509","title":"Charge recycling for power reduction in FPGA interconnect","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Interconnection; Routing (electronic design automation); Reduction (mathematics); Computer science; Power (physics); Energy consumption; Electrical conductor; Embedded system; Power consumption; Charge (physics); Electrical engineering; Engineering; Computer network; Physics","score_opus":0.00947282385478617,"score_gpt":0.20482581837552832,"score_spread":0.19535299452074215,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2008852833","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9661127,0.00011974863,0.015025531,0.00019248221,0.001638432,0.0006714249,0.0000015117604,0.000495158,0.015743034],"genre_scores_gemma":[0.9953351,0.00003313327,0.0031187434,0.000037732134,0.0001076028,0.00019252845,0.0000048149363,0.000041122035,0.0011292187],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99925387,0.0000082166525,0.00023320959,0.0001533021,0.00006405607,0.00028734948],"domain_scores_gemma":[0.9997023,0.00003436633,0.000015417017,0.0001728758,0.00003096211,0.000044112643],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00016507751,0.0001255305,0.00013780396,0.00016782281,0.000023426963,0.000037212205,0.00010344722,0.00008115204,0.0010073963],"category_scores_gemma":[0.000024473971,0.00011563839,0.00004240125,0.00015407433,0.000010030945,0.0005209223,0.000011992732,0.00011735267,0.0006715782],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006685169,0.00018020235,0.0015077976,0.00045679905,0.0001620605,0.000004676619,0.006206773,0.013759076,0.71380097,0.0037069945,0.15089674,0.10925105],"study_design_scores_gemma":[0.002486683,0.00030053765,0.003286092,0.0002480034,0.000018087461,0.000030477293,0.0010073977,0.27178314,0.6857753,0.0017672394,0.03204347,0.0012535834],"about_ca_topic_score_codex":0.00003534107,"about_ca_topic_score_gemma":0.0000075103826,"teacher_disagreement_score":0.25802407,"about_ca_system_score_codex":0.00009522916,"about_ca_system_score_gemma":0.000006017253,"threshold_uncertainty_score":0.9999058},"labels":[],"label_agreement":null},{"id":"W2009271959","doi":"10.1109/asap.2013.6567596","title":"Design-for-adaptivity of microarchitectures","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Engineering and Physical Sciences Research Council; Canadian Institute of Steel Construction; Nvidia","keywords":"Computer science; Control reconfiguration; Embedded system; Energy consumption; Microprocessor; Computer architecture; Design flow; Asynchronous communication; Distributed computing; Engineering","score_opus":0.011876916513182843,"score_gpt":0.18743639119312813,"score_spread":0.1755594746799453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2009271959","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34281266,0.00012755302,0.6532144,0.00003305518,0.00015701567,0.0004804971,0.0000027740907,0.00026762875,0.0029044],"genre_scores_gemma":[0.9239835,0.000009508577,0.075543314,0.000024844,0.00003574927,0.00006798053,0.0000013430495,0.000027424525,0.000306347],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99942726,0.000012189676,0.00015763809,0.00009842365,0.00008329319,0.00022119422],"domain_scores_gemma":[0.99959,0.0001103007,0.00001681331,0.0001978936,0.000040047136,0.000044961318],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010871128,0.00011947313,0.00015061113,0.00008048079,0.000021706523,0.000015497362,0.00014309135,0.000057048303,0.0002783596],"category_scores_gemma":[0.000010750012,0.00009729416,0.000044558903,0.00009799315,0.000035101148,0.00012709814,0.00001427377,0.00006779382,0.00011114876],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014282909,0.000030177369,0.00030671037,0.00017493371,0.00007593815,4.5808275e-7,0.000405513,0.104081534,0.8377492,0.0004285859,0.031417415,0.02531526],"study_design_scores_gemma":[0.00034747255,0.00009738472,0.002493949,0.000014856086,0.000010272136,0.0000029709017,0.00002003358,0.11561268,0.8787351,0.00089685695,0.001538821,0.00022955926],"about_ca_topic_score_codex":0.000039961844,"about_ca_topic_score_gemma":0.0000040790173,"teacher_disagreement_score":0.58117086,"about_ca_system_score_codex":0.000019972775,"about_ca_system_score_gemma":0.000010923606,"threshold_uncertainty_score":0.3967541},"labels":[],"label_agreement":null},{"id":"W2009668177","doi":"10.1109/microw.2012.17","title":"Performance and Power Solutions for Caches Using 8T SRAM Cells","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Cache; Computer science; Static random-access memory; Transistor; Dissipation; Scaling; CPU cache; Power (physics); Limit (mathematics); Voltage; Embedded system; Parallel computing; Computer hardware; Electrical engineering; Engineering","score_opus":0.02871218599197617,"score_gpt":0.2155667990485072,"score_spread":0.18685461305653103,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2009668177","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9617761,0.0004832553,0.03074932,0.000015064102,0.00080226175,0.00025520258,0.0000077591385,0.00028475118,0.005626299],"genre_scores_gemma":[0.9872299,0.000048031976,0.012125343,0.00003313979,0.00013087541,0.000022214515,0.0000023641337,0.000039525898,0.0003686477],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990659,0.0000053230933,0.00015111316,0.00010323898,0.00008406046,0.0005903747],"domain_scores_gemma":[0.9996451,0.000037846163,0.000015526926,0.0001651554,0.000024400559,0.000111936286],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020082723,0.000150049,0.00012915346,0.00008336868,0.00016277975,0.000029408795,0.000075202064,0.00007757174,0.000079038684],"category_scores_gemma":[0.000004655147,0.00013688211,0.000033097294,0.000107150074,0.000037338225,0.00063919276,0.000032451044,0.00008293811,0.000058974358],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000066953326,0.00035710772,0.078502655,0.0015678485,0.00046499405,0.0000021151059,0.008810568,0.23486759,0.59018105,0.005215138,0.063543156,0.016420849],"study_design_scores_gemma":[0.00056570256,0.00007377183,0.009854925,0.00003824339,0.00005789084,0.00002088634,0.00020479794,0.8876627,0.07711171,0.000016556218,0.023810627,0.0005821782],"about_ca_topic_score_codex":0.00000649796,"about_ca_topic_score_gemma":0.0000018317812,"teacher_disagreement_score":0.65279514,"about_ca_system_score_codex":0.0000630408,"about_ca_system_score_gemma":0.000011361731,"threshold_uncertainty_score":0.55818903},"labels":[],"label_agreement":null},{"id":"W2010482300","doi":"10.1109/82.996053","title":"The design of hybrid carry-lookahead/carry-select adders","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":73,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Carry (investment); Computer science; Carry-save adder; Path (computing); Arithmetic; Serial binary adder; Generator (circuit theory); Critical path method; Computer hardware; Parallel computing; Power (physics); Mathematics; Engineering; Telecommunications; Computer network","score_opus":0.020002300684650694,"score_gpt":0.18962405231875565,"score_spread":0.16962175163410495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2010482300","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054729402,0.010211661,0.9310845,0.00001872561,0.0002934048,0.00038618958,0.000045529494,0.0002163686,0.0030141864],"genre_scores_gemma":[0.9990907,0.00043075645,0.000009989685,0.000011629851,0.00005619439,0.00003112783,0.0000014182466,0.00004114714,0.00032704047],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99858636,0.000037423993,0.0004354058,0.0002696786,0.0002875509,0.00038356544],"domain_scores_gemma":[0.99937856,0.00017255447,0.00007649325,0.00014362998,0.00008294165,0.0001458025],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021894606,0.00027602844,0.00032726582,0.00015431597,0.00070870377,0.00041499088,0.00012766459,0.00007763653,0.000009302241],"category_scores_gemma":[0.000003722156,0.0002087918,0.00006570222,0.00028133986,0.00016650437,0.0006373266,0.0000015024931,0.0002389542,0.000005012756],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023039034,0.00010260332,0.00006304302,0.0006613692,0.00022417883,0.000020278172,0.00133143,0.22737843,0.0056813597,0.000045065462,0.0005466168,0.7639226],"study_design_scores_gemma":[0.00075608713,0.0005165388,0.000026252746,0.00047984786,0.00009980882,0.0002705748,0.0005948435,0.9882156,0.0072889305,0.000086809094,0.0010847785,0.0005799095],"about_ca_topic_score_codex":0.000011946478,"about_ca_topic_score_gemma":0.0000024421438,"teacher_disagreement_score":0.94436127,"about_ca_system_score_codex":0.000040626688,"about_ca_system_score_gemma":0.000027387374,"threshold_uncertainty_score":0.8514282},"labels":[],"label_agreement":null},{"id":"W2011740649","doi":"10.1109/ccece.2012.6335054","title":"Clock tree structure with reduced wire length using the matched-delay skew compensation technique","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Skew; FLOPS; Clock skew; Flip-flop; Computer science; Algorithm; Latency (audio); Benchmark (surveying); Timing failure; Parallel computing; Jitter; Clock signal; Telecommunications","score_opus":0.012909508777137323,"score_gpt":0.21646204537378574,"score_spread":0.20355253659664843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2011740649","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90764785,0.00015614441,0.08706987,0.00007183059,0.00031464387,0.00060075015,0.0000047888934,0.0006640643,0.0034700402],"genre_scores_gemma":[0.97029275,0.000011172795,0.02920431,0.00005473357,0.00022620117,0.000025611118,0.000009035419,0.0000724308,0.00010372847],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989739,0.000033460718,0.00020830616,0.00014346595,0.0002313709,0.00040948542],"domain_scores_gemma":[0.9993753,0.0000322409,0.000045849014,0.0004255158,0.00004265653,0.0000784297],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017429313,0.0002481617,0.00019119204,0.00008200215,0.00013185729,0.000048052738,0.00021153076,0.00014050544,0.00013984526],"category_scores_gemma":[0.0000040831214,0.00015117742,0.00003152088,0.00030708988,0.000048792994,0.00049009523,0.00002706169,0.0002989306,0.000021559294],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053499276,0.000052617062,0.005804807,0.00019060442,0.00022987176,0.000006445314,0.0037165175,0.046751015,0.92770684,0.0054014972,0.0035379527,0.006548323],"study_design_scores_gemma":[0.00082231156,0.00010591659,0.009855724,0.00014501202,0.00013841572,0.00037689702,0.00058352115,0.08769672,0.8950349,0.00024251551,0.003977271,0.0010207873],"about_ca_topic_score_codex":0.000028897266,"about_ca_topic_score_gemma":0.00002761808,"teacher_disagreement_score":0.06264491,"about_ca_system_score_codex":0.00014228465,"about_ca_system_score_gemma":0.00002633433,"threshold_uncertainty_score":0.6164836},"labels":[],"label_agreement":null},{"id":"W2011919477","doi":"10.1109/mwscas.2012.6292022","title":"State-holding free NULL Convention Logic&amp;#x2122;","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Asynchronous communication; EMI; Computer science; Asynchronous circuit; Logic gate; Electronic circuit; Electronic engineering; State (computer science); Power (physics); Energy consumption; Duty cycle; Electromagnetic interference; Reduction (mathematics); Null (SQL); Voltage; Electrical engineering; Computer network; Engineering; Telecommunications; Mathematics; Algorithm; Clock signal","score_opus":0.024146045947216404,"score_gpt":0.22615916355657278,"score_spread":0.2020131176093564,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2011919477","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.75161177,0.00075155054,0.17613634,0.000063215964,0.0025243957,0.0002829579,0.000011124043,0.0017073166,0.066911325],"genre_scores_gemma":[0.98733413,0.00007632114,0.009315578,0.000086546934,0.00021469516,0.000020532189,0.000014605959,0.000053149884,0.0028844099],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.998881,0.000018231834,0.00023971152,0.00012998216,0.0001959415,0.0005351624],"domain_scores_gemma":[0.9993674,0.000034395496,0.000026517142,0.00040310022,0.000027788723,0.00014080052],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00029517023,0.00018441517,0.00015924283,0.00011362109,0.00005840133,0.00004327605,0.00021691255,0.00008340981,0.0014748409],"category_scores_gemma":[0.000021770613,0.00016645515,0.000059188937,0.00018642143,0.000023763694,0.00068958395,0.000052720687,0.00016326383,0.0022235767],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008051085,0.0005749378,0.089600466,0.0010245885,0.0005933717,0.000017799817,0.0064425142,0.049233567,0.3263691,0.05507375,0.44245172,0.028537668],"study_design_scores_gemma":[0.0039043499,0.00018961042,0.040177066,0.0001683406,0.00012473766,0.00006919153,0.00041467478,0.02770371,0.21773843,0.0059073926,0.7007993,0.0028031974],"about_ca_topic_score_codex":0.00002049608,"about_ca_topic_score_gemma":0.000013383438,"teacher_disagreement_score":0.2583476,"about_ca_system_score_codex":0.00010606338,"about_ca_system_score_gemma":0.0000066205894,"threshold_uncertainty_score":0.9994379},"labels":[],"label_agreement":null},{"id":"W2012473352","doi":"10.1109/icecs.2011.6122233","title":"Asymmetric large size multiplication using embedded blocks with efficient compression technique in FPGAs","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Operand; Field-programmable gate array; Computer science; Parallel computing; Block (permutation group theory); Minification; Reduction (mathematics); Arithmetic; Algorithm; Embedded system; Computer hardware; Mathematics","score_opus":0.015454736865835659,"score_gpt":0.21791827267075345,"score_spread":0.2024635358049178,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012473352","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6454006,0.00006194655,0.34630686,0.0000021118803,0.000074572374,0.0006081549,0.0000019534782,0.0004840843,0.0070597376],"genre_scores_gemma":[0.92748374,0.00000795974,0.07230868,0.0000148102845,0.000016899663,0.00008053475,0.000002479067,0.000043168624,0.000041730622],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989389,0.000023345294,0.0002613078,0.00022852886,0.0001923137,0.00035557518],"domain_scores_gemma":[0.9994336,0.000053928223,0.000042270378,0.00035468733,0.000046311125,0.00006923173],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024267653,0.00019443891,0.000186565,0.0003659262,0.000051921965,0.000015899996,0.00017619565,0.00012359944,0.00010609484],"category_scores_gemma":[0.000019590629,0.00015521047,0.000025875535,0.0009770922,0.000020021249,0.0001293335,0.000041424035,0.00020645538,0.00002818801],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018699594,0.0011446665,0.025189342,0.00029375407,0.00007875639,0.00005204247,0.0050104246,0.42960283,0.53157145,0.0004726569,0.0006822616,0.0057148016],"study_design_scores_gemma":[0.00073813344,0.000044219556,0.0071488153,0.00009416852,0.000009434779,0.000010899177,0.00007364401,0.6008053,0.3907006,0.000009603535,0.00011422097,0.00025096865],"about_ca_topic_score_codex":0.000060117785,"about_ca_topic_score_gemma":0.000015494626,"teacher_disagreement_score":0.28208315,"about_ca_system_score_codex":0.00014231722,"about_ca_system_score_gemma":0.000016984543,"threshold_uncertainty_score":0.6329299},"labels":[],"label_agreement":null},{"id":"W2012604731","doi":"10.1109/newcas.2009.5290465","title":"Area minimization for library-free synthesis","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Netlist; Standard cell; Computer science; Benchmark (surveying); Compiler; Minification; Reduction (mathematics); Logic synthesis; Computer architecture; Computer engineering; Process (computing); Logic gate; Embedded system; Computer hardware; Integrated circuit; Algorithm; Operating system","score_opus":0.008271369772905157,"score_gpt":0.17366109833654467,"score_spread":0.1653897285636395,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012604731","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07397475,0.00042376338,0.6753398,0.0026400993,0.0009957985,0.00115151,0.00006553499,0.0055505983,0.23985812],"genre_scores_gemma":[0.94063026,0.00007434015,0.056902688,0.0002668672,0.00013888834,0.000053557535,0.000017243283,0.000045734214,0.001870429],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99946624,0.0000042061183,0.00014322673,0.00011033993,0.00007827997,0.00019768068],"domain_scores_gemma":[0.99956566,0.00007962249,0.000012099839,0.0002811636,0.0000116727,0.00004976798],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000034295732,0.00011483108,0.00011396376,0.000089678855,0.000033648666,0.000045748922,0.00020280904,0.00006682741,0.0003853299],"category_scores_gemma":[0.000039164337,0.00010355257,0.0000427691,0.00015131442,0.000006789369,0.00051781966,0.000009369321,0.00003658206,0.000052927528],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042166826,0.00006716772,0.00050222356,0.00011179328,0.000058157995,0.0000037233028,0.00024676108,0.042452678,0.005766373,0.00804844,0.87393755,0.06876296],"study_design_scores_gemma":[0.0008246602,0.00014387911,0.0031408623,0.00006279859,0.00004925655,0.000004890282,0.000040955147,0.5785816,0.33789465,0.0036194888,0.074994475,0.0006425339],"about_ca_topic_score_codex":3.9267462e-7,"about_ca_topic_score_gemma":5.789528e-7,"teacher_disagreement_score":0.8666555,"about_ca_system_score_codex":0.000017057431,"about_ca_system_score_gemma":0.000008679533,"threshold_uncertainty_score":0.42227513},"labels":[],"label_agreement":null},{"id":"W2012770817","doi":"10.1109/acssc.2011.6190336","title":"The fully-serial pipelined multiplier","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Multiplier (economics); Computer science; Parallel computing; Arithmetic; Complement (music); Logic synthesis; Multiplication (music); Logic gate; Algorithm; Mathematics","score_opus":0.01515715745831532,"score_gpt":0.17074072316112826,"score_spread":0.15558356570281295,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012770817","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5344137,0.00039120356,0.048018314,0.0001118008,0.008667444,0.0006852498,0.0000063648113,0.0027775131,0.40492842],"genre_scores_gemma":[0.99183977,0.00006099168,0.004877504,0.0000487335,0.00033504554,0.000028142114,0.0000016360648,0.00004081905,0.0027673538],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992839,0.000010279053,0.00018410657,0.00010709576,0.000115412666,0.00029922082],"domain_scores_gemma":[0.9995274,0.000039124003,0.00001298004,0.00033127583,0.000026664306,0.00006254407],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00015331003,0.00013199197,0.00009241083,0.000031895517,0.00009853203,0.000032722863,0.0002565177,0.00006577887,0.00063683925],"category_scores_gemma":[0.000015400776,0.00008308689,0.0000413404,0.00010511573,0.000038470727,0.00014556375,0.000029794828,0.00011288084,0.001296124],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00084663427,0.00032512154,0.008078078,0.00019477074,0.0007832761,0.000080126905,0.014770377,0.011556241,0.18107323,0.03485667,0.5522379,0.19519755],"study_design_scores_gemma":[0.0032617818,0.00021195806,0.013979628,0.000028063105,0.000060381444,0.000022008158,0.0005370247,0.23508073,0.38426602,0.0011303944,0.36001956,0.0014024418],"about_ca_topic_score_codex":0.000019398547,"about_ca_topic_score_gemma":0.000040589304,"teacher_disagreement_score":0.45742607,"about_ca_system_score_codex":0.000025361343,"about_ca_system_score_gemma":0.000010552466,"threshold_uncertainty_score":0.9994815},"labels":[],"label_agreement":null},{"id":"W2012846815","doi":"10.1145/2451916.2451956","title":"Buffer sizing for clock networks using robust geometric programming considering variations in buffer sizes","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Alberta Innovates - Technology Futures; Western Canada Research Grid; Compute Canada","keywords":"Sizing; Clock network; Skew; Buffer (optical fiber); Heuristics; Robustness (evolution); Geometric programming; Computer science; Mathematical optimization; Linear programming; Clock skew; Timing failure; Power (physics); Parallel computing; Algorithm; Jitter; Mathematics","score_opus":0.025835280476652626,"score_gpt":0.21793495360667692,"score_spread":0.1920996731300243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2012846815","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26733807,0.0006297728,0.72907877,0.000041436226,0.00061600877,0.0012076607,0.0000015455056,0.00057125645,0.0005154932],"genre_scores_gemma":[0.8431514,0.000035353434,0.15608661,0.00005076412,0.00020707889,0.00028781602,0.000007309422,0.000093479255,0.00008018188],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981042,0.000023571236,0.00053972634,0.00031212284,0.00017793103,0.0008424308],"domain_scores_gemma":[0.99896425,0.00045193508,0.000055854405,0.00029312726,0.00011215211,0.00012266503],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00032036362,0.00031192772,0.00035364524,0.000634322,0.00015779407,0.00026147396,0.00018686392,0.00019754907,0.00018670809],"category_scores_gemma":[0.00012598642,0.00030894554,0.000086984495,0.0013278115,0.000029763114,0.00081961125,0.00005937941,0.0002797801,0.000037305665],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000031432348,0.000031431708,0.0067275264,0.00010346891,0.000057333946,0.0000024041676,0.00017289486,0.9794139,0.0015104213,0.00039005867,0.0004629942,0.011124387],"study_design_scores_gemma":[0.0006444927,0.00002944258,0.0039077117,0.00007516766,0.000029483408,0.000008665528,0.000118228876,0.9924438,0.0012278846,0.00007965718,0.0009961784,0.00043927206],"about_ca_topic_score_codex":0.00027323814,"about_ca_topic_score_gemma":0.00007076212,"teacher_disagreement_score":0.57581335,"about_ca_system_score_codex":0.0002566784,"about_ca_system_score_gemma":0.000032274842,"threshold_uncertainty_score":0.9999363},"labels":[],"label_agreement":null},{"id":"W2013208585","doi":"10.1109/ccece.2012.6334906","title":"Parallel clock tree synthesis","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Computer science; Speedup; Parallel computing; Implementation; Tree (set theory); Clock signal; Computation; Electronic circuit; Parallel algorithm; Prime (order theory); Computer engineering; Algorithm; Mathematics","score_opus":0.01161956544717288,"score_gpt":0.19287841769094544,"score_spread":0.18125885224377256,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2013208585","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4119465,0.0017436717,0.054158065,0.0001603158,0.0018305643,0.00029398015,0.0000047729845,0.0025821957,0.5272799],"genre_scores_gemma":[0.9898891,0.000072395094,0.008215377,0.0000519221,0.00023662143,0.0000403515,0.0000010224826,0.00004053424,0.0014526674],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992304,0.000009863771,0.0001400871,0.00008080336,0.0001240767,0.00041478575],"domain_scores_gemma":[0.99954003,0.000064270724,0.000009271751,0.00025458174,0.000009285997,0.00012255667],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000118996984,0.00013843233,0.00013236374,0.00006728968,0.000032078628,0.000017295484,0.00014096651,0.00007126664,0.0008676749],"category_scores_gemma":[0.000014695204,0.000116663294,0.00004600832,0.0001226262,0.000014566605,0.00034486403,0.000017516059,0.00008556031,0.0026123028],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054467433,0.00040819,0.0884812,0.0004660489,0.00063672866,0.000020183677,0.0028518974,0.033418477,0.03243123,0.0367089,0.5994038,0.2051189],"study_design_scores_gemma":[0.0012011565,0.000080894075,0.112784736,0.00008622397,0.00016744733,0.00006041978,0.0003173444,0.10088126,0.26425013,0.000265991,0.5175698,0.0023346338],"about_ca_topic_score_codex":0.000007550889,"about_ca_topic_score_gemma":0.0000048619067,"teacher_disagreement_score":0.5779426,"about_ca_system_score_codex":0.000045647746,"about_ca_system_score_gemma":0.000004582699,"threshold_uncertainty_score":0.9981643},"labels":[],"label_agreement":null},{"id":"W2013313624","doi":"10.1109/eit.2006.252175","title":"Algorithms for Budget Management with Gate-Sizing and Other Low-Power Applications","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Computer science; Sizing; Power (physics); Power management; Power budget; Low-power electronics; Power optimization; CMOS; Electronic engineering; Dissipation; Engineering; Electrical engineering; Voltage; Switched-mode power supply","score_opus":0.004766202051268733,"score_gpt":0.19260467656616226,"score_spread":0.18783847451489352,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2013313624","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019724784,0.0002676819,0.90889597,0.00005408812,0.00008461433,0.0011823955,0.000016256168,0.0006282639,0.06914596],"genre_scores_gemma":[0.86214614,0.000031660213,0.13262884,0.00018833079,0.00013967606,0.0010803889,0.000015776795,0.00011970492,0.0036494993],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992808,0.0000028338063,0.00015079173,0.00019529137,0.00010560961,0.00026467114],"domain_scores_gemma":[0.9996747,0.000020891875,0.000017225164,0.0002219032,0.000021923595,0.00004338197],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007589519,0.00015861934,0.000116885916,0.000088238456,0.000072825394,0.000053840773,0.00009577006,0.00004306056,0.000053421263],"category_scores_gemma":[3.3016568e-7,0.00012942503,0.000021197116,0.00015118728,0.000030548174,0.00012380729,0.000016850792,0.00005006089,0.00004837955],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023368467,0.0010103377,0.015535921,0.004618422,0.0018527962,0.000055519355,0.0017467872,0.37560266,0.017945994,0.3087141,0.1276248,0.14505897],"study_design_scores_gemma":[0.003765648,0.0001983146,0.005503054,0.00012792106,0.00014460248,0.000023744826,0.00038814187,0.18164858,0.021365386,0.0019370194,0.7834136,0.001484008],"about_ca_topic_score_codex":0.000013649068,"about_ca_topic_score_gemma":0.00001491793,"teacher_disagreement_score":0.84242135,"about_ca_system_score_codex":0.00003625603,"about_ca_system_score_gemma":0.0000035554835,"threshold_uncertainty_score":0.52777994},"labels":[],"label_agreement":null},{"id":"W2013959649","doi":"10.1117/12.759536","title":"A complementary logic partitioning algorithm for a library-free logic synthesis paradigm","year":2007,"lang":"en","type":"article","venue":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada; Queen's University","funders":"","keywords":"Computer science; Partition (number theory); Compiler; Logic synthesis; Standard cell; Computer architecture; Critical path method; Logic gate; Limiting; Parallel computing; Set (abstract data type); CMOS; Algorithm; Theoretical computer science; Path (computing); Programming language; Integrated circuit; Mathematics; Engineering; Electronic engineering; Operating system","score_opus":0.014985825497669417,"score_gpt":0.22464935122579383,"score_spread":0.2096635257281244,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2013959649","genre_codex":"empirical","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9853329,0.00025909892,0.0071872114,0.0020371343,0.0005323153,0.0011844834,0.00027365348,0.0005136502,0.0026795724],"genre_scores_gemma":[0.21926527,0.00021966263,0.7781037,0.00029425806,0.0010695374,0.00066254055,0.000049781127,0.0002153887,0.000119887554],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997112,1.948134e-8,0.0009930616,0.0004385507,0.00066185603,0.00079455477],"domain_scores_gemma":[0.9984604,0.0004517018,0.00027613036,0.00011307408,0.0005046765,0.00019402435],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008962571,0.00047793429,0.0005651335,0.00020265483,0.00014750956,0.00016568322,0.0014037965,0.0002391525,0.000049873768],"category_scores_gemma":[0.00029570004,0.00042512448,0.00069635996,0.00046189054,0.00021219531,0.0011338936,0.00019588103,0.00034510094,0.000003876758],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015596481,0.00023376316,0.00046096655,0.0015031659,0.0013261305,7.545232e-7,0.00037941794,0.0014795696,0.17277858,0.7860114,0.030624097,0.005046165],"study_design_scores_gemma":[0.0037127011,0.00079343613,0.0015743573,0.000983555,0.00060691923,0.00006182568,0.0020533882,0.45112592,0.48595163,0.029350601,0.022169817,0.0016158602],"about_ca_topic_score_codex":0.000004927987,"about_ca_topic_score_gemma":2.6921302e-7,"teacher_disagreement_score":0.77091646,"about_ca_system_score_codex":0.00022394914,"about_ca_system_score_gemma":0.000026900834,"threshold_uncertainty_score":0.99982005},"labels":[],"label_agreement":null},{"id":"W2014410358","doi":"10.1587/elex.9.1550","title":"A gate sizing and transistor fingering strategy for subthreshold CMOS circuits","year":2012,"lang":"en","type":"article","venue":"IEICE Electronics Express","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"NMOS logic; PMOS logic; CMOS; Subthreshold conduction; Transistor; Inverter; Comparator; Electronic engineering; Electronic circuit; Ring oscillator; Electrical engineering; Pass transistor logic; Computer science; Engineering; Voltage","score_opus":0.018791729071171298,"score_gpt":0.22307366125876496,"score_spread":0.20428193218759366,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2014410358","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92565906,0.029034102,0.0417186,0.000028371373,0.00074610097,0.00067561516,0.000023115756,0.0006214463,0.0014935773],"genre_scores_gemma":[0.9979742,0.0005396159,0.00064083404,0.000036205336,0.00039316318,0.00018140844,0.000010002124,0.000120777884,0.000103751256],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980931,0.000017920103,0.00028186556,0.00026179868,0.00017595476,0.001169306],"domain_scores_gemma":[0.9993306,0.0001149028,0.000042565378,0.00028749986,0.000038916278,0.00018552],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00030340508,0.00030615838,0.00028453983,0.00010880228,0.000144939,0.00008566902,0.00021522773,0.0001529202,0.000015505897],"category_scores_gemma":[0.000013841107,0.00033973317,0.0000714137,0.00015828299,0.00003060989,0.0006911322,0.000017746099,0.00032221823,0.000011003008],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006175417,0.00010616217,0.00049348944,0.0011680136,0.00026727797,0.000005596405,0.005399614,0.050865594,0.9111959,0.0035223195,0.0019023516,0.025011927],"study_design_scores_gemma":[0.0038137776,0.00054298673,0.001127855,0.00032101278,0.0002951502,0.000113034126,0.00030718153,0.1570016,0.6520892,0.0006335234,0.18106428,0.0026904147],"about_ca_topic_score_codex":0.0000055842575,"about_ca_topic_score_gemma":0.000015213049,"teacher_disagreement_score":0.25910673,"about_ca_system_score_codex":0.00018153636,"about_ca_system_score_gemma":0.000042150412,"threshold_uncertainty_score":0.99990547},"labels":[],"label_agreement":null},{"id":"W2015183617","doi":"10.1109/mwscas.2010.5548577","title":"Power and area efficient 5T-SRAM with improved performance for low-power SoC in 65nm CMOS","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Static random-access memory; Standby power; CMOS; Low-power electronics; Power (physics); Leakage (economics); Computer science; Voltage; Electronic engineering; Memory cell; Reliability (semiconductor); CPU cache; Leakage power; Reduction (mathematics); Cache; Embedded system; Electrical engineering; Transistor; Engineering; Power consumption; Parallel computing","score_opus":0.003115515728028519,"score_gpt":0.1741633443911129,"score_spread":0.17104782866308438,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2015183617","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98646575,0.00005644343,0.005915376,0.000054266653,0.0006321789,0.0008399919,0.0000091635275,0.00034522824,0.0056815906],"genre_scores_gemma":[0.9950269,0.000009130116,0.004175217,0.000085002655,0.00004320916,0.00017066262,0.0000057652187,0.0000858065,0.00039832602],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998506,0.00000603854,0.00031544192,0.00036048557,0.00016904114,0.0006429933],"domain_scores_gemma":[0.9992427,0.00006857539,0.00003925913,0.00042755745,0.00007461486,0.00014725684],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027180288,0.00034126645,0.00029827585,0.00019096037,0.00008472338,0.000078649224,0.0002089717,0.00017976851,0.00024171922],"category_scores_gemma":[0.0000177052,0.0002641364,0.000044607124,0.00026289868,0.00009372563,0.0002867427,0.00004269262,0.00041040723,0.000040897557],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016913862,0.0014024953,0.07164155,0.0023516745,0.00052250933,0.00005205039,0.0116873775,0.24144113,0.6344758,0.0031984209,0.012166595,0.019368993],"study_design_scores_gemma":[0.0031881295,0.0005382595,0.019984407,0.000099340825,0.000018477125,0.000029219738,0.0001813909,0.91103953,0.058549423,0.000013156197,0.005484813,0.0008738641],"about_ca_topic_score_codex":0.0000082880015,"about_ca_topic_score_gemma":0.00006882592,"teacher_disagreement_score":0.6695984,"about_ca_system_score_codex":0.000058088604,"about_ca_system_score_gemma":0.000043836757,"threshold_uncertainty_score":0.9999811},"labels":[],"label_agreement":null},{"id":"W2015338849","doi":"10.1109/iccd.2010.5647716","title":"Using variable clocking to reduce leakage in synchronous circuits","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Microprocessor; Leakage (economics); Clock generator; Computer science; Electronic engineering; Clock rate; Voltage; Synchronous circuit; Dynamic demand; Electronic circuit; Process corners; Chip; Static timing analysis; Leakage power; Power (physics); Electrical engineering; Clock signal; Embedded system; Engineering; Transistor; Telecommunications","score_opus":0.01652705902791961,"score_gpt":0.23959889875621518,"score_spread":0.22307183972829556,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2015338849","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90824634,0.0000337246,0.055846393,0.00001626286,0.0013573725,0.00023584894,0.0000014984931,0.0004238455,0.03383872],"genre_scores_gemma":[0.9765637,0.0000032447836,0.022837436,0.00007299901,0.00019821699,0.000014987507,0.0000013525247,0.000061982435,0.00024610618],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988588,0.000010319566,0.00025434425,0.00023002176,0.00014869202,0.0004978007],"domain_scores_gemma":[0.99943614,0.00003573396,0.00001556857,0.00036529268,0.000026679629,0.000120555735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000269125,0.00018156227,0.00019260439,0.0002477992,0.000055120723,0.00006508449,0.00023803204,0.00013102462,0.00035439775],"category_scores_gemma":[0.000035876663,0.00019219433,0.000023508792,0.00057055993,0.000014523077,0.00032087677,0.000044412594,0.00038406282,0.00023883767],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000015566787,0.000017648865,0.00096183387,0.000041672425,0.000009869758,0.000013665243,0.0003568665,0.12700735,0.8659502,0.000858255,0.00046107345,0.0043199854],"study_design_scores_gemma":[0.0010428749,0.00006670352,0.007360515,0.00020481601,0.000024915225,0.00011200942,0.00014482073,0.5560392,0.42110273,0.00025486836,0.0123389345,0.0013076046],"about_ca_topic_score_codex":0.00016254486,"about_ca_topic_score_gemma":0.000079391626,"teacher_disagreement_score":0.4448475,"about_ca_system_score_codex":0.0001492945,"about_ca_system_score_gemma":0.000051092265,"threshold_uncertainty_score":0.78374577},"labels":[],"label_agreement":null},{"id":"W2015416102","doi":"10.1109/cjece.2008.4621792","title":"High-level FSMD design and automated clock gating with CoDeL","year":2008,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Clock gating; Computer science; Embedded system; Digital signal processing; Benchmark (surveying); Power gating; Computer hardware; Computer architecture; Very-large-scale integration; Clock signal; Engineering; Transistor; Synchronous circuit","score_opus":0.00969787613585721,"score_gpt":0.14846914185789564,"score_spread":0.13877126572203843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2015416102","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48054528,0.0010345837,0.51806015,0.00002496268,0.00015013313,0.00006294819,0.0000013939508,0.00011215705,0.000008381889],"genre_scores_gemma":[0.9212302,0.00008298394,0.07843565,0.000035721423,0.00016980793,0.0000018690835,6.674035e-7,0.00003608753,0.00000698937],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990592,0.000013395124,0.00027547675,0.00011381163,0.00012433273,0.00041375466],"domain_scores_gemma":[0.99917203,0.00009777034,0.000040729898,0.00007480048,0.00006960542,0.0005450402],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011115211,0.00019942441,0.00028177656,0.00033332576,0.000101773185,0.000057441994,0.00011897509,0.00007472553,0.0000033755186],"category_scores_gemma":[0.000012289627,0.00017237502,0.00002508856,0.00032905687,0.00003418447,0.00020580976,0.0000071451227,0.00033424734,0.00000140153],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010099755,0.000005222704,0.0011452027,0.000042808868,0.00011090545,0.00055044604,0.00030557375,0.99023724,0.00076655997,0.00026038132,0.0017822916,0.004783295],"study_design_scores_gemma":[0.0005152323,0.00026881788,0.010157405,0.00008389542,0.000017911285,0.0022202935,0.000001701624,0.98519677,0.00091867393,0.000009456727,0.0003683133,0.00024153644],"about_ca_topic_score_codex":0.00008903439,"about_ca_topic_score_gemma":0.000025897536,"teacher_disagreement_score":0.44068494,"about_ca_system_score_codex":0.00010114802,"about_ca_system_score_gemma":0.00015653377,"threshold_uncertainty_score":0.7029249},"labels":[],"label_agreement":null},{"id":"W2015710739","doi":"10.1109/tvlsi.2011.2107583","title":"On-Chip Process Variations Compensation Using an Analog Adaptive Body Bias (A-ABB)","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Compensation (psychology); Process (computing); Chip; Computer science; Electronic engineering; Analogue electronics; Process variation; Electronic circuit; Electrical engineering; Engineering; Telecommunications; Psychology","score_opus":0.05358618500473177,"score_gpt":0.24938112353032027,"score_spread":0.1957949385255885,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2015710739","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25635457,0.0000233759,0.73734075,0.0000062917534,0.0026840721,0.00077097677,0.00020990422,0.00064996333,0.0019601043],"genre_scores_gemma":[0.9978322,0.000014101022,0.0013151433,0.000044775617,0.00017828237,0.00025360155,0.00007055517,0.00011692014,0.00017446748],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972061,0.00027962265,0.0008374015,0.0005448341,0.0005971627,0.00053488807],"domain_scores_gemma":[0.99845487,0.00013653195,0.00019155606,0.0006310832,0.0003644133,0.0002215286],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000574753,0.00051420607,0.000474446,0.00077457377,0.00053793826,0.0001742782,0.0003103882,0.00033710647,0.00019441244],"category_scores_gemma":[0.000011998181,0.0004966377,0.0001727576,0.00088208437,0.00006342904,0.0013197305,0.0000012784666,0.00062224444,0.0002603776],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000247294,0.0012649087,0.00014398922,0.00016068207,0.00033188885,0.000012797909,0.010781808,0.96865445,0.0136566395,0.0031100183,0.00016088884,0.0014746159],"study_design_scores_gemma":[0.0007803079,0.00046205273,0.0004560067,0.0003057437,0.00013318732,0.000031054366,0.0019166428,0.947956,0.047135524,0.00016708452,0.000058905935,0.00059749215],"about_ca_topic_score_codex":0.00030823782,"about_ca_topic_score_gemma":0.0006158896,"teacher_disagreement_score":0.7414776,"about_ca_system_score_codex":0.00051027804,"about_ca_system_score_gemma":0.000111275374,"threshold_uncertainty_score":0.9997485},"labels":[],"label_agreement":null},{"id":"W2016979405","doi":"10.1109/siecpc.2013.6550774","title":"A new simple RC modeling for on-chip interconnects with its applications to buffer insertion","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"RLC circuit; Buffer (optical fiber); Computer science; Electronic engineering; Chip; Interconnection; Simple (philosophy); Engineering; Electrical engineering; Telecommunications; Voltage; Capacitor","score_opus":0.020313064230368317,"score_gpt":0.22477576779380443,"score_spread":0.2044627035634361,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2016979405","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26179248,0.00001723543,0.7346183,0.00019679242,0.000047996393,0.0011133098,0.0000019627869,0.0003639526,0.0018479659],"genre_scores_gemma":[0.9783313,0.000004098235,0.019600453,0.00036044783,0.00012066577,0.0011079181,0.000009254332,0.000054720625,0.00041112123],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99927044,0.0000037403136,0.00016420016,0.00019399046,0.00010118553,0.0002664583],"domain_scores_gemma":[0.99946505,0.00004051141,0.000011197526,0.0002557968,0.00007552534,0.00015192304],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00004606535,0.00015676714,0.000124924,0.000120439,0.000054592685,0.00006207693,0.00014479803,0.000053480075,0.0001445867],"category_scores_gemma":[0.000011871675,0.00012605582,0.00002791501,0.00019300326,0.000002900468,0.00030688033,0.000015564738,0.00007853083,0.000839543],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036345926,0.00003185322,0.000060412724,0.00011105459,0.000053556996,2.1433715e-7,0.00053405843,0.9237325,0.035307594,0.0043404526,0.014510255,0.021281693],"study_design_scores_gemma":[0.0004425741,0.00017450226,0.0001256287,0.000041519397,0.000011036385,0.0000015252407,0.00006460642,0.9698847,0.024335751,0.0006969016,0.0039530057,0.00026823362],"about_ca_topic_score_codex":0.00007640018,"about_ca_topic_score_gemma":0.00007154585,"teacher_disagreement_score":0.71653885,"about_ca_system_score_codex":0.00007046655,"about_ca_system_score_gemma":0.000020554533,"threshold_uncertainty_score":0.9999384},"labels":[],"label_agreement":null},{"id":"W2017819499","doi":"10.1109/nano.2013.6720793","title":"Approximate XOR/XNOR-based adders for inexact computing","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":267,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"XNOR gate; Adder; Computer science; Multiplexer; CMOS; Propagation delay; Power–delay product; Carry-save adder; Logic gate; Transistor count; Electronic engineering; Serial binary adder; Low-power electronics; Transistor; Power (physics); Algorithm; Power consumption; Voltage; Multiplexing; Electrical engineering; NAND gate; Engineering","score_opus":0.00894710862700692,"score_gpt":0.19400370796688665,"score_spread":0.18505659933987972,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2017819499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19575913,0.00006764187,0.7875455,0.00016055498,0.0005718306,0.0010150339,0.000005996135,0.0016305259,0.013243787],"genre_scores_gemma":[0.9612972,0.0000025070967,0.037980895,0.00022074544,0.00011633592,0.00008687572,0.00001970623,0.000067779714,0.00020794601],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99898136,0.0000085335705,0.00024490163,0.00018198894,0.00012602883,0.00045716538],"domain_scores_gemma":[0.99945796,0.00010983536,0.000026884078,0.00025408776,0.000055599106,0.00009561796],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013439688,0.00020366757,0.00019264623,0.00011608706,0.00007418215,0.000083593,0.00019230282,0.00008072924,0.00040662874],"category_scores_gemma":[0.000016464686,0.00017989377,0.0000714682,0.00017181538,0.000025034284,0.00027108524,0.000018317456,0.00010971906,0.0003893549],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023903118,0.00010870881,0.002757136,0.0011101678,0.00020032345,0.0000037757961,0.00056730426,0.6807129,0.032810602,0.001502169,0.237185,0.04301801],"study_design_scores_gemma":[0.0006744606,0.000044125478,0.00046692713,0.000024068264,0.00000928927,0.0000011079771,0.000056397803,0.97557306,0.019325703,0.000073422496,0.0034708527,0.0002805901],"about_ca_topic_score_codex":0.000029791021,"about_ca_topic_score_gemma":0.0000029542146,"teacher_disagreement_score":0.7655381,"about_ca_system_score_codex":0.000054729055,"about_ca_system_score_gemma":0.000018134795,"threshold_uncertainty_score":0.73358554},"labels":[],"label_agreement":null},{"id":"W2019828391","doi":"10.1109/tvlsi.2003.816139","title":"Low-leakage asymmetric-cell SRAM","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":105,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Sense amplifier; Degradation (telecommunications); Computer science; Electronic engineering; Transistor; Electrical engineering; Engineering; Semiconductor memory; Computer hardware; Voltage","score_opus":0.006963472649608291,"score_gpt":0.19590094777675215,"score_spread":0.18893747512714387,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2019828391","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06539812,0.0003610571,0.9040891,0.000015217962,0.008318684,0.0008251905,0.00014710323,0.0010481309,0.019797424],"genre_scores_gemma":[0.9944505,0.00013730973,0.000628509,0.000059952337,0.00015561181,0.00028754276,0.000023128243,0.00014269713,0.0041147484],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99703574,0.00021389886,0.00084252737,0.0005220466,0.0006499615,0.00073580106],"domain_scores_gemma":[0.99854004,0.00016175697,0.000108391854,0.0007521544,0.00018384338,0.0002538336],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00061446184,0.0005535858,0.00051914254,0.0008273274,0.00034040687,0.00025050048,0.00031364884,0.0004077979,0.00026890426],"category_scores_gemma":[0.000013545352,0.00053171004,0.0002805584,0.0013681649,0.000048034974,0.0008449867,0.0000010481411,0.00078106305,0.0018430068],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010821926,0.0019114136,0.00013370784,0.0009977157,0.00037823303,0.00005698477,0.002906579,0.89692986,0.066311575,0.0011236486,0.019392278,0.009749786],"study_design_scores_gemma":[0.0020750163,0.00030727955,0.00005359309,0.00036909748,0.00011570892,0.00006981706,0.0016825894,0.2772976,0.6872496,0.00001895153,0.029595764,0.0011650228],"about_ca_topic_score_codex":0.0000398356,"about_ca_topic_score_gemma":0.0001003606,"teacher_disagreement_score":0.92905235,"about_ca_system_score_codex":0.0005098179,"about_ca_system_score_gemma":0.0000730124,"threshold_uncertainty_score":0.9997134},"labels":[],"label_agreement":null},{"id":"W2020217519","doi":"10.1109/ets.2013.6569370","title":"Approximate computing: An emerging paradigm for energy-efficient design","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1066,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Efficient energy use; Quality (philosophy); Energy (signal processing); Computer engineering; Mathematical optimization; Distributed computing; Mathematics; Engineering","score_opus":0.022441118613046332,"score_gpt":0.22733476543051742,"score_spread":0.20489364681747108,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2020217519","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.059451975,0.00009919405,0.9362197,0.000057311016,0.00046398403,0.0005177263,0.0000015709612,0.001109912,0.0020786573],"genre_scores_gemma":[0.91931856,0.000009323321,0.080009624,0.00009472476,0.00014374095,0.00013868375,0.000011709145,0.00008163968,0.00019200149],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986414,0.000025079546,0.00030515261,0.0002712639,0.00016444952,0.0005926836],"domain_scores_gemma":[0.9993245,0.00008281901,0.000032898126,0.00035281255,0.00004424626,0.00016274497],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024146507,0.00025192613,0.00022033158,0.00014004204,0.00013062649,0.00011793062,0.00027106132,0.00008272134,0.00015375475],"category_scores_gemma":[0.00000666058,0.00022469126,0.00006078981,0.00020329106,0.000026209053,0.00027205152,0.000026867423,0.00008329067,0.00011290803],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000052192136,0.00005141816,0.000026801945,0.000055590084,0.00003446926,0.0000010375866,0.0004093132,0.9630922,0.0064160833,0.008904357,0.007829281,0.013174204],"study_design_scores_gemma":[0.00036050676,0.000073179384,0.00008875067,0.000013515479,0.000010279632,0.0000043377136,0.00006214887,0.9721046,0.023945011,0.00060072175,0.0024021133,0.00033484984],"about_ca_topic_score_codex":0.000029271056,"about_ca_topic_score_gemma":0.0000014088511,"teacher_disagreement_score":0.85986656,"about_ca_system_score_codex":0.00006796707,"about_ca_system_score_gemma":0.000015166695,"threshold_uncertainty_score":0.91626436},"labels":[],"label_agreement":null},{"id":"W2021045365","doi":"10.1049/el:20010615","title":"Analysis of high-speed interconnects using efficientmultipointPade approximation","year":2001,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Winnipeg; University of Manitoba","funders":"","keywords":"Padé approximant; Interconnection; Lossy compression; Frequency domain; Electronic engineering; Transient (computer programming); Point (geometry); Computer science; Electronic circuit; Transmission (telecommunications); Time domain; Mathematics; Algorithm; Topology (electrical circuits); Engineering; Electrical engineering; Mathematical analysis; Telecommunications","score_opus":0.008075436361011898,"score_gpt":0.2050916760618591,"score_spread":0.1970162397008472,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2021045365","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8640532,0.000216609,0.13500522,0.00012787593,0.00017407595,0.0001584509,0.0000029657842,0.00018278445,0.000078852034],"genre_scores_gemma":[0.9979545,0.00005220991,0.0017107665,0.00014531301,0.000048528338,0.0000049175837,0.000034561483,0.00004138886,0.000007825576],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99868125,0.00003160551,0.000345398,0.0002161508,0.00023985472,0.00048572134],"domain_scores_gemma":[0.9994504,0.000052082523,0.00008066677,0.0003302766,0.00003624608,0.00005036496],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020374118,0.0001981694,0.00034065396,0.0006945639,0.00004550185,0.000029077366,0.00021256639,0.0000724513,0.00005093316],"category_scores_gemma":[0.000016443275,0.00021034699,0.00013597659,0.001596861,0.000035095793,0.00021778478,0.000020239144,0.00021298388,0.000016602313],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012881006,0.00001914699,0.00063510425,0.000021165448,0.00045570062,0.0000031075717,0.00026896552,0.6498488,0.34789303,0.0001258086,0.00011777938,0.0005984759],"study_design_scores_gemma":[0.0003936345,0.000035167188,0.0010016611,0.000017752294,0.00037335602,0.0000053103695,0.00001720599,0.8991462,0.098424405,0.000010892199,0.00034099058,0.00023343154],"about_ca_topic_score_codex":0.00003120519,"about_ca_topic_score_gemma":0.000025598814,"teacher_disagreement_score":0.24946862,"about_ca_system_score_codex":0.00038383063,"about_ca_system_score_gemma":0.000017738575,"threshold_uncertainty_score":0.8577701},"labels":[],"label_agreement":null},{"id":"W2021731414","doi":"10.1049/iet-cdt.2013.0109","title":"Column selection solutions for <i>L</i> 1 data caches implemented using eight‐transistor cells","year":2014,"lang":"en","type":"article","venue":"IET Computers & Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Cache; Computer science; Overhead (engineering); Transistor; Static random-access memory; Dissipation; Scaling; Selection (genetic algorithm); CPU cache; Column (typography); Voltage; Computer hardware; Embedded system; Parallel computing; Electrical engineering; Computer network; Engineering; Artificial intelligence; Mathematics; Operating system; Physics","score_opus":0.03887342976144327,"score_gpt":0.2441999563159854,"score_spread":0.20532652655454214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2021731414","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008640458,0.00004340798,0.9869434,0.000047899346,0.00048943143,0.0007049215,0.0003686773,0.0021444766,0.00061731716],"genre_scores_gemma":[0.8613576,0.000020948944,0.1376665,0.00008503837,0.00028137033,0.00006449191,0.00041126544,0.000089663015,0.00002309604],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985261,0.000017446855,0.00036109777,0.00037411426,0.00017386112,0.00054741016],"domain_scores_gemma":[0.99914944,0.000093510265,0.000059745802,0.0005215001,0.00008325409,0.00009253915],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002544877,0.00027062406,0.00026582053,0.00017055098,0.00020304268,0.00027527483,0.0005297955,0.00010901861,0.0000038205817],"category_scores_gemma":[0.000009363917,0.00030220835,0.000083514264,0.00026954565,0.000058792888,0.0012236135,0.00013621719,0.0001371602,0.00000768186],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000060504,0.0002835351,0.00043168708,0.00059153954,0.00041976082,0.0000039232054,0.00038280681,0.009438452,0.21898437,0.0008683674,0.55998206,0.20855297],"study_design_scores_gemma":[0.00027803486,0.00017902942,0.00002618468,0.00007740808,0.0000456123,0.000017396904,0.000007224886,0.7015846,0.100321814,0.00024029426,0.19675997,0.0004624284],"about_ca_topic_score_codex":0.000030751486,"about_ca_topic_score_gemma":0.000019950085,"teacher_disagreement_score":0.85271716,"about_ca_system_score_codex":0.00019562796,"about_ca_system_score_gemma":0.00003441996,"threshold_uncertainty_score":0.999943},"labels":[],"label_agreement":null},{"id":"W2022226334","doi":"10.1049/el:20020208","title":"Sub-1 V CMOS large capacitive-load driver circuit using direct bootstrap technique for low-voltage CMOS VLSI","year":2002,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Capacitive sensing; Voltage; Very-large-scale integration; Electrical engineering; Electronic engineering; Engineering; Computer science","score_opus":0.01524252612932864,"score_gpt":0.20631769768443298,"score_spread":0.19107517155510434,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2022226334","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.62133247,0.0022032342,0.37086275,0.00018600261,0.0005730461,0.001886123,0.0000983956,0.0011588851,0.0016990837],"genre_scores_gemma":[0.9969701,0.000256427,0.0009305855,0.000817141,0.0003017317,0.00032756152,0.000024501489,0.0002279909,0.00014396536],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9968758,0.00004123308,0.00043959287,0.00053500343,0.000422095,0.0016862483],"domain_scores_gemma":[0.999032,0.00010103049,0.00009244026,0.000547329,0.000076742144,0.00015046398],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000393329,0.0005361789,0.00046244825,0.00025310164,0.00025526783,0.00009514828,0.00042188293,0.00025725405,0.00012601061],"category_scores_gemma":[0.000030531824,0.0006087832,0.00023987965,0.0004752775,0.00008285926,0.0004938147,0.000031521427,0.00069343747,0.00009586555],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010018028,0.00005389447,0.00018094367,0.00014049369,0.00015777716,0.000028436822,0.00044579396,0.0041592536,0.9834013,0.00028600616,0.010505256,0.0006308422],"study_design_scores_gemma":[0.001380306,0.00013951478,0.000103308375,0.00012485016,0.00010590818,0.00004088658,0.000017105645,0.06302263,0.8920461,0.00009437991,0.04178204,0.0011429661],"about_ca_topic_score_codex":0.000011170082,"about_ca_topic_score_gemma":0.000028291239,"teacher_disagreement_score":0.37563762,"about_ca_system_score_codex":0.0014459296,"about_ca_system_score_gemma":0.000060862105,"threshold_uncertainty_score":0.99963635},"labels":[],"label_agreement":null},{"id":"W2022248596","doi":"10.1145/2000807.2000822","title":"Carry propagation in multiplication by constants","year":2011,"lang":"en","type":"article","venue":"ACM Transactions on Algorithms","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Division of Computing and Communication Foundations","keywords":"Carry (investment); Adder; Constant (computer programming); Mathematics; Multiplication (music); Binary number; Arithmetic; Combinatorics; Bit (key); Variance (accounting); Discrete mathematics; Computer science; Telecommunications","score_opus":0.02137071491958299,"score_gpt":0.2148824725583402,"score_spread":0.19351175763875722,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2022248596","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13808273,0.0001416268,0.8571412,0.00006664058,0.00070518604,0.000668697,0.00007162384,0.000707698,0.0024145867],"genre_scores_gemma":[0.98439467,0.0001371735,0.01510072,0.000029033603,0.000017995357,0.00017110385,0.000012951336,0.00004054812,0.0000958026],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99911886,0.000021850716,0.00025300743,0.00020846397,0.00015594455,0.00024184423],"domain_scores_gemma":[0.9994264,0.000033901142,0.000024719307,0.0004160907,0.000033416534,0.00006545314],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010926275,0.00016399988,0.00013186522,0.00019880602,0.00006363811,0.000014717897,0.00020636305,0.00011557138,0.00014474768],"category_scores_gemma":[0.0000073315973,0.00017227214,0.00003580899,0.00037178738,0.000041364365,0.0003320991,0.0000017833814,0.00024316367,0.00020133142],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007397759,0.00061710743,0.0008967596,0.00010751959,0.00011593574,0.000015098701,0.004920736,0.01300162,0.049884155,0.000071966686,0.0008813544,0.9294138],"study_design_scores_gemma":[0.0029761957,0.00029591864,0.014834083,0.00014314645,0.000060807637,0.00002777702,0.0005229925,0.26707524,0.7097712,0.000505127,0.0026779135,0.0011096135],"about_ca_topic_score_codex":0.000075762015,"about_ca_topic_score_gemma":0.000032257125,"teacher_disagreement_score":0.92830414,"about_ca_system_score_codex":0.00014934104,"about_ca_system_score_gemma":0.000018027307,"threshold_uncertainty_score":0.70250535},"labels":[],"label_agreement":null},{"id":"W2022266980","doi":"10.1016/j.mejo.2006.03.009","title":"Low-power multi-threshold MCML: Analysis, design, and variability","year":2006,"lang":"en","type":"article","venue":"Microelectronics Journal","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Electronic engineering; Dissipation; Power (physics); Electronic circuit; Current-mode logic; Integrated circuit design; Circuit design; Threshold voltage; Computer science; Low-power electronics; Engineering; Voltage; Reliability engineering; Electrical engineering; Transistor","score_opus":0.004865495981253654,"score_gpt":0.19293462787905583,"score_spread":0.18806913189780217,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2022266980","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42534944,0.0030119354,0.57075477,0.000055319877,0.00022934726,0.00017765496,0.0000045928455,0.00017786311,0.00023909533],"genre_scores_gemma":[0.98331517,0.0004618189,0.01583082,0.000045164874,0.00013866927,0.000009492521,0.000008332045,0.000066738394,0.00012377741],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997804,0.00010371798,0.0005831836,0.00032028262,0.00027139258,0.0009174203],"domain_scores_gemma":[0.99916524,0.000075521275,0.000099836325,0.00036624467,0.00011751081,0.00017565615],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012517722,0.00035766268,0.0004369821,0.00041396494,0.00024500026,0.0002577549,0.0003151313,0.00018686548,0.0001530814],"category_scores_gemma":[0.000017291064,0.0003405767,0.000191469,0.0007801371,0.000095990836,0.00036521387,0.00003898687,0.0009280569,0.00003490431],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009207004,0.0004005925,0.013094415,0.00008051555,0.0017403095,0.00010398601,0.00036277866,0.54492396,0.42518646,0.0007595897,0.011167054,0.0020882776],"study_design_scores_gemma":[0.0036143526,0.00041919752,0.017053539,0.00005762889,0.0012117333,0.0008472058,0.000030086485,0.69951487,0.2576569,0.0030247672,0.014828015,0.0017417091],"about_ca_topic_score_codex":0.000008245364,"about_ca_topic_score_gemma":0.000027011669,"teacher_disagreement_score":0.55796576,"about_ca_system_score_codex":0.00045810078,"about_ca_system_score_gemma":0.00011598348,"threshold_uncertainty_score":0.99990463},"labels":[],"label_agreement":null},{"id":"W2023108796","doi":"10.1109/mwscas.2006.382118","title":"A Delay Characterization Method for Integrated Devices","year":2006,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"Canada Research Chairs; CMC Microsystems","keywords":"Resistor; Capacitor; Chip; Capacitance; Ring oscillator; Computer science; Electronic engineering; CMOS; Transistor; Calibration; Parasitic capacitance; Characterization (materials science); Process (computing); Electrical engineering; Materials science; Engineering; Voltage; Telecommunications","score_opus":0.012993028499933931,"score_gpt":0.23118448620498752,"score_spread":0.2181914577050536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023108796","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39388883,0.000035813548,0.60160816,0.00007853847,0.00022786894,0.00040088684,0.000020059617,0.00064817193,0.0030916675],"genre_scores_gemma":[0.96635354,0.000015374775,0.03267602,0.000053355223,0.0001572691,0.00020813615,0.0001050753,0.000046104713,0.00038511236],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99908584,0.0000030299213,0.00025985463,0.00022272833,0.000117909796,0.0003106554],"domain_scores_gemma":[0.99945825,0.000024459674,0.00006099582,0.000067641246,0.00033866134,0.000049992854],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018087585,0.00020602446,0.00020168691,0.00013759054,0.000070724534,0.0001771917,0.00020230723,0.00011831395,0.000056291537],"category_scores_gemma":[0.000022999226,0.00019191625,0.00003974149,0.00029723765,0.000021979376,0.0005948419,0.000015421589,0.000120478006,0.000038943996],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034593613,0.000034343764,0.005050429,0.00048933417,0.000043526983,0.0000010651718,0.0010070688,0.00015257494,0.945208,0.013853967,0.003293972,0.030831108],"study_design_scores_gemma":[0.000594775,0.00008687451,0.008230777,0.0001544457,0.00004976089,0.000013667997,0.00016241362,0.7416105,0.18575887,0.0010820674,0.061694402,0.0005614121],"about_ca_topic_score_codex":0.000014516274,"about_ca_topic_score_gemma":0.000006562275,"teacher_disagreement_score":0.7594491,"about_ca_system_score_codex":0.00006245365,"about_ca_system_score_gemma":0.000033884928,"threshold_uncertainty_score":0.7826117},"labels":[],"label_agreement":null},{"id":"W2023900486","doi":"10.1145/2145694.2145737","title":"A configurable architecture to limit wakeup current in dynamically-controlled power-gated FPGAs","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Power gating; Computer science; Power (physics); Embedded system; Voltage droop; Idle; Overhead (engineering); Voltage; Computer hardware; Electrical engineering; Engineering; Transistor; Voltage source","score_opus":0.0066088971533760695,"score_gpt":0.2137827502538369,"score_spread":0.20717385310046083,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2023900486","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9272863,0.0015269713,0.025582481,0.0005987833,0.0018936582,0.0015801955,0.000012866168,0.0011016359,0.040417053],"genre_scores_gemma":[0.9974869,0.000040382056,0.001536424,0.0002020205,0.00008932585,0.00011643652,0.000009616525,0.00007051067,0.00044837897],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99794865,0.000048387938,0.00048426984,0.00024808862,0.00028213495,0.0009884444],"domain_scores_gemma":[0.99904215,0.00011280362,0.000030055582,0.00040214392,0.00004223313,0.00037062497],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0003058416,0.00035851527,0.00053211773,0.00037140804,0.00003910826,0.000051415846,0.0002991753,0.00013992644,0.00080393837],"category_scores_gemma":[0.00006192235,0.0002904296,0.00010723167,0.0005506191,0.000023291208,0.00024115534,0.000042192652,0.00047952667,0.0010519637],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018010593,0.0016707279,0.012954716,0.00059802394,0.0007132727,0.000060937335,0.011917537,0.6348237,0.16361597,0.009310114,0.05626064,0.106273316],"study_design_scores_gemma":[0.036995992,0.0008389966,0.041930813,0.0008440729,0.00019719593,0.00008829951,0.00048776896,0.38575047,0.059544265,0.00064961804,0.46730676,0.0053657596],"about_ca_topic_score_codex":0.000024608446,"about_ca_topic_score_gemma":0.00006353221,"teacher_disagreement_score":0.41104612,"about_ca_system_score_codex":0.00020035615,"about_ca_system_score_gemma":0.000027292588,"threshold_uncertainty_score":0.99995476},"labels":[],"label_agreement":null},{"id":"W2024759464","doi":"10.1049/ip-cds:20030603","title":"Register-transfer-level power estimation based on technology decomposition","year":2003,"lang":"en","type":"article","venue":"IEE Proceedings - Circuits Devices and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Hong Kong University of Science and Technology","keywords":"Estimator; Computer science; Register-transfer level; Algorithm; Decomposition; Transfer (computing); Power (physics); Mathematics; Logic gate; Logic synthesis; Statistics; Parallel computing","score_opus":0.016929349538129586,"score_gpt":0.22524326154743965,"score_spread":0.20831391200931007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2024759464","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9201646,0.0010342377,0.053376053,0.00009052985,0.0011079361,0.0008361944,0.000015663818,0.00094333064,0.022431465],"genre_scores_gemma":[0.99935234,0.0000222912,0.0002935127,0.000063871776,0.00004724284,0.00010841546,0.000005916702,0.00005915923,0.000047283815],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998573,0.00001063647,0.00040608048,0.00035115256,0.00028023816,0.00037890105],"domain_scores_gemma":[0.9995166,0.000033648328,0.00006150035,0.00015595794,0.0001315071,0.000100807956],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003311488,0.00029567134,0.0003181062,0.00042652836,0.00014650711,0.00022786377,0.0001589281,0.00025787274,0.00001053222],"category_scores_gemma":[0.000021575983,0.0002838393,0.00004120932,0.0004696103,0.000044615703,0.0004476558,0.000005362151,0.00021352297,0.000050220242],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014960434,0.0008843407,0.13385814,0.02538131,0.0009385195,0.00011688737,0.009543454,0.18400815,0.33112556,0.2541369,0.009014392,0.050842732],"study_design_scores_gemma":[0.0026999344,0.0008435914,0.0075674737,0.002436142,0.00013461788,0.00038507866,0.001140696,0.93309027,0.031535335,0.00042252697,0.017988455,0.001755897],"about_ca_topic_score_codex":0.000005793393,"about_ca_topic_score_gemma":0.0000019684958,"teacher_disagreement_score":0.7490821,"about_ca_system_score_codex":0.0001132144,"about_ca_system_score_gemma":0.000018630471,"threshold_uncertainty_score":0.9999614},"labels":[],"label_agreement":null},{"id":"W2025747518","doi":"10.1155/2013/454392","title":"Ultra-Low Leakage Arithmetic Circuits Using Symmetric and Asymmetric FinFETs","year":2013,"lang":"en","type":"article","venue":"Journal of Electrical and Computer Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Adder; Leakage (economics); Topology (electrical circuits); Electronic circuit; Network topology; Transistor; Electronic engineering; Gas compressor; Reduction (mathematics); Computer science; Electrical engineering; Mathematics; Engineering; CMOS; Voltage","score_opus":0.005289027838002361,"score_gpt":0.16767330960496946,"score_spread":0.1623842817669671,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2025747518","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.67523766,0.003836845,0.32024565,0.000015618112,0.00040261704,0.000104800565,4.4463255e-7,0.00007898853,0.00007739897],"genre_scores_gemma":[0.9907478,0.00046569086,0.008330404,0.000035463727,0.00037115364,0.000002363718,2.9365796e-7,0.000040556148,0.0000062407],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986685,0.00001619895,0.00047784927,0.00014950226,0.0002607391,0.00042722176],"domain_scores_gemma":[0.9992472,0.00021490436,0.00007827286,0.0001026705,0.000096224714,0.0002607417],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018134371,0.00025017146,0.00040853643,0.001121425,0.000051399536,0.00016398415,0.00015908365,0.00011054725,0.000006482317],"category_scores_gemma":[0.00004264102,0.00021956887,0.0000748571,0.0013170806,0.000016749464,0.0004948526,0.000025106192,0.0005002404,0.000006444917],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000084852745,0.00015986332,0.0040240646,0.00067607313,0.0005210871,0.00022193094,0.0002984433,0.38501224,0.05997339,0.00066102436,0.0010640569,0.5473793],"study_design_scores_gemma":[0.0005378393,0.00022669864,0.020300612,0.00009574408,0.000040419804,0.0008514908,0.0000017058443,0.9737525,0.0036466494,0.000050433773,0.00020027469,0.00029564675],"about_ca_topic_score_codex":0.0000043950777,"about_ca_topic_score_gemma":5.4275063e-8,"teacher_disagreement_score":0.5887402,"about_ca_system_score_codex":0.00009407544,"about_ca_system_score_gemma":0.00001818192,"threshold_uncertainty_score":0.89537585},"labels":[],"label_agreement":null},{"id":"W2026332870","doi":"10.1145/2367736.2367739","title":"Technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip","year":2012,"lang":"en","type":"article","venue":"ACM Journal on Emerging Technologies in Computing Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Frequency scaling; MPSoC; Computer science; Power management; Controller (irrigation); Chip; Voltage; Reliability (semiconductor); Embedded system; System on a chip; Power (physics); Electronic engineering; Engineering; Electrical engineering","score_opus":0.024752838004617216,"score_gpt":0.2709310862424265,"score_spread":0.2461782482378093,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2026332870","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89982224,0.007011577,0.055879664,0.0014268634,0.020183453,0.0032131588,0.000022049822,0.010124196,0.002316777],"genre_scores_gemma":[0.9861585,0.00028478156,0.012742633,0.000036980033,0.0003753431,0.00016033607,0.0000028165055,0.00016087419,0.00007775579],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9961224,0.00006341997,0.0011557316,0.00051711063,0.0006511575,0.0014901411],"domain_scores_gemma":[0.9975853,0.00045877372,0.00042773725,0.001290928,0.00013537813,0.00010190585],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014733308,0.0006648661,0.00079529017,0.0025066847,0.0004200225,0.00019995881,0.0020865677,0.0005916228,0.0000016291954],"category_scores_gemma":[0.0004951118,0.0005860651,0.00014789267,0.0012462869,0.00010460962,0.0002891335,0.00030544837,0.0015212782,0.00011909328],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008939805,0.0003946462,0.007774276,0.0011527044,0.00061231514,0.0001440516,0.0006430278,0.9212358,0.0008592084,0.0130681675,0.010734463,0.04329192],"study_design_scores_gemma":[0.005527951,0.0021924542,0.0012435205,0.014106941,0.0001386658,0.0007558635,0.011338634,0.89792234,0.009807457,0.0008167255,0.053052805,0.0030966655],"about_ca_topic_score_codex":0.0000020210211,"about_ca_topic_score_gemma":2.1887992e-7,"teacher_disagreement_score":0.08633622,"about_ca_system_score_codex":0.00083004456,"about_ca_system_score_gemma":0.000016769824,"threshold_uncertainty_score":0.99965906},"labels":[],"label_agreement":null},{"id":"W2027170075","doi":"","title":"Efficient simulations among several models of parallel computers","year":2009,"lang":"en","type":"article","venue":"Habilitation Regulations of the Faculty of Mechanical Engineering (University of Paderborn)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":34,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science; Parallel computing; Theoretical computer science","score_opus":0.010486727686009067,"score_gpt":0.18913661283796082,"score_spread":0.17864988515195176,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2027170075","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5459931,0.000010575997,0.45348814,0.0001350197,0.00006575537,0.000186299,0.000045600602,0.000051583494,0.00002395056],"genre_scores_gemma":[0.910976,0.000001656111,0.08897192,0.0000018447821,0.0000056030813,2.9682482e-7,0.000016606482,0.00001021305,0.000015853793],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989598,0.000030688323,0.00037474977,0.00014327413,0.00034271792,0.00014880962],"domain_scores_gemma":[0.9990248,0.00016972261,0.00016763853,0.00036107836,0.00022083704,0.000055904376],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016638867,0.00014094404,0.0003130927,0.00019927042,0.00005765417,0.0000028573377,0.0003398032,0.00011230383,0.000017867902],"category_scores_gemma":[0.00005993631,0.00014881483,0.00020856872,0.00050292135,0.0001147678,0.00018426224,0.00003977399,0.000114376024,6.530836e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012341332,0.00006362015,0.00004331163,0.000108474014,0.000049764374,8.828177e-8,0.0015181045,0.97683257,0.014673237,0.006439092,0.000045655674,0.00021374717],"study_design_scores_gemma":[0.00054337876,0.0000634636,0.041867197,0.00013276428,0.000047874986,3.688872e-7,0.00027781303,0.9539507,0.0023146954,0.0006730558,0.0000071002733,0.00012156925],"about_ca_topic_score_codex":0.00003374257,"about_ca_topic_score_gemma":0.0000070011674,"teacher_disagreement_score":0.36498293,"about_ca_system_score_codex":0.00007115973,"about_ca_system_score_gemma":0.000024155754,"threshold_uncertainty_score":0.60684925},"labels":[],"label_agreement":null},{"id":"W2028643888","doi":"10.1109/tcsii.2013.2268312","title":"An Energy-Efficient Offset-Cancelling Sense Amplifier","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Input offset voltage; Offset (computer science); Sense amplifier; Static random-access memory; Amplifier; Voltage; Transistor; Biasing; Sense (electronics); Process variation; Electrical engineering; Electronic engineering; Energy consumption; Computer science; Materials science; Operational amplifier; Optoelectronics; Engineering; CMOS","score_opus":0.010705726045684344,"score_gpt":0.19459242764655935,"score_spread":0.183886701600875,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2028643888","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.217655,0.00037389013,0.7744225,0.0000129516975,0.0041117724,0.00061788695,0.000077988116,0.0011642029,0.0015637863],"genre_scores_gemma":[0.9973897,0.00009886026,0.00013510349,0.000080647835,0.00035540582,0.00069143955,0.000011139554,0.00018500167,0.001052701],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99703884,0.00012647352,0.00073944376,0.00064012944,0.0006267298,0.000828376],"domain_scores_gemma":[0.99811614,0.00010296857,0.000099252975,0.0011072295,0.00017787877,0.0003965453],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00023016642,0.0005421372,0.0005179107,0.0003818114,0.0005279238,0.00027435872,0.0003842855,0.00029922652,0.00022431366],"category_scores_gemma":[0.0000018357874,0.00056149065,0.00016419873,0.00048165105,0.00008133584,0.0006452584,0.0000019908055,0.0004581873,0.00043565413],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005083072,0.00015945871,0.0000030474541,0.00011987178,0.00008419198,0.000010916242,0.001144009,0.8692573,0.11984641,0.0001108788,0.0015397442,0.007719125],"study_design_scores_gemma":[0.0009865499,0.00020178004,0.000056654368,0.00042427192,0.00007854692,0.00011553511,0.00043298077,0.81476474,0.15867794,0.00001486533,0.023019489,0.0012266216],"about_ca_topic_score_codex":0.0008864788,"about_ca_topic_score_gemma":0.00002084458,"teacher_disagreement_score":0.7797347,"about_ca_system_score_codex":0.00029082707,"about_ca_system_score_gemma":0.00006078811,"threshold_uncertainty_score":0.9996837},"labels":[],"label_agreement":null},{"id":"W2030107307","doi":"10.1109/apec.2013.6520475","title":"Mixed-signal CPM controlled DC-DC converter IC with embedded power management for digital loads","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Digital control; Electrical engineering; Electronic engineering; Controller (irrigation); Power (physics); Boost converter; Voltage; Computer science; Buck converter; Digital signal; Power factor; Engineering; Digital signal processing","score_opus":0.005340391549821544,"score_gpt":0.1719969559875369,"score_spread":0.16665656443771534,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2030107307","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25592554,0.00012163233,0.62994283,0.00016911625,0.000907572,0.0044240663,0.000023933024,0.0012312204,0.10725409],"genre_scores_gemma":[0.98591894,0.000007307309,0.0031400162,0.00022256598,0.00007626124,0.00076734915,0.000025280615,0.00009844811,0.009743848],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998333,0.000010395064,0.00039050187,0.0003217917,0.00030878605,0.00063553336],"domain_scores_gemma":[0.9992082,0.00008090346,0.000045777975,0.0003970152,0.00010267285,0.0001654337],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00010639194,0.00038884804,0.00047651248,0.00017056659,0.00006456869,0.00029836677,0.0002771478,0.00010216671,0.0020880122],"category_scores_gemma":[0.0000041182957,0.0002769953,0.00013839193,0.0001613909,0.00005614454,0.0008640062,0.00004197196,0.0001233065,0.0015466423],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0031014758,0.0010570565,0.003778526,0.0017485842,0.008785369,0.00018574287,0.0024378207,0.013311363,0.018007452,0.020004382,0.8483307,0.079251535],"study_design_scores_gemma":[0.08765349,0.0024967738,0.0054444177,0.0003732545,0.000630417,0.00008346165,0.002232557,0.8024131,0.039020043,0.0014117792,0.053648055,0.004592661],"about_ca_topic_score_codex":0.000004450925,"about_ca_topic_score_gemma":0.0000029396338,"teacher_disagreement_score":0.7946826,"about_ca_system_score_codex":0.00008566305,"about_ca_system_score_gemma":0.000015524718,"threshold_uncertainty_score":0.99996823},"labels":[],"label_agreement":null},{"id":"W2030765577","doi":"10.1109/fpl.2013.6645511","title":"Should FPGAS abandon the pass-gate?","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":76,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Transmission gate; Field-programmable gate array; Logic block; Logic gate; Transistor; Boosting (machine learning); Gate equivalent; Computer science; Gate array; Power–delay product; Electronic engineering; Programmable logic array; Pass transistor logic; Electrical engineering; Engineering; Embedded system; Voltage; Gate oxide","score_opus":0.011751375802193617,"score_gpt":0.18044221512344588,"score_spread":0.16869083932125226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2030765577","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.81959254,0.00032842736,0.0077926633,0.0014999034,0.001072081,0.0005680223,0.0000017603156,0.0013565838,0.167788],"genre_scores_gemma":[0.9957345,0.00006266668,0.00045572635,0.00033143413,0.0001483988,0.000079646794,0.0000020005127,0.00003799482,0.0031475935],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992472,0.0000115434295,0.00015681265,0.00011176575,0.00016482655,0.00030786905],"domain_scores_gemma":[0.99950033,0.000051472034,0.000011334947,0.00034741926,0.000027530841,0.00006190136],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00010477758,0.00014671816,0.0001113548,0.000043307802,0.00006382972,0.00008819335,0.0002482132,0.00007071206,0.0019317027],"category_scores_gemma":[0.0000073363162,0.000085728476,0.000044824912,0.00015040727,0.000030295394,0.00030736966,0.000028242432,0.00018069142,0.0040934817],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007094463,0.000050318333,0.004565731,0.00010006695,0.00019617776,0.000009447993,0.0014906436,0.071041435,0.028732657,0.004589866,0.8559005,0.033316016],"study_design_scores_gemma":[0.0014438787,0.00011896133,0.053827412,0.000049478298,0.000056740875,0.0000340119,0.00034063784,0.52630377,0.11369968,0.0015075321,0.30139,0.0012279091],"about_ca_topic_score_codex":0.000096789125,"about_ca_topic_score_gemma":0.000017838833,"teacher_disagreement_score":0.5545106,"about_ca_system_score_codex":0.00003246499,"about_ca_system_score_gemma":0.0000066756984,"threshold_uncertainty_score":0.99898064},"labels":[],"label_agreement":null},{"id":"W2033609308","doi":"10.1049/el:20021042","title":"0.8 V CMOS adiabatic differential switch logic circuit using bootstrap technique for low-voltage low-power VLSI","year":2002,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Adiabatic circuit; CMOS; Integrated injection logic; Pass transistor logic; Very-large-scale integration; Electronic engineering; Transistor; Logic gate; Electrical engineering; Asymmetric digital subscriber line; Propagation delay; Logic family; Capacitance; Logic level; Computer science; Voltage; Logic synthesis; Engineering; Physics","score_opus":0.018204550796297694,"score_gpt":0.2120995988054825,"score_spread":0.19389504800918478,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2033609308","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49864665,0.0006669006,0.49773228,0.00016289299,0.00073866395,0.0011923113,0.00001555077,0.0006075757,0.0002371839],"genre_scores_gemma":[0.9969457,0.000100611134,0.0012634016,0.0007326181,0.00029060405,0.00031738397,0.000023726541,0.00022395422,0.00010201022],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99694455,0.00003382724,0.0005464689,0.00053998426,0.00037147052,0.001563709],"domain_scores_gemma":[0.99895453,0.00009659755,0.000103066755,0.00063182873,0.000046664914,0.00016729916],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00020087225,0.0005775578,0.00049664604,0.0003266888,0.0002013163,0.00012986686,0.0005351653,0.00028049914,0.00041115025],"category_scores_gemma":[0.000020704114,0.00061558787,0.00025302867,0.00043385837,0.000076993994,0.0003769833,0.00003685918,0.0007230063,0.00010596683],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011361807,0.000074098,0.00006294969,0.0002311081,0.00013733943,0.000020501564,0.00022125951,0.008638018,0.98421746,0.00043405622,0.0053643845,0.00058747316],"study_design_scores_gemma":[0.003078095,0.0005512086,0.00021673572,0.00035313217,0.0002724289,0.0001295677,0.000029264987,0.31017995,0.6736563,0.001357128,0.0073637664,0.00281248],"about_ca_topic_score_codex":0.0000037783236,"about_ca_topic_score_gemma":0.000004747113,"teacher_disagreement_score":0.49829903,"about_ca_system_score_codex":0.00074280624,"about_ca_system_score_gemma":0.00004040584,"threshold_uncertainty_score":0.99962956},"labels":[],"label_agreement":null},{"id":"W2033685698","doi":"10.1145/1117201.1117216","title":"FPGA clock network architecture","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Clock network; Digital clock manager; CPU multiplier; Field-programmable gate array; Clock gating; Computer science; Flexibility (engineering); Clock domain crossing; Clock rate; Embedded system; Clock skew; Synchronous circuit; Clock signal; Telecommunications","score_opus":0.0024796852248128395,"score_gpt":0.15178783691015046,"score_spread":0.14930815168533762,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2033685698","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.257577,0.0017511909,0.2363144,0.00023114408,0.00200648,0.0003813449,0.000004892945,0.0036002162,0.4981333],"genre_scores_gemma":[0.98658836,0.000014945862,0.008972111,0.000106473584,0.0009871022,0.000012646357,0.000008901389,0.000047966158,0.0032615007],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992187,0.000007819542,0.00015425408,0.0001223027,0.0001232327,0.0003736986],"domain_scores_gemma":[0.9996762,0.000024268706,0.0000098982155,0.00023287832,0.000011257459,0.000045495843],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000063490974,0.00014975875,0.00012239531,0.000048167876,0.000045835615,0.00003023698,0.00013962315,0.00007749968,0.0003117888],"category_scores_gemma":[0.0000016305046,0.00012709682,0.000043624335,0.0002312637,0.000017196644,0.00007204733,0.000017617127,0.00016523749,0.00046098363],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000025881116,0.000006900131,0.00091742096,0.000018636485,0.000012718047,0.0000065984814,0.000024448851,0.8241191,0.00077596883,0.0018508575,0.16797014,0.004294651],"study_design_scores_gemma":[0.00085246254,0.00007508544,0.01906461,0.000050881717,0.000030523985,0.000046010064,0.0000131144025,0.102661155,0.023409884,0.006431721,0.8463306,0.0010339468],"about_ca_topic_score_codex":0.000026597612,"about_ca_topic_score_gemma":0.00005103044,"teacher_disagreement_score":0.72901136,"about_ca_system_score_codex":0.000033079377,"about_ca_system_score_gemma":0.000006714363,"threshold_uncertainty_score":0.5925166},"labels":[],"label_agreement":null},{"id":"W2034272662","doi":"10.1115/interpack2009-89188","title":"Development of a Numerical Model for Non-Uniformly Powered Die to Improve Both Thermal and Device Clock Performance","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada); University of Toronto","funders":"","keywords":"Microprocessor; Junction temperature; Reliability (semiconductor); Power (physics); Die (integrated circuit); Computer science; Cache; Controller (irrigation); Memory controller; Materials science; Embedded system; Electronic engineering; Parallel computing; Computer hardware; Engineering; Operating system","score_opus":0.011064282184016295,"score_gpt":0.21852898954393857,"score_spread":0.20746470735992228,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2034272662","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7325749,0.00006247319,0.26461318,0.000033982964,0.00008145437,0.0005001354,0.000005630088,0.00013413368,0.0019941488],"genre_scores_gemma":[0.81954396,0.000020752448,0.1799329,0.00016210097,0.000028334329,0.00005227506,0.0000036431911,0.000030586558,0.00022543878],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998749,0.000002871729,0.00039799808,0.00022662681,0.00018068119,0.00044282395],"domain_scores_gemma":[0.9995009,0.000021279326,0.000037964262,0.0002282169,0.00005712551,0.00015455266],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015934346,0.00024636142,0.00028888663,0.00010665112,0.00007342992,0.000021293154,0.00019543678,0.000087775246,0.000010424499],"category_scores_gemma":[0.0000067448655,0.00021023065,0.00004036888,0.00014175137,0.000013999182,0.00029133112,0.000036625708,0.00009984633,0.000018043198],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038820863,0.00022733618,0.0006314591,0.0007500951,0.00018055516,0.0000023259322,0.011868195,0.19869496,0.35578436,0.00043795598,0.0011083699,0.42992616],"study_design_scores_gemma":[0.00065389567,0.00021524043,0.006972901,0.000035094898,0.000011527995,0.0000015508651,0.000045416447,0.9259661,0.0648596,0.000010361978,0.000905746,0.00032258066],"about_ca_topic_score_codex":0.000002075247,"about_ca_topic_score_gemma":0.0000042889474,"teacher_disagreement_score":0.72727114,"about_ca_system_score_codex":0.00007881241,"about_ca_system_score_gemma":0.0000711156,"threshold_uncertainty_score":0.8572957},"labels":[],"label_agreement":null},{"id":"W2034793671","doi":"10.1145/996566.996745","title":"Worst-case circuit delay taking into account power supply variations","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Critical path method; Benchmark (surveying); Power (physics); Path (computing); Process (computing); Delay calculation; Elmore delay; Electronic circuit; Process corners; Network analysis; Circuit extraction; Power grid; Electronic engineering; Equivalent circuit; Propagation delay; Electrical engineering; Engineering; Voltage; Embedded system","score_opus":0.010528471385965814,"score_gpt":0.211964996145323,"score_spread":0.20143652475935717,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2034793671","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4267335,0.00022478844,0.540266,0.00020395606,0.0012449658,0.00035819932,0.0000073367037,0.0011647791,0.029796517],"genre_scores_gemma":[0.9882526,0.000011090829,0.011142369,0.00019012309,0.00012135617,0.000046460613,0.000011329958,0.00006828742,0.000156395],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99877703,0.000008690884,0.00031980997,0.00023716739,0.00022663151,0.00043064076],"domain_scores_gemma":[0.99930096,0.000044960605,0.000041843254,0.00042366417,0.000061810424,0.00012676287],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00018303453,0.00024079892,0.00018010726,0.00021960905,0.00016497538,0.00011761312,0.00021666306,0.00013360626,0.0015006888],"category_scores_gemma":[0.000029051347,0.00023384154,0.00006820034,0.0004639316,0.000027069242,0.0005139605,0.00003823277,0.00023762979,0.0006371287],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024019108,0.00040229503,0.0045986627,0.00031666236,0.0006813552,0.0038839942,0.023449427,0.6173317,0.056384575,0.27113822,0.008086802,0.013702266],"study_design_scores_gemma":[0.027822945,0.0015690443,0.07248929,0.0017927923,0.0010789016,0.023230279,0.0060131047,0.3989062,0.1458544,0.14978418,0.15281062,0.018648244],"about_ca_topic_score_codex":0.00031051564,"about_ca_topic_score_gemma":0.000224795,"teacher_disagreement_score":0.5615191,"about_ca_system_score_codex":0.00039278937,"about_ca_system_score_gemma":0.00005801797,"threshold_uncertainty_score":0.99941206},"labels":[],"label_agreement":null},{"id":"W2034981803","doi":"10.1109/tcad.2012.2192478","title":"FPGA Power Reduction by Guarded Evaluation Considering Logic Architecture","year":2012,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; University of Waterloo","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Application-specific integrated circuit; Overhead (engineering); Embedded system; Reduction (mathematics); Critical path method; Correctness; Logic synthesis; Logic gate; Computer hardware; Algorithm; Engineering; Mathematics","score_opus":0.031043117812491756,"score_gpt":0.22892092347723667,"score_spread":0.19787780566474492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2034981803","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08760978,0.0013714957,0.90566695,0.000014040702,0.003738084,0.0009680388,0.000041061354,0.00037086665,0.00021965985],"genre_scores_gemma":[0.99793774,0.000102958016,0.0015713845,0.000019189081,0.00011628282,0.00012575807,0.0000136859235,0.00006586262,0.000047112084],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976877,0.00034904608,0.00068673864,0.00033259302,0.00047046997,0.00047346912],"domain_scores_gemma":[0.9988951,0.00017440648,0.000138337,0.00036115816,0.00025015086,0.00018081575],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009438496,0.00041678303,0.0005077492,0.0004208985,0.00015571403,0.000098845114,0.00015700747,0.00027099578,0.00006187964],"category_scores_gemma":[0.000007200149,0.00036775408,0.00009647026,0.00044133837,0.00008412507,0.00038879705,0.0000011696906,0.0004584205,0.000024918974],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026218455,0.00012544326,0.000005954642,0.00013343767,0.00024340811,0.0000016150955,0.001195351,0.7706525,0.1838872,0.000045991044,0.0018831664,0.041799765],"study_design_scores_gemma":[0.0017265709,0.000741953,0.000052213127,0.0006643837,0.00022797013,0.00046449134,0.0006311663,0.7399794,0.25377938,0.00009108388,0.00074736663,0.0008940118],"about_ca_topic_score_codex":0.00005074089,"about_ca_topic_score_gemma":9.0832424e-7,"teacher_disagreement_score":0.910328,"about_ca_system_score_codex":0.00024541988,"about_ca_system_score_gemma":0.00006389893,"threshold_uncertainty_score":0.99987745},"labels":[],"label_agreement":null},{"id":"W2036947723","doi":"10.1109/vlsi-soc.2013.6673311","title":"Tagged probabilistic simulation based error probability estimation for better-than-worst case circuit design","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Probabilistic logic; Scalability; Power (physics); Context (archaeology); Algorithm; Statistical power; Mathematics; Artificial intelligence; Statistics","score_opus":0.04633789748630017,"score_gpt":0.24854163061584372,"score_spread":0.20220373312954354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2036947723","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2677113,0.000008685803,0.72733825,0.00006479902,0.00020947961,0.0035939177,0.000010296317,0.00089110015,0.00017218034],"genre_scores_gemma":[0.8757392,1.8691756e-7,0.12264527,0.000066832734,0.00007003219,0.001293988,0.000044789045,0.00007244799,0.00006725958],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982741,0.00007373419,0.00054100173,0.00039181803,0.0002322956,0.000487069],"domain_scores_gemma":[0.99815005,0.0008791481,0.000074530675,0.0005280466,0.00022387881,0.00014431874],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005306155,0.00033308665,0.00028415018,0.00015853581,0.00016357856,0.0001398352,0.00016445486,0.00017478164,0.0004020575],"category_scores_gemma":[0.00040766544,0.00030951458,0.000093182876,0.00031057547,0.000057207468,0.0007973192,0.0000138400055,0.00014882401,0.00022906638],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013870437,0.000051467418,0.00014715448,0.00042420632,0.000020480222,0.000006571124,0.00014168584,0.98910815,0.0014515949,0.00009001927,0.0006823131,0.007862499],"study_design_scores_gemma":[0.000777658,0.00012974357,0.00059526466,0.000035227837,0.000044990324,0.000013282501,0.000012855444,0.988919,0.0047148895,0.0042959047,0.00006164049,0.00039955188],"about_ca_topic_score_codex":0.000063434825,"about_ca_topic_score_gemma":0.000027291915,"teacher_disagreement_score":0.6080279,"about_ca_system_score_codex":0.00043154185,"about_ca_system_score_gemma":0.00007227322,"threshold_uncertainty_score":0.9999357},"labels":[],"label_agreement":null},{"id":"W2038971143","doi":"10.1109/aspdac.2015.7059031","title":"Generating circuit current constraints to guarantee power grid safety","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Floorplan; Grid; Key (lock); Power (physics); Distributed computing; Reliability engineering; Computer engineering; Electronic engineering; Embedded system; Engineering; Mathematics","score_opus":0.027638612868898117,"score_gpt":0.23607865553440396,"score_spread":0.20844004266550584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2038971143","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5819022,0.00096954335,0.2889818,0.0001726269,0.010853256,0.000867661,0.00006358449,0.0019132528,0.11427606],"genre_scores_gemma":[0.9955021,0.00002539063,0.0036326218,0.00019295259,0.000366872,0.000021849586,0.000011750881,0.000051731804,0.00019470404],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99861735,0.000020207133,0.0003548318,0.00023886321,0.00030555375,0.00046317634],"domain_scores_gemma":[0.99929756,0.000026031714,0.000020812036,0.0003297434,0.00009147279,0.00023440155],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00032385575,0.0002354893,0.00022380328,0.00012382722,0.00005513843,0.000063836094,0.00022994308,0.00006679375,0.0005023474],"category_scores_gemma":[0.000045184133,0.00021678592,0.000051316685,0.00025136056,0.000039659557,0.00022953423,0.000046315712,0.00020264812,0.0016601258],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044136625,0.00015041011,0.002875608,0.0001485803,0.00020361185,0.0000696865,0.006715489,0.38512126,0.03915001,0.009712144,0.34210992,0.21369913],"study_design_scores_gemma":[0.0057970244,0.000572647,0.0031663268,0.0004304616,0.00008694986,0.00022241319,0.0014750233,0.2921071,0.06391842,0.0005681845,0.627566,0.0040894374],"about_ca_topic_score_codex":0.0000052124838,"about_ca_topic_score_gemma":0.000006980364,"teacher_disagreement_score":0.4135999,"about_ca_system_score_codex":0.00018275579,"about_ca_system_score_gemma":0.00006354641,"threshold_uncertainty_score":0.9991172},"labels":[],"label_agreement":null},{"id":"W2039180745","doi":"10.1109/eit.2009.5189575","title":"High-speed CRC computations using improved state-space transformations","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Retiming; Application-specific integrated circuit; Computer science; Redundancy (engineering); Vector space; Generator (circuit theory); Polynomial; State (computer science); Algorithm; Computation; Transformation (genetics); Theoretical computer science; Mathematics; Computer hardware","score_opus":0.01026345790358623,"score_gpt":0.21656767939370494,"score_spread":0.2063042214901187,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2039180745","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4364629,0.000050267918,0.5579384,0.00026546058,0.00032119907,0.00029214346,0.000017090239,0.0009879863,0.003664529],"genre_scores_gemma":[0.9577384,0.000029637316,0.041797135,0.00011625728,0.000051211966,0.0000033999597,0.000024191659,0.000030383386,0.00020937035],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990168,0.000013251724,0.00031844657,0.00013682128,0.00015415989,0.00036051671],"domain_scores_gemma":[0.999557,0.000031901574,0.000026194783,0.00020943281,0.00006616622,0.00010927726],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008853483,0.00020021062,0.00018833025,0.00019600388,0.00014695051,0.000090809604,0.00014081497,0.00006609878,0.0001180409],"category_scores_gemma":[0.00000467963,0.0001955388,0.00005680836,0.0004389395,0.00002230709,0.00072684715,0.0000054537236,0.00016483912,0.0001219909],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000051566763,0.000033143413,0.000012271299,0.000023704994,0.000030801082,0.0000019784081,0.0010553141,0.9056166,0.08663106,0.0013913001,0.0013531056,0.0038455764],"study_design_scores_gemma":[0.00062204746,0.00005624982,0.0011513231,0.000015688325,0.000022005208,0.00000688053,0.00007677623,0.9668129,0.029574828,0.0005633348,0.0007933689,0.0003046159],"about_ca_topic_score_codex":0.000044242053,"about_ca_topic_score_gemma":0.000019523804,"teacher_disagreement_score":0.5212755,"about_ca_system_score_codex":0.00012541933,"about_ca_system_score_gemma":0.000033299428,"threshold_uncertainty_score":0.7973841},"labels":[],"label_agreement":null},{"id":"W2041557219","doi":"10.1109/fpt.2010.5681533","title":"An FPGA architecture supporting dynamically controlled power gating","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":53,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Power gating; Field-programmable gate array; Computer science; Embedded system; Leakage (economics); Clock gating; Dynamic demand; Gating; Power (physics); Routing (electronic design automation); Electronic engineering; Voltage; Engineering; Electrical engineering; Transistor; Telecommunications","score_opus":0.002134735716944949,"score_gpt":0.20833749348920866,"score_spread":0.2062027577722637,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2041557219","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9347339,0.000012637116,0.032230567,0.000113087044,0.0007764664,0.00036035958,0.0000037282425,0.0012913528,0.030477861],"genre_scores_gemma":[0.9782941,9.999777e-7,0.021064302,0.0001720364,0.00014329798,0.00003230205,0.000009400703,0.000081337676,0.00020225559],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99843323,0.000024047567,0.00046306817,0.0002573068,0.00024493766,0.00057742436],"domain_scores_gemma":[0.9991032,0.00010757912,0.000061288,0.00046966437,0.000056046327,0.00020225169],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000383229,0.0002705598,0.0003568052,0.00013471622,0.0000971127,0.000111833986,0.00032729714,0.00017466448,0.0013452057],"category_scores_gemma":[0.000100115234,0.00021820831,0.00010070332,0.00017019028,0.00004421269,0.0002744133,0.000026107453,0.0007059979,0.00014380083],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000632737,0.000059189824,0.0025072428,0.000041074516,0.00009223007,0.000028577999,0.0010655001,0.027991932,0.9494316,0.0012858318,0.00058422645,0.016849348],"study_design_scores_gemma":[0.006253005,0.0002689373,0.00788448,0.000038491,0.000053109183,0.00008963874,0.00031871448,0.9242453,0.05602056,0.000744449,0.002783701,0.0012996022],"about_ca_topic_score_codex":0.000009236754,"about_ca_topic_score_gemma":0.000082422346,"teacher_disagreement_score":0.8962534,"about_ca_system_score_codex":0.000026983942,"about_ca_system_score_gemma":0.000029325824,"threshold_uncertainty_score":0.9995677},"labels":[],"label_agreement":null},{"id":"W2042901045","doi":"10.1145/2220336.2220345","title":"On the Impact of Manufacturing Process Variations on the Lifetime of Sensor Networks","year":2012,"lang":"en","type":"article","venue":"ACM Transactions on Embedded Computing Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Software deployment; Wireless sensor network; Idle; Computer science; Leakage (economics); Dissipation; Process (computing); Scaling; Real-time computing; Computer network; Embedded system","score_opus":0.01391596162863516,"score_gpt":0.24320178493789438,"score_spread":0.22928582330925923,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2042901045","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7164492,0.000064486005,0.28068808,0.000055466182,0.00095961324,0.0006335011,0.000018978453,0.00022533856,0.0009053765],"genre_scores_gemma":[0.9994343,0.000008233035,0.00020274323,0.000019978515,0.00020424138,0.000036460755,0.0000025529923,0.000059665024,0.00003184247],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983487,0.00017000834,0.0005224889,0.0001719792,0.00034501607,0.00044179955],"domain_scores_gemma":[0.9971439,0.0016140686,0.00018681513,0.0009095503,0.000069064066,0.00007654852],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00069552526,0.00028833348,0.00033022382,0.0001705495,0.0002720135,0.000041974024,0.00050483615,0.0001277696,0.000045542336],"category_scores_gemma":[0.000041007013,0.00017291275,0.00019379416,0.00038184947,0.000048197802,0.00012000566,0.0000057419193,0.000503613,0.00003940338],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021820324,0.000102847145,0.000047208883,0.00007486673,0.0002619329,2.740289e-7,0.00209614,0.9960215,0.00032197114,0.0002627784,0.00017265779,0.00061601464],"study_design_scores_gemma":[0.00035780243,0.00022382308,0.001699431,0.0005596313,0.00007711196,0.000016656124,0.00069161743,0.9720343,0.023981517,0.000047407262,0.000017832848,0.00029288625],"about_ca_topic_score_codex":0.000054102376,"about_ca_topic_score_gemma":6.879663e-7,"teacher_disagreement_score":0.28298512,"about_ca_system_score_codex":0.00013658158,"about_ca_system_score_gemma":0.000025899652,"threshold_uncertainty_score":0.7051177},"labels":[],"label_agreement":null},{"id":"W2044586463","doi":"10.1115/1.4001852","title":"Multi-Objective Optimization to Improve Both Thermal and Device Performance of a Nonuniformly Powered Micro-Architecture","year":2010,"lang":"en","type":"article","venue":"Journal of Electronic Packaging","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada); University of Toronto","funders":"Semiconductor Research Corporation","keywords":"Pentium; Memory controller; Junction temperature; Microprocessor; Power (physics); Controller (irrigation); Reliability (semiconductor); Computer science; Operating temperature; Automotive engineering; Embedded system; Simulation; Engineering; Computer hardware; Electrical engineering; Operating system; Physics","score_opus":0.003203799399238668,"score_gpt":0.20096899674281207,"score_spread":0.1977651973435734,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2044586463","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96206653,0.0005304838,0.03659169,0.000059878344,0.0003256909,0.00020800381,0.0000036154386,0.00003869256,0.00017543539],"genre_scores_gemma":[0.9683376,0.00012632411,0.031268496,0.000048351776,0.00014234199,0.0000040565706,0.0000010277944,0.00005029755,0.000021529044],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986378,0.000023631927,0.0004538393,0.00014609708,0.00022331928,0.0005153094],"domain_scores_gemma":[0.9992349,0.000050296643,0.00022212914,0.00019444438,0.00016700446,0.0001311926],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047475167,0.00022932775,0.00033254636,0.00034902766,0.00007246853,0.000040156705,0.00024528033,0.00010323344,0.0000190505],"category_scores_gemma":[0.000041815405,0.00019729933,0.00007359407,0.00031748728,0.00003977333,0.0004666543,0.000034328285,0.0009171387,0.000002678782],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009719129,0.00002668687,0.0016484217,0.000073379975,0.000101375925,0.0000032264866,0.0013196976,0.1668952,0.8245413,0.0000073863666,0.000016142132,0.0052700057],"study_design_scores_gemma":[0.0030145478,0.0013586527,0.018175371,0.00027364708,0.00013135129,0.00045579422,0.0002268735,0.3961267,0.57895833,0.000020577527,0.0005968755,0.000661273],"about_ca_topic_score_codex":0.000005176877,"about_ca_topic_score_gemma":0.000018998973,"teacher_disagreement_score":0.24558294,"about_ca_system_score_codex":0.00014261596,"about_ca_system_score_gemma":0.00016842088,"threshold_uncertainty_score":0.80456334},"labels":[],"label_agreement":null},{"id":"W2045241726","doi":"10.1145/1120725.1120875","title":"Leakage power","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Electrical engineering; Engineering","score_opus":0.0033766255622075135,"score_gpt":0.16673117536244464,"score_spread":0.16335454980023711,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2045241726","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39327386,0.00027807362,0.015570256,0.00021830619,0.000495236,0.0001060752,0.0000015210537,0.0015307026,0.58852595],"genre_scores_gemma":[0.9907864,0.000021216547,0.004045287,0.00019741038,0.00011613541,0.000005741355,0.0000011547808,0.000030058376,0.0047966377],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994821,0.0000032148441,0.00011062714,0.00008528056,0.0000990343,0.00021972296],"domain_scores_gemma":[0.9997227,0.00001069284,0.0000050517333,0.0001966127,0.000010043195,0.0000548547],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000056409786,0.000098409866,0.000078989295,0.00005719953,0.00002210017,0.00002104395,0.00011273592,0.000047294117,0.0024680444],"category_scores_gemma":[0.0000029037544,0.000086423635,0.000028376198,0.00010426328,0.000011610765,0.00024898755,0.000012536651,0.00009029868,0.0046929005],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012562121,0.000108860666,0.002372511,0.00007271297,0.00013718338,0.00003097107,0.001897275,0.098642364,0.074554496,0.0120746475,0.74145246,0.06864398],"study_design_scores_gemma":[0.0004683946,0.000037418875,0.003621119,0.000010637622,0.0000074304317,0.0000132279765,0.000045420496,0.052766286,0.09868765,0.00004749935,0.8438543,0.00044062224],"about_ca_topic_score_codex":0.0000017386322,"about_ca_topic_score_gemma":0.0000065584045,"teacher_disagreement_score":0.5975125,"about_ca_system_score_codex":0.000045381832,"about_ca_system_score_gemma":0.0000047707636,"threshold_uncertainty_score":0.99844384},"labels":[],"label_agreement":null},{"id":"W2045656654","doi":"10.1109/tvlsi.2014.2377573","title":"Free Razor: A Novel Voltage Scaling Low-Power Technique for Large SoC Designs","year":2014,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Overhead (engineering); System on a chip; Computer science; Voltage; Power (physics); Electronic engineering; Scaling; Integrated circuit design; Dynamic voltage scaling; Error detection and correction; Low-power electronics; Frequency scaling; Integrated circuit; Chip; Embedded system; Electrical engineering; Engineering; Power consumption; Telecommunications; Algorithm","score_opus":0.012941358144666557,"score_gpt":0.22466804163981838,"score_spread":0.21172668349515184,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2045656654","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010143645,0.00009572434,0.97900474,0.000038212023,0.004830166,0.0024415432,0.0011223984,0.0013604761,0.00096307416],"genre_scores_gemma":[0.9910736,0.000027867009,0.0050022295,0.00010508517,0.00033628865,0.002266892,0.00006379072,0.00023577352,0.00088845275],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.996469,0.000120402554,0.0010873093,0.0006926385,0.00061494845,0.0010156651],"domain_scores_gemma":[0.9977773,0.00033739454,0.00017073295,0.001127109,0.00032739763,0.00026006566],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0015474805,0.0006959089,0.0007252185,0.0006589515,0.00058247306,0.0002759953,0.00061606796,0.0006354151,0.00012575307],"category_scores_gemma":[0.00004305223,0.0006739133,0.00044544408,0.0006408981,0.0000570985,0.0009265333,0.00000468093,0.00078452344,0.00018381268],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027659253,0.0013528155,0.000040797466,0.0010925091,0.00041169793,0.000006121852,0.0026915444,0.1663972,0.8104466,0.002883399,0.012323345,0.0020773462],"study_design_scores_gemma":[0.0028077113,0.00031568023,0.000024421235,0.0007755321,0.00011229855,0.000036883564,0.0006932912,0.5393436,0.43946,0.000080254744,0.015356916,0.0009934304],"about_ca_topic_score_codex":0.000037837483,"about_ca_topic_score_gemma":0.00021688252,"teacher_disagreement_score":0.98093,"about_ca_system_score_codex":0.0005087065,"about_ca_system_score_gemma":0.00007956095,"threshold_uncertainty_score":0.9995712},"labels":[],"label_agreement":null},{"id":"W2045726766","doi":"10.1145/329166.329171","title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","year":2000,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":141,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Benchmark (surveying); Logic synthesis; Routing (electronic design automation); Parallel computing; Cluster (spacecraft); Computer architecture; Logic block; Logic gate; Electronic circuit; Set (abstract data type); Block (permutation group theory); Cluster size; Embedded system; Algorithm; Engineering; Mathematics; Electrical engineering; Computer network","score_opus":0.0015769529727474886,"score_gpt":0.1584435577631877,"score_spread":0.1568666047904402,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2045726766","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9919809,0.0002585593,0.000066503795,0.00003654855,0.00009253416,0.00022499051,6.685509e-7,0.000091846065,0.0072474186],"genre_scores_gemma":[0.9982959,0.0006638255,0.00013926055,0.000048890663,0.000031483472,0.000008821318,4.1491268e-7,0.000020682535,0.0007907036],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993595,0.000029840761,0.00014944245,0.00012976657,0.000110448214,0.00022101303],"domain_scores_gemma":[0.9993841,0.00032523568,0.000014510919,0.00021694471,0.0000097436705,0.000049464565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002709325,0.00015741389,0.0001680355,0.000025014067,0.00010461402,0.00003131269,0.00008614907,0.00006441179,0.00007081329],"category_scores_gemma":[0.000012453272,0.000096792966,0.000021897253,0.00007398964,0.00007983475,0.00013477517,0.000020700114,0.00013019236,0.000048937487],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011628226,0.000035325877,0.09922379,0.001199526,0.00021904224,0.000008366762,0.001414005,0.013742371,0.02197748,0.000068379784,0.0077258106,0.8532231],"study_design_scores_gemma":[0.0028593645,0.0013540976,0.33430433,0.00013400902,0.00007278818,0.000062316314,0.00002419196,0.20539404,0.44849572,0.000020751113,0.0066867988,0.0005915869],"about_ca_topic_score_codex":0.000007044799,"about_ca_topic_score_gemma":0.000014272626,"teacher_disagreement_score":0.8526315,"about_ca_system_score_codex":0.000022802311,"about_ca_system_score_gemma":0.0000028455918,"threshold_uncertainty_score":0.39471024},"labels":[],"label_agreement":null},{"id":"W2046543682","doi":"10.5555/1015090.1015154","title":"Piecewise quadratic waveform matching with successive chord iteration","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Electronic circuit; Waveform; Spice; Piecewise linear function; Piecewise; Algorithm; Resistive touchscreen; Nonlinear system; Computer science; Control theory (sociology); Voltage; Mathematics; Electronic engineering; Mathematical analysis; Physics; Electrical engineering; Engineering","score_opus":0.0030854341492761793,"score_gpt":0.1683263804585024,"score_spread":0.16524094630922623,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2046543682","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7208052,0.000045143533,0.26924974,0.00009394163,0.00022564229,0.0002268525,0.0000015519281,0.0005902231,0.008761677],"genre_scores_gemma":[0.9912002,0.000015162559,0.008191179,0.000087960885,0.00013512453,0.000034554276,0.000013869454,0.00004773563,0.0002742273],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99912566,0.000005676767,0.0002097697,0.00016015588,0.00020842737,0.0002903057],"domain_scores_gemma":[0.999609,0.000018891367,0.000027716358,0.00022741301,0.000037384416,0.000079617894],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007375914,0.0001989503,0.0001559886,0.000114085335,0.0000896682,0.00012464497,0.00012870568,0.00006170919,0.00009199459],"category_scores_gemma":[0.0000041188246,0.00014683374,0.000026594764,0.00024213985,0.000020991549,0.0009723229,0.000012642043,0.00015608495,0.00025979537],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046926496,0.000088223926,0.0010897694,0.00032692746,0.00014864233,0.00008511469,0.008106638,0.9447138,0.02845627,0.010092054,0.0004849007,0.0063607427],"study_design_scores_gemma":[0.011252894,0.0013495714,0.011538195,0.0013628593,0.00022937292,0.00029592862,0.0024505232,0.42327026,0.53222525,0.008809421,0.0028409888,0.004374733],"about_ca_topic_score_codex":0.00006405028,"about_ca_topic_score_gemma":0.0001789121,"teacher_disagreement_score":0.52144355,"about_ca_system_score_codex":0.0001818967,"about_ca_system_score_gemma":0.000032855696,"threshold_uncertainty_score":0.5987706},"labels":[],"label_agreement":null},{"id":"W2047299917","doi":"10.1109/cicc.2012.6330707","title":"Design and implementation of soft-edge flip-flops for x86-64 AMD microprocessor modules","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"FLOPS; x86; Flip; Computer science; Microprocessor; Enhanced Data Rates for GSM Evolution; Computer architecture; Parallel computing; Computer hardware; Operating system; Telecommunications; Software","score_opus":0.015481268640286717,"score_gpt":0.25027888241438206,"score_spread":0.23479761377409536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2047299917","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44649765,0.000573262,0.55193824,0.000018617779,0.00019479232,0.00047922172,0.000011239672,0.00014174826,0.00014519681],"genre_scores_gemma":[0.91600645,0.00005704698,0.08357206,0.000029527615,0.00009422834,0.000101312435,0.000012727026,0.000042235435,0.00008443113],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999164,0.000010938499,0.00025545325,0.000120304394,0.000100371115,0.00034896855],"domain_scores_gemma":[0.99962115,0.00007244303,0.000040429208,0.00013874263,0.000050684906,0.00007656738],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00026723582,0.00015693317,0.00017486443,0.00009859859,0.00004819069,0.000020906926,0.000093698065,0.00006392948,0.00008913097],"category_scores_gemma":[0.0000070747756,0.00014217332,0.000029402741,0.00011329192,0.000026383914,0.00046255774,0.000018255676,0.000047317044,0.000016702565],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000100389305,0.00012355077,0.015519916,0.0018020651,0.00030462726,6.631575e-7,0.0069966456,0.012084382,0.8067749,0.0020070493,0.02378434,0.13050145],"study_design_scores_gemma":[0.0011638333,0.000100259094,0.006875864,0.000022019685,0.000055051543,0.0000054808056,0.0004743359,0.040950257,0.9468897,0.00014067831,0.002982164,0.00034033236],"about_ca_topic_score_codex":0.000013925717,"about_ca_topic_score_gemma":0.000005499329,"teacher_disagreement_score":0.46950877,"about_ca_system_score_codex":0.000036819514,"about_ca_system_score_gemma":0.000013384903,"threshold_uncertainty_score":0.5797659},"labels":[],"label_agreement":null},{"id":"W2047363496","doi":"10.1109/tvlsi.2015.2413966","title":"Verification of the Power and Ground Grids Under General and Hierarchical Constraints","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation; Semiconductor Research Corporation","keywords":"Computer science; Power (physics); Grid; Voltage; Range (aeronautics); Design flow; Electronic engineering; Computer engineering; Topology (electrical circuits); Electrical engineering; Embedded system; Mathematics; Engineering","score_opus":0.01405185148525871,"score_gpt":0.2173707261451539,"score_spread":0.2033188746598952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2047363496","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55160105,0.00015199665,0.44507548,0.000068762994,0.0019346287,0.00034135472,0.00007902376,0.00010396195,0.00064371346],"genre_scores_gemma":[0.9991884,0.00005168183,0.0002591298,0.00003467802,0.00006575976,0.000058976457,0.0000075154308,0.00003246333,0.0003014017],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986521,0.00012735587,0.00041789436,0.00024151338,0.00033443852,0.00022670948],"domain_scores_gemma":[0.99929756,0.00006141832,0.0000642746,0.00032339405,0.000119013326,0.00013434424],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036891212,0.00021822617,0.00024590472,0.00015477894,0.00013956311,0.00008901108,0.0001252148,0.00018261372,0.000022102467],"category_scores_gemma":[0.0000062124595,0.00016733112,0.00006609634,0.00025313237,0.0002236584,0.00037358192,0.0000019601641,0.0003327621,0.000015939291],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00084551604,0.0017026482,0.0031125345,0.0012837881,0.0014416741,0.000017470818,0.03477478,0.52238744,0.3490633,0.037222344,0.00984458,0.038303893],"study_design_scores_gemma":[0.006122988,0.0007734718,0.019848706,0.00086205394,0.00029337045,0.00043506196,0.009452117,0.821841,0.13237387,0.00047256055,0.005931584,0.001593238],"about_ca_topic_score_codex":0.00004351559,"about_ca_topic_score_gemma":0.00006974399,"teacher_disagreement_score":0.44758734,"about_ca_system_score_codex":0.00011268804,"about_ca_system_score_gemma":0.000055109696,"threshold_uncertainty_score":0.6823565},"labels":[],"label_agreement":null},{"id":"W2048361649","doi":"10.1108/03321640410540674","title":"An improved fast method for computing capacitance","year":2004,"lang":"en","type":"article","venue":"COMPEL The International Journal for Computation and Mathematics in Electrical and Electronic Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Capacitance; Computer science; Software; Method of moments (probability theory); Electronic engineering; Computational science; Mathematics; Engineering; Physics","score_opus":0.008100498899445674,"score_gpt":0.27183516405954966,"score_spread":0.26373466516010396,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2048361649","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.092530385,0.0005124212,0.9061,0.0001914124,0.00032121706,0.00025738176,0.0000025096567,0.00007093279,0.000013790379],"genre_scores_gemma":[0.80102867,0.00015187358,0.19853298,0.000055582066,0.00017646702,0.000014441173,0.00000515486,0.000029385621,0.0000054538586],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906284,0.000008265762,0.00033150715,0.00012695961,0.0001368392,0.00033361587],"domain_scores_gemma":[0.9993867,0.0003327607,0.000060503084,0.000054555978,0.00010033816,0.00006509439],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005122058,0.00015492817,0.00018267718,0.00016200733,0.00010925021,0.00015096054,0.00021437622,0.000050746083,5.589755e-7],"category_scores_gemma":[0.000051694988,0.00012642317,0.00004739706,0.00012329854,0.0000140743705,0.0001656064,0.000011290228,0.00031024855,3.0379977e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027256356,0.000047301273,0.000005556555,0.000076080265,0.000092393464,0.0000012269353,0.0008742761,0.9104288,0.01633401,0.044407673,0.00002681683,0.027678575],"study_design_scores_gemma":[0.0011078303,0.00016553889,0.000035281846,0.000055048902,0.000013528836,0.00020749155,0.000052351887,0.96341383,0.0019257489,0.03257612,0.0002952538,0.00015196574],"about_ca_topic_score_codex":0.0000020678162,"about_ca_topic_score_gemma":0.0000051257775,"teacher_disagreement_score":0.7084983,"about_ca_system_score_codex":0.00023603033,"about_ca_system_score_gemma":0.000036678997,"threshold_uncertainty_score":0.5155387},"labels":[],"label_agreement":null},{"id":"W2048718388","doi":"10.1155/2009/145130","title":"Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs","year":2009,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Stratix; Field-programmable gate array; Computer science; Scheme (mathematics); Lookup table; Digital signal processing; Ranging; Embedded system; Parallel computing; Computer hardware; Mathematics","score_opus":0.013247669991348278,"score_gpt":0.27257223342416526,"score_spread":0.25932456343281696,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2048718388","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8900163,0.0002859634,0.107345626,0.00007774461,0.0014722139,0.00026921183,0.00000941454,0.00006890235,0.00045459924],"genre_scores_gemma":[0.9440783,0.000010072597,0.05532407,0.00008971155,0.0004409936,0.0000017378908,0.000004748021,0.000035239656,0.000015072658],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99749064,0.000037562946,0.0011444491,0.00021316124,0.0004697446,0.0006444313],"domain_scores_gemma":[0.99849385,0.0003600296,0.00043321453,0.0001332218,0.00046657934,0.00011312637],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014062027,0.00026175502,0.0004093835,0.00048611034,0.0001226545,0.0001367363,0.0005312391,0.000100076184,0.000067748195],"category_scores_gemma":[0.00026580814,0.00027368503,0.00021492611,0.00023412812,0.000016827466,0.00020817647,0.000025773075,0.00037816868,0.000003639952],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008866841,0.000108772125,0.0012407207,0.000028108809,0.00017276307,0.000061784354,0.0012401984,0.82155716,0.1577593,0.00006525975,0.00018650963,0.01749076],"study_design_scores_gemma":[0.0035490338,0.00007564344,0.0007646087,0.00043107514,0.00001952988,0.000103251194,0.00040305496,0.95986515,0.033666436,0.0000727922,0.00076717284,0.0002822191],"about_ca_topic_score_codex":0.000008123226,"about_ca_topic_score_gemma":0.0000048473635,"teacher_disagreement_score":0.13830802,"about_ca_system_score_codex":0.00042306678,"about_ca_system_score_gemma":0.00007604252,"threshold_uncertainty_score":0.9999715},"labels":[],"label_agreement":null},{"id":"W2049114603","doi":"10.1109/mm.2007.58","title":"Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors","year":2007,"lang":"en","type":"article","venue":"IEEE Micro","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":133,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"Natural Sciences and Engineering Research Council of Canada; National Science Foundation","keywords":"Reliability (semiconductor); Microprocessor; Computer science; Reliability engineering; Power (physics); Embedded system; Battery (electricity); Power optimization; Power consumption; Engineering","score_opus":0.008786116772330798,"score_gpt":0.20723345143195407,"score_spread":0.19844733465962328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2049114603","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9877419,0.000947511,0.0091437055,0.000019112575,0.00045598732,0.00017333828,0.000005330498,0.00019253753,0.0013206053],"genre_scores_gemma":[0.9959753,0.000091318514,0.0037164253,0.000050673352,0.000046312893,0.0000069262705,0.0000015817325,0.000051015446,0.000060414113],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987793,0.000012813647,0.00035323176,0.0002764069,0.00010926862,0.00046896492],"domain_scores_gemma":[0.9995397,0.00003987029,0.000022546235,0.000279518,0.000032714153,0.000085691296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00052228564,0.0002088602,0.00021729367,0.00018854669,0.000045785662,0.00003543053,0.00017379792,0.00013737314,0.000027826725],"category_scores_gemma":[0.000008251583,0.00020687995,0.000038589864,0.0002909303,0.00005191816,0.00024377613,0.000023827108,0.00024956765,0.000047121102],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029339426,0.000041656884,0.0059572374,0.00011659953,0.000008851595,0.0000135863565,0.0016359878,0.03374153,0.95648044,9.38905e-7,0.00017911168,0.0017947392],"study_design_scores_gemma":[0.0010546612,0.00006827819,0.00663824,0.000116203184,0.00001276336,0.000027102595,0.00023512667,0.084571846,0.9048386,0.0000832272,0.0016318548,0.00072207325],"about_ca_topic_score_codex":0.00003924725,"about_ca_topic_score_gemma":0.0000308655,"teacher_disagreement_score":0.0516418,"about_ca_system_score_codex":0.00011564501,"about_ca_system_score_gemma":0.000013759266,"threshold_uncertainty_score":0.843632},"labels":[],"label_agreement":null},{"id":"W2051302843","doi":"10.1109/icecs.2011.6122371","title":"Cell stack length using an enhanced logical effort model for a library-free paradigm","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"CMC Microsystems","keywords":"Stack (abstract data type); Computer science; Realization (probability); Logic gate; Limit (mathematics); Simple (philosophy); Logic synthesis; Standard cell; Computer architecture; Parallel computing; Theoretical computer science; Algorithm; Computer engineering; Programming language; Mathematics; Integrated circuit","score_opus":0.055833999524712845,"score_gpt":0.22413335021871825,"score_spread":0.1682993506940054,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2051302843","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45785514,0.000058925918,0.52593446,0.0000050685294,0.00015611295,0.00036053098,0.0000163979,0.00073109707,0.014882301],"genre_scores_gemma":[0.837792,0.00003298292,0.16122542,0.000076246106,0.00008335055,0.000046644134,0.000014203918,0.00009330241,0.0006358573],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986997,0.000009122116,0.00030215445,0.00030130477,0.00014788126,0.00053978467],"domain_scores_gemma":[0.9991281,0.000023804385,0.00003150997,0.00061388186,0.000015804317,0.000186871],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009344089,0.00027569028,0.00026320186,0.000098122735,0.00007153109,0.00005094379,0.000474952,0.00016477381,0.00027994503],"category_scores_gemma":[0.0000040097107,0.0002374324,0.000086957814,0.00013902695,0.000035109962,0.001287809,0.00006452673,0.0001473321,0.00004701654],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000514781,0.0010908316,0.0010940218,0.00089045597,0.00022343539,0.000030987205,0.009334272,0.8260484,0.11014316,0.026283583,0.021068081,0.0032779903],"study_design_scores_gemma":[0.00069078483,0.0001392767,0.00009017743,0.000010077246,0.000020551053,0.000001950195,0.000026225987,0.8625191,0.13306417,0.0028194345,0.00026759782,0.00035064982],"about_ca_topic_score_codex":0.000007027679,"about_ca_topic_score_gemma":0.0000043575415,"teacher_disagreement_score":0.37993684,"about_ca_system_score_codex":0.000040714338,"about_ca_system_score_gemma":0.0000407036,"threshold_uncertainty_score":0.9682212},"labels":[],"label_agreement":null},{"id":"W2051363901","doi":"10.1109/socc.2012.6398382","title":"A read-assist write-back voltage sense amplifier for low voltage-operated SRAMs","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Sense amplifier; Robustness (evolution); CMOS; Voltage; Sense (electronics); Computer science; Electronic engineering; Random access memory; Low voltage; Reliability (semiconductor); Monte Carlo method; Electrical engineering; Engineering; Computer hardware; Power (physics); Physics","score_opus":0.015078676320003094,"score_gpt":0.22148309013144377,"score_spread":0.20640441381144067,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2051363901","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54703,0.00058033457,0.4064043,0.000083350125,0.0030797415,0.0016749769,0.00011962325,0.0021365862,0.038891144],"genre_scores_gemma":[0.9751667,0.000033649543,0.004949155,0.00035412377,0.000596917,0.00013627781,0.00010176934,0.0001809431,0.018480463],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99787945,0.000019254758,0.0004665672,0.00031694115,0.0002463471,0.0010714472],"domain_scores_gemma":[0.9987439,0.00012916156,0.000043373628,0.00062495226,0.00012414691,0.00033447635],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0004045897,0.0004326741,0.00039722456,0.00015755744,0.00013350103,0.00013529958,0.00021086175,0.00026007084,0.0015315376],"category_scores_gemma":[0.00004567196,0.00038102784,0.00013825277,0.00040995856,0.00006112693,0.0007646497,0.000045793175,0.00026541873,0.0030668527],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031222036,0.00075638463,0.015685529,0.0018239713,0.0007880986,0.00005308504,0.0033189547,0.011222477,0.4502524,0.0068621007,0.48575816,0.02316662],"study_design_scores_gemma":[0.0051247245,0.00033283356,0.008254772,0.0002457671,0.00019660949,0.00011157691,0.0005587047,0.19078705,0.22767386,0.00014824423,0.563412,0.0031538608],"about_ca_topic_score_codex":0.000036108562,"about_ca_topic_score_gemma":0.000019106716,"teacher_disagreement_score":0.42813674,"about_ca_system_score_codex":0.0001650447,"about_ca_system_score_gemma":0.000029459858,"threshold_uncertainty_score":0.99986416},"labels":[],"label_agreement":null},{"id":"W2052998431","doi":"10.1109/ised.2012.10","title":"Improved Design of High-Radix Signed-Digit Adders","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; Carry-save adder; Computer science; Arithmetic; Serial binary adder; Numerical digit; Carry (investment); Latency (audio); Parallel computing; Propagation delay; Computer hardware; Mathematics; Telecommunications; Computer network","score_opus":0.011254948355166466,"score_gpt":0.18688440117669336,"score_spread":0.1756294528215269,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2052998431","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21043609,0.0007021656,0.7698028,0.000047086698,0.0017321523,0.00074270496,0.000013098443,0.0015995388,0.014924371],"genre_scores_gemma":[0.9783357,0.000034521006,0.020685563,0.00004209385,0.00015561013,0.00003050451,0.000005423636,0.00006793611,0.00064265466],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99878037,0.000022449061,0.000315701,0.00013736503,0.0001821896,0.00056194153],"domain_scores_gemma":[0.99928385,0.00010099305,0.000040097664,0.00037054837,0.000037628288,0.0001668669],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020828914,0.00022910949,0.00026724837,0.00014108527,0.000031768832,0.00002048423,0.00023079128,0.00012291202,0.0006531042],"category_scores_gemma":[0.000019810223,0.00020383138,0.000059192906,0.00025889504,0.000047065703,0.0006608637,0.000026791624,0.00012562891,0.00027773602],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001235212,0.000349852,0.0019072575,0.00052063906,0.00064959645,0.000006498053,0.0024141814,0.11849121,0.7286426,0.007198435,0.1076098,0.03208643],"study_design_scores_gemma":[0.0012620047,0.00024285079,0.0009631391,0.000036207126,0.000071152,0.000010322652,0.00014927368,0.09121822,0.9016951,0.00022953883,0.0033046778,0.00081755035],"about_ca_topic_score_codex":0.000037825885,"about_ca_topic_score_gemma":0.0000015869684,"teacher_disagreement_score":0.76789963,"about_ca_system_score_codex":0.00006561619,"about_ca_system_score_gemma":0.000023658598,"threshold_uncertainty_score":0.83120024},"labels":[],"label_agreement":null},{"id":"W2053399310","doi":"10.1109/socc.2014.6948970","title":"A body-bias based current sense amplifier for high-speed low-power embedded SRAMs","year":2014,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Sense amplifier; Current sense amplifier; CMOS; Static random-access memory; Amplifier; Computer science; Transistor; Electronic engineering; Low-power electronics; Electrical engineering; Input offset voltage; Voltage; Offset (computer science); Engineering; Power (physics); Operational amplifier; Power consumption","score_opus":0.014877238658390739,"score_gpt":0.22629140518694,"score_spread":0.21141416652854925,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2053399310","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5062264,0.0001151288,0.47969836,0.00013498236,0.003772289,0.0011510389,0.000043579057,0.0018673129,0.0069908607],"genre_scores_gemma":[0.9911684,0.000010321492,0.007174256,0.00030230443,0.00034279548,0.000102948965,0.000067605884,0.0001539142,0.0006774638],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99779886,0.00004819953,0.00051775505,0.0004574793,0.00036790725,0.0008097875],"domain_scores_gemma":[0.99846125,0.00028402338,0.0000655163,0.00079003786,0.00014242051,0.00025674267],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00048346183,0.0004707408,0.00046387562,0.00021608616,0.00010899457,0.00012398326,0.00026506683,0.00018744935,0.00063941104],"category_scores_gemma":[0.000102602906,0.00041586423,0.00018586713,0.00029566468,0.000055805685,0.00027437194,0.000037565933,0.0002753334,0.00082108635],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00082971895,0.001408602,0.0015259507,0.003258346,0.0007606266,0.00004530639,0.002581259,0.20215465,0.20175186,0.03858079,0.4916766,0.055426296],"study_design_scores_gemma":[0.0041408045,0.00029536255,0.0009779928,0.00014992132,0.00007853389,0.000006758446,0.000040345963,0.7559144,0.12232536,0.0005613275,0.11422088,0.0012883274],"about_ca_topic_score_codex":0.000010742447,"about_ca_topic_score_gemma":0.0000071867007,"teacher_disagreement_score":0.55375975,"about_ca_system_score_codex":0.00012514346,"about_ca_system_score_gemma":0.00004333809,"threshold_uncertainty_score":0.9999569},"labels":[],"label_agreement":null},{"id":"W2053448087","doi":"10.1109/rme.2009.5201375","title":"Cross-coupled bit-line biasing for 22-nm SRAM","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static random-access memory; Biasing; Monte Carlo method; CMOS; Electronic engineering; Line (geometry); Random access memory; Computer science; Voltage; Electrical engineering; Engineering; Computer hardware; Mathematics; Statistics","score_opus":0.01634166263087703,"score_gpt":0.26725976101016097,"score_spread":0.2509180983792839,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2053448087","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8155509,0.00025359142,0.17230523,0.0001632802,0.0009055127,0.0004951858,0.000010177585,0.001648004,0.0086680725],"genre_scores_gemma":[0.98113114,0.00002486809,0.015672266,0.0003015796,0.00036431683,0.000023291148,0.000015409021,0.000056860725,0.0024102859],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987667,0.0000042579504,0.00032521103,0.00022859292,0.0001690691,0.00050617213],"domain_scores_gemma":[0.9993961,0.00006659208,0.000026692887,0.0003358248,0.00007249393,0.00010228162],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020819016,0.0002354665,0.00022934785,0.00014928488,0.000103900136,0.00013228538,0.0002171657,0.00012724426,0.00031456177],"category_scores_gemma":[0.000039396193,0.00021341263,0.00009711208,0.0002852443,0.000027778264,0.00040613872,0.000013072064,0.00013505894,0.00019103182],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020261774,0.00032297202,0.0034127599,0.00054115185,0.00020602325,0.00003350175,0.0007259084,0.561341,0.29044864,0.0051533664,0.030760987,0.106851056],"study_design_scores_gemma":[0.0014639756,0.00022145074,0.005587348,0.000036119156,0.000023489603,0.0000101404075,0.000012911286,0.8878368,0.09110081,0.00046142814,0.012744576,0.0005009101],"about_ca_topic_score_codex":0.00000881305,"about_ca_topic_score_gemma":0.0000041719923,"teacher_disagreement_score":0.32649583,"about_ca_system_score_codex":0.00008140855,"about_ca_system_score_gemma":0.000019338313,"threshold_uncertainty_score":0.87027144},"labels":[],"label_agreement":null},{"id":"W2053857784","doi":"10.1109/fpl.2014.6927433","title":"High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs","year":2014,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Power gating; Field-programmable gate array; Computer science; Benchmark (surveying); Clock gating; Dynamic demand; Exploit; Embedded system; Gating; Power (physics); Computer hardware; Computer architecture; Engineering; Transistor; Electrical engineering; Voltage","score_opus":0.05830476236855353,"score_gpt":0.2626216077700042,"score_spread":0.20431684540145068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2053857784","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022226883,0.00004936576,0.97378963,0.00022930297,0.0009776606,0.00061753835,0.00002388605,0.001276237,0.000809507],"genre_scores_gemma":[0.5796626,0.000005928365,0.41963655,0.00015234406,0.0000373993,0.00014313235,0.00001152065,0.0000961546,0.00025435092],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980104,0.0002698785,0.0004417176,0.00038980777,0.00018989576,0.00069829146],"domain_scores_gemma":[0.99622124,0.002899527,0.000059773214,0.00057774584,0.000095163865,0.00014657117],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001518141,0.00038946499,0.0005450716,0.00030041565,0.00010223097,0.000043797943,0.0004218431,0.0002812956,0.0003952768],"category_scores_gemma":[0.0004367504,0.00035150658,0.00012918202,0.00028286857,0.000066407614,0.00017468556,0.000022316386,0.00018431753,0.0003123314],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027171161,0.00010423751,0.00005530103,0.0003236651,0.0003222466,0.000006863372,0.0001619465,0.7709853,0.17284548,0.007323601,0.01702298,0.030576648],"study_design_scores_gemma":[0.00090498204,0.00021896568,0.00037880233,0.00003082173,0.000066961096,0.0000050860913,0.000015014543,0.6784888,0.31451085,0.0009562628,0.003906661,0.00051683094],"about_ca_topic_score_codex":0.000023012011,"about_ca_topic_score_gemma":0.000019841931,"teacher_disagreement_score":0.55743575,"about_ca_system_score_codex":0.00015250639,"about_ca_system_score_gemma":0.00005038731,"threshold_uncertainty_score":0.99989367},"labels":[],"label_agreement":null},{"id":"W2054456748","doi":"10.1145/1013235.1013298","title":"A CPL-based dual supply 32-bit ALU for sub 180nm CMOS technologies","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Intel Corporation","keywords":"CMOS; Computer science; Standby power; Pass transistor logic; Transistor; Logic gate; Power (physics); Domino logic; Electronic engineering; 32-bit; Low-power electronics; Reduction (mathematics); Leakage power; Embedded system; Computer hardware; Electrical engineering; Logic synthesis; Logic family; Engineering; Voltage; Power consumption; Physics","score_opus":0.00759361407982368,"score_gpt":0.19289367890814424,"score_spread":0.18530006482832057,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2054456748","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.64424247,0.00082336075,0.33030406,0.0028669022,0.0011869626,0.0019711277,0.00012631153,0.013226447,0.0052523394],"genre_scores_gemma":[0.97465825,0.000031746098,0.024544358,0.00014365769,0.000065248656,0.00027171307,0.000030593776,0.000076858094,0.0001775593],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987221,0.000004429962,0.00026616087,0.00025984333,0.00019103456,0.0005564435],"domain_scores_gemma":[0.9993684,0.00006830412,0.000024894298,0.00043140512,0.00005163819,0.000055331442],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012818706,0.00027223054,0.00024559363,0.00022263754,0.00008356551,0.000057143054,0.00027422362,0.00021589384,0.000063533014],"category_scores_gemma":[0.00004498402,0.00024293124,0.00009604702,0.00032623668,0.00007545488,0.0002384748,0.000032198124,0.00018592665,0.00028858794],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020837439,0.00042289763,0.0022721707,0.0011306771,0.00040635493,0.0001404541,0.0007316783,0.4680909,0.30756268,0.026141234,0.15651697,0.036375627],"study_design_scores_gemma":[0.0026952696,0.00029999626,0.00031887263,0.0000673991,0.000035671128,0.000014739683,0.00019707618,0.029391391,0.93448496,0.0016783798,0.030141579,0.0006746493],"about_ca_topic_score_codex":0.000018829463,"about_ca_topic_score_gemma":0.000027841434,"teacher_disagreement_score":0.6269223,"about_ca_system_score_codex":0.00017296305,"about_ca_system_score_gemma":0.0000641287,"threshold_uncertainty_score":0.9906449},"labels":[],"label_agreement":null},{"id":"W2055383786","doi":"10.5555/2133429.2133598","title":"Power grid correction using sensitivity analysis","year":2010,"lang":"en","type":"article","venue":"TSpace","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage drop; Grid; Voltage; Computer science; Drop (telecommunication); Maximum power principle; Sensitivity (control systems); Threshold voltage; Power (physics); Power network design; Electrical engineering; Control theory (sociology); Electronic engineering; Engineering; Mathematics; Physics","score_opus":0.00821545583141699,"score_gpt":0.26357398604315285,"score_spread":0.2553585302117359,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2055383786","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95277756,0.000015103982,0.037495714,0.000023971206,0.0038208496,0.00006622273,0.000001848758,0.0004261151,0.00537261],"genre_scores_gemma":[0.9974,0.0000042573397,0.0019058798,0.00001830991,0.0001957213,0.000001954453,0.000004608179,0.000028807694,0.0004404484],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99933565,0.000020832382,0.00010564569,0.00015558659,0.00014428447,0.00023802511],"domain_scores_gemma":[0.99950856,0.000042622203,0.00002520659,0.00031009756,0.00004165723,0.00007185621],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022636693,0.00013731117,0.00017762724,0.00021829194,0.00006944139,0.000038670623,0.00005322599,0.000099207944,0.0003347804],"category_scores_gemma":[0.000025143256,0.00014110775,0.00008419861,0.0007259571,0.000026255504,0.00017638555,0.000017082175,0.00030264066,0.00013729124],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010258948,0.000027701686,0.012128094,0.000015467203,0.00036171125,0.00002782685,0.0017216415,0.28977716,0.6897124,0.00002941961,0.005188783,0.0009995211],"study_design_scores_gemma":[0.00014119054,0.0000139595095,0.024517993,0.0000062535432,0.00018783889,0.000030071416,0.00015660292,0.8857275,0.08410744,0.0000031846437,0.0048042745,0.0003036798],"about_ca_topic_score_codex":0.00015160753,"about_ca_topic_score_gemma":0.00022633003,"teacher_disagreement_score":0.60560495,"about_ca_system_score_codex":0.000059080918,"about_ca_system_score_gemma":0.000012871176,"threshold_uncertainty_score":0.57542074},"labels":[],"label_agreement":null},{"id":"W2055422397","doi":"10.4006/1.3025533","title":"Hamilton Formulation for the Analysis of RLC Circuits","year":2002,"lang":"en","type":"article","venue":"Physics Essays","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"RLC circuit; Physics; Electronic circuit; Quantum mechanics; Capacitor; Voltage","score_opus":0.029578941724292335,"score_gpt":0.22000416617488952,"score_spread":0.19042522445059717,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2055422397","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1542896,0.00064343144,0.8179088,0.00004255304,0.0004935038,0.0006175954,0.00007531189,0.0002967316,0.025632447],"genre_scores_gemma":[0.99947226,0.00007865924,0.000167226,0.000014708636,0.000110500296,0.000043732784,0.000020062838,0.000025115383,0.000067720604],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99939024,0.000006346869,0.00017627087,0.00009964935,0.00015331192,0.00017416867],"domain_scores_gemma":[0.999425,0.00014833736,0.000046713456,0.00030108914,0.000056939338,0.000021945085],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000095856136,0.00010765317,0.00018705578,0.00008130058,0.00006377893,0.000017115637,0.00015458612,0.00003734017,0.000033248984],"category_scores_gemma":[0.000006737387,0.00008601056,0.00014396607,0.00070862443,0.0000134848315,0.00019922879,0.000007773331,0.000062469684,0.000018660216],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000027361455,0.000052571053,0.00083031197,0.00010694455,0.0011290781,2.1618557e-7,0.0023536272,0.9043733,0.009127382,0.029324919,0.001826612,0.050872333],"study_design_scores_gemma":[0.00018550684,0.000012700558,0.0011050681,0.000006299569,0.00046262098,9.1662564e-8,0.000013688582,0.9881878,0.0072101927,0.002244175,0.00046017606,0.00011171801],"about_ca_topic_score_codex":0.0000050141316,"about_ca_topic_score_gemma":0.0000039793176,"teacher_disagreement_score":0.84518266,"about_ca_system_score_codex":0.000034872945,"about_ca_system_score_gemma":0.0000023639782,"threshold_uncertainty_score":0.35074088},"labels":[],"label_agreement":null},{"id":"W2057634729","doi":"","title":"An Approach for Reducing Dynamic Power Consumption in Synchronous Sequential Digital Designs","year":2014,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Retiming; Dynamic voltage scaling; Computer science; Benchmark (surveying); Scaling; Sequential logic; Dynamic demand; Combinational logic; Power (physics); Voltage; Parallel computing; Algorithm; Logic gate; Mathematics; Engineering","score_opus":0.014719764532627544,"score_gpt":0.23640138819996787,"score_spread":0.22168162366734032,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2057634729","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45021445,0.000021362102,0.546791,0.000002571824,0.00017737955,0.00027477765,0.000006071687,0.00030401495,0.0022083612],"genre_scores_gemma":[0.976947,0.000005620959,0.022673603,0.00001278446,0.00005186101,0.00007554773,0.00008645225,0.00006311026,0.00008400913],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989259,0.000020391833,0.00026574513,0.0002754465,0.000118340016,0.00039416933],"domain_scores_gemma":[0.9995319,0.000044344022,0.000024329309,0.0002939221,0.00002058528,0.000084884115],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024839514,0.00019561233,0.00019414778,0.00017832925,0.000047774327,0.00013055628,0.00017288262,0.000118992044,0.000051331463],"category_scores_gemma":[0.000015351075,0.00019486908,0.00004721037,0.00011116595,0.00003696678,0.0007612862,0.000013419223,0.00012609543,0.00005405186],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008796613,0.000303033,0.0047766063,0.0004875622,0.00008678682,0.000004365909,0.0013743392,0.8222059,0.1394673,0.0014232275,0.0005724869,0.029210458],"study_design_scores_gemma":[0.0006678189,0.00013042534,0.002112191,0.000020326612,0.00000929031,0.000012138889,0.00005179442,0.992757,0.0037685044,0.000062768886,0.00009348952,0.0003142507],"about_ca_topic_score_codex":0.00000839495,"about_ca_topic_score_gemma":0.000004968638,"teacher_disagreement_score":0.52673256,"about_ca_system_score_codex":0.00021017173,"about_ca_system_score_gemma":0.000017031216,"threshold_uncertainty_score":0.79465306},"labels":[],"label_agreement":null},{"id":"W2058686619","doi":"10.1145/1046192.1046194","title":"Using bus-based connections to improve field-programmable gate array density for implementing datapath circuits","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Field-programmable gate array; Routing (electronic design automation); Computer science; Embedded system; Computer architecture; Gate array; Electronic circuit; Computer hardware; Parallel computing; Engineering; Electrical engineering","score_opus":0.034757788604689185,"score_gpt":0.27674654362896783,"score_spread":0.24198875502427863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2058686619","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32603893,0.000019488672,0.6712399,0.00012040012,0.00043087674,0.0006879956,0.000027352698,0.0005144021,0.0009206589],"genre_scores_gemma":[0.9102457,0.000002285558,0.08869167,0.00039570755,0.00032036137,0.00010381644,0.00002754834,0.000056765588,0.00015615107],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984573,0.0000107438655,0.00033029245,0.00031539975,0.0001439204,0.0007423326],"domain_scores_gemma":[0.9991963,0.00010253054,0.000039948118,0.00040658627,0.00009980065,0.00015484565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034033752,0.00022369366,0.00021477808,0.00015114956,0.0002702109,0.00012124007,0.0001905548,0.000080797385,0.0001577036],"category_scores_gemma":[0.00004852453,0.00023283836,0.00008026184,0.00028781287,0.000009757964,0.000389723,0.000033689535,0.00013263075,0.00006302746],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024742772,0.00007801676,0.0013035388,0.0002526101,0.00013691864,0.0000031626957,0.00038850238,0.16532013,0.7590705,0.000449554,0.00572338,0.06724895],"study_design_scores_gemma":[0.0007229986,0.00009849916,0.00005939375,0.000025871537,0.00004424249,0.0000038146811,0.00008508462,0.36057797,0.6045675,0.000025626316,0.03341871,0.00037028771],"about_ca_topic_score_codex":0.00010585061,"about_ca_topic_score_gemma":0.00045132166,"teacher_disagreement_score":0.58420676,"about_ca_system_score_codex":0.00016630015,"about_ca_system_score_gemma":0.000047152073,"threshold_uncertainty_score":0.94948727},"labels":[],"label_agreement":null},{"id":"W2059270112","doi":"10.1145/1233501.1233528","title":"Handling inductance in early power grid verification","year":2006,"lang":"en","type":"article","venue":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Inductance; Computer science; Power (physics); Power grid; Grid; Electrical engineering; Physics; Engineering; Voltage; Mathematics","score_opus":0.02661467785800129,"score_gpt":0.2465453412879812,"score_spread":0.2199306634299799,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2059270112","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6478981,0.00034563334,0.020705035,0.001472301,0.005047454,0.0033469861,0.00021461042,0.0028797032,0.31809017],"genre_scores_gemma":[0.9833181,0.00023525719,0.01568369,0.000095718446,0.00028008537,0.00014986793,0.00006279707,0.00010985852,0.0000646466],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.9948528,0.0001408763,0.0019050417,0.0009950725,0.0013365597,0.00076968636],"domain_scores_gemma":[0.9968116,0.0007421357,0.0005081536,0.0013410355,0.0003990278,0.00019803361],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00078425015,0.0007771481,0.0010684145,0.00075353915,0.000095061456,0.00011345559,0.0024499358,0.00068870804,0.00014382432],"category_scores_gemma":[0.00027868868,0.0007681219,0.00033790153,0.0008709795,0.0005022059,0.00053323014,0.00020937945,0.001171411,0.000058591217],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031999618,0.0007153077,0.002356502,0.00008324028,0.00007971646,0.000043794666,0.000052095056,0.021306472,0.9514338,0.021415025,0.0009717309,0.0012223484],"study_design_scores_gemma":[0.0067912145,0.0043910937,0.53471744,0.004731227,0.00015666932,0.00015365874,0.00008203254,0.008406536,0.42564923,0.006468509,0.004180459,0.004271945],"about_ca_topic_score_codex":0.00009894372,"about_ca_topic_score_gemma":0.000050596154,"teacher_disagreement_score":0.5323609,"about_ca_system_score_codex":0.00063663715,"about_ca_system_score_gemma":0.00017202747,"threshold_uncertainty_score":0.99947697},"labels":[],"label_agreement":null},{"id":"W2060264247","doi":"10.1109/iscas.2010.5537773","title":"Scaling analysis of yield optimization considering supply and threshold voltage variations","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Robustness (evolution); Parametric statistics; Scaling; CMOS; Yield (engineering); Computer science; Integrated circuit; Topology (electrical circuits); Electrical engineering; Mathematics; Engineering; Physics; Statistics; Chemistry","score_opus":0.008698849107139063,"score_gpt":0.1987233738564796,"score_spread":0.19002452474934053,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2060264247","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4328084,0.00003134712,0.5630734,0.000020449968,0.00017410038,0.00008119408,0.000008293338,0.00017148782,0.0036313138],"genre_scores_gemma":[0.9656923,0.000037086676,0.034145318,0.000019144107,0.00002494322,0.000006128161,0.00001254757,0.000016843775,0.000045681165],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994032,0.0000024383824,0.0002308409,0.00012043893,0.000104149534,0.000138934],"domain_scores_gemma":[0.99954927,0.000116034105,0.00002937467,0.00020886115,0.000045235873,0.000051252686],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014024028,0.0001002483,0.00018739079,0.00034473158,0.000048329963,0.000039407605,0.00006820298,0.00008288017,0.00057565706],"category_scores_gemma":[0.00004775439,0.00009828143,0.000042750926,0.0005717213,0.000029755118,0.00024336294,0.000021711056,0.00013235096,0.0000033697468],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011788105,0.0000075449643,0.013780742,0.000018635232,0.00022748891,6.8525327e-7,0.00022259245,0.9060108,0.07758613,0.0017311584,0.00008483123,0.00032819872],"study_design_scores_gemma":[0.00010154719,0.0000057118696,0.005232156,0.0000073418482,0.00023540316,0.0000012714585,0.00003045589,0.9688567,0.025329737,0.000029495744,0.00005200325,0.00011821243],"about_ca_topic_score_codex":0.000040958388,"about_ca_topic_score_gemma":0.000115422,"teacher_disagreement_score":0.53288394,"about_ca_system_score_codex":0.000009336224,"about_ca_system_score_gemma":0.000009574796,"threshold_uncertainty_score":0.6303041},"labels":[],"label_agreement":null},{"id":"W2061981411","doi":"10.1109/cjece.2007.4407669","title":"Activity-sensitive clock design for low power consumption","year":2007,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Clock gating; Digital clock manager; Clock domain crossing; Clock network; CPU multiplier; Power consumption; Computer science; Very-large-scale integration; Clock signal; Synchronous circuit; Power (physics); Clock rate; Electronic engineering; Clock skew; Computer hardware; Embedded system; Engineering; Physics; CMOS","score_opus":0.007942475124644318,"score_gpt":0.1801865899538065,"score_spread":0.17224411482916216,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2061981411","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31749138,0.0004231314,0.68147427,0.000014131175,0.0004581949,0.00009462467,0.0000015704228,0.000028527427,0.0000141886185],"genre_scores_gemma":[0.9855886,0.00002795055,0.014011198,0.000040146,0.0002930766,0.0000016290793,5.200069e-7,0.000030267387,0.0000065891004],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990997,0.000009067442,0.0002381689,0.000097714415,0.000091259855,0.0004641124],"domain_scores_gemma":[0.99906474,0.0002605011,0.00003852675,0.00006500817,0.000088985755,0.00048223205],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030692044,0.00016136096,0.00022543856,0.0004149029,0.000055935026,0.00005490125,0.000093810166,0.00009479933,0.0000042304036],"category_scores_gemma":[0.000025807865,0.00016010852,0.00006389532,0.00019207342,0.000017075694,0.00018492616,0.0000040620585,0.0002814573,0.0000028757713],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020364343,0.00004747373,0.0016959271,0.0002891508,0.0005838375,0.000827557,0.0010600685,0.8316288,0.034534972,0.0024539088,0.0076051014,0.11906956],"study_design_scores_gemma":[0.0008113897,0.0005170204,0.017537186,0.00011310293,0.00003407725,0.0005375188,0.0000031550294,0.9482187,0.028121253,0.000036186128,0.0036643883,0.0004060107],"about_ca_topic_score_codex":0.000015812977,"about_ca_topic_score_gemma":0.000029583956,"teacher_disagreement_score":0.66809726,"about_ca_system_score_codex":0.0001928255,"about_ca_system_score_gemma":0.00008748756,"threshold_uncertainty_score":0.6529036},"labels":[],"label_agreement":null},{"id":"W2062406289","doi":"10.1109/cjece.2003.1426068","title":"Low-power single-bit full adder cells","year":2003,"lang":"en","type":"article","venue":"Canadian Journal of Electrical and Computer Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; University of Calgary","keywords":"Adder; CMOS; Serial binary adder; Computer science; Electronic engineering; Carry-save adder; Logic gate; Power (physics); Arithmetic; Computer hardware; Electrical engineering; Engineering; Mathematics; Physics","score_opus":0.003610014033525821,"score_gpt":0.13432481533774673,"score_spread":0.13071480130422092,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2062406289","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5464693,0.005330059,0.4431225,0.00006197757,0.0030758628,0.00014745473,0.000004073718,0.00012616979,0.0016625955],"genre_scores_gemma":[0.99539906,0.000038973492,0.004181822,0.000077041535,0.00023581162,0.0000013237801,4.1375498e-7,0.000044380075,0.000021192383],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988502,0.000014179409,0.00033677722,0.00012077448,0.0001336373,0.00054441055],"domain_scores_gemma":[0.99901336,0.00006148238,0.000036731082,0.00011534797,0.00006914328,0.00070395874],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001254076,0.00021786104,0.00027142387,0.00041973352,0.00005660023,0.00010172074,0.00016844418,0.00010313927,0.00006713243],"category_scores_gemma":[0.000019356603,0.00021051745,0.00007955576,0.00037983354,0.000018864199,0.0002054545,0.000005368885,0.00043648196,0.000014201209],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025411666,0.000104908286,0.0007335369,0.0003071008,0.00061448023,0.001867696,0.0011814935,0.8663492,0.058794487,0.004860044,0.031401515,0.03376009],"study_design_scores_gemma":[0.0022428543,0.0016476471,0.001749779,0.00050558604,0.00010870721,0.0037491445,0.000020156856,0.61716753,0.10434276,0.00015190819,0.2663846,0.0019293544],"about_ca_topic_score_codex":0.000010302677,"about_ca_topic_score_gemma":0.000029426117,"teacher_disagreement_score":0.44892976,"about_ca_system_score_codex":0.00016205866,"about_ca_system_score_gemma":0.00010220829,"threshold_uncertainty_score":0.85846525},"labels":[],"label_agreement":null},{"id":"W2064187704","doi":"10.1109/tvlsi.2011.2160001","title":"Exploiting Process Variability in Voltage/Frequency Control","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":42,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Frequency scaling; Chip; Throughput; Computer science; Voltage; Multi-core processor; Multiprocessing; Power (physics); Dram; Dynamic demand; Embedded system; Electronic engineering; Parallel computing; Electrical engineering; Computer hardware; Engineering; Telecommunications; Physics","score_opus":0.014272997256907225,"score_gpt":0.2107434303360679,"score_spread":0.19647043307916068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2064187704","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1922471,0.00005666681,0.7992783,0.0000080182335,0.0027973766,0.00089207536,0.0001101025,0.0006696059,0.003940748],"genre_scores_gemma":[0.99840486,0.000022120821,0.00035401224,0.000031266976,0.00012440023,0.00080221536,0.000011059081,0.00008511052,0.00016498256],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99725974,0.0002328808,0.0009741512,0.0004957938,0.00042479337,0.00061264564],"domain_scores_gemma":[0.9988054,0.00016580109,0.00011221135,0.000554027,0.00020812731,0.0001544546],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012777038,0.0004311122,0.0005092555,0.00045919023,0.00019127296,0.00009428392,0.00031299726,0.00031644836,0.00024815413],"category_scores_gemma":[0.00002683354,0.00041421148,0.0001536727,0.000706408,0.000056707275,0.0012225525,8.485846e-7,0.0007186192,0.00023229617],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009999309,0.0054291105,0.017621057,0.0043854183,0.0010535073,0.00018821396,0.073156685,0.6901758,0.16162574,0.0030797983,0.0011491254,0.041135624],"study_design_scores_gemma":[0.0029353343,0.00026470513,0.0013278261,0.0008744012,0.000105229985,0.000046427987,0.003724765,0.8820319,0.10701085,0.00033501745,0.00018157624,0.0011619247],"about_ca_topic_score_codex":0.00024086286,"about_ca_topic_score_gemma":0.00043944496,"teacher_disagreement_score":0.80615777,"about_ca_system_score_codex":0.00047207868,"about_ca_system_score_gemma":0.00007650176,"threshold_uncertainty_score":0.99983096},"labels":[],"label_agreement":null},{"id":"W2064955342","doi":"10.1109/newcas.2009.5290499","title":"Asynchronous component implementation methodology for GALS design in FPGAs","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure","funders":"","keywords":"Arbiter; Asynchronous communication; Computer science; Field-programmable gate array; Component (thermodynamics); Computer architecture; Embedded system; Lookup table; Table (database); Parallel computing; Computer network; Operating system","score_opus":0.07231119832183139,"score_gpt":0.3330001213616312,"score_spread":0.26068892303979985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2064955342","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08904917,0.00011812443,0.90855783,0.00014882359,0.0003223202,0.00074152724,0.000003050352,0.0002545914,0.00080456503],"genre_scores_gemma":[0.7045994,0.00003099617,0.29501417,0.00015466433,0.00007058846,0.00007756867,0.000015397034,0.000019136512,0.000018085771],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989718,0.00008791872,0.0003227078,0.0001630368,0.00008798117,0.00036655116],"domain_scores_gemma":[0.9994986,0.00025135538,0.000026230779,0.00015493298,0.000021576328,0.00004730883],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00074664777,0.00014984825,0.00022528681,0.0001830552,0.00003136068,0.00001923074,0.00012152656,0.00007216331,0.0002157201],"category_scores_gemma":[0.000015128531,0.00014570037,0.000039513972,0.00014848137,0.000010372197,0.0001734786,0.000006835922,0.000077065546,0.00004427608],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014126851,0.00013382395,0.0008368088,0.000107315915,0.00009224094,0.000015202838,0.0019502192,0.41411924,0.3671376,0.011257052,0.026312282,0.17789692],"study_design_scores_gemma":[0.004050901,0.0009886357,0.025072314,0.000027309345,0.000042142477,0.00002276462,0.0003870174,0.2494265,0.707817,0.0072353217,0.004159014,0.00077105034],"about_ca_topic_score_codex":0.000022576052,"about_ca_topic_score_gemma":0.000032195592,"teacher_disagreement_score":0.6155502,"about_ca_system_score_codex":0.00016662736,"about_ca_system_score_gemma":0.000020276579,"threshold_uncertainty_score":0.5941489},"labels":[],"label_agreement":null},{"id":"W2065591334","doi":"10.1109/acsd.2008.4574589","title":"Using edge-triggering in the asynchronous synthesis of write-after-read operations","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Department of Science and Technology, Ministry of Science and Technology, India","keywords":"Handshake; Computer science; Asynchronous communication; Multiplier (economics); Accumulator (cryptography); Electronic circuit; Concurrency; Asynchronous circuit; Embedded system; Enhanced Data Rates for GSM Evolution; Computer hardware; Parallel computing; Electrical engineering; Computer network; Algorithm; Synchronous circuit; Engineering; Clock signal; Telecommunications; Distributed computing","score_opus":0.024235443715692744,"score_gpt":0.22742475904662263,"score_spread":0.20318931533092988,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2065591334","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9702692,0.00031298096,0.022198733,0.000026255888,0.00014433592,0.00019744653,0.000004412773,0.000116859024,0.006729799],"genre_scores_gemma":[0.9919752,0.00010404241,0.007721685,0.00002689623,0.00005593542,0.000051183102,9.620628e-7,0.00002840799,0.000035698416],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991348,0.000032682397,0.00030122878,0.00012317498,0.00016505762,0.00024309312],"domain_scores_gemma":[0.9994998,0.00011508913,0.000013504648,0.00031461968,0.000027215634,0.00002977271],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001858048,0.00014448568,0.00019086043,0.00017481495,0.00007810286,0.000021117661,0.00021310522,0.00006428315,0.00013442952],"category_scores_gemma":[0.000029590105,0.00011023275,0.000048790982,0.00038338886,0.00005283256,0.00028652474,0.00002134057,0.00013175438,0.000032670054],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018925333,0.00019248821,0.010801126,0.00022821935,0.00008857944,0.00013037745,0.0058880425,0.9314214,0.041829392,0.0005125295,0.0005714839,0.008317412],"study_design_scores_gemma":[0.00058925815,0.00006482951,0.03315404,0.00024608785,0.000060075086,0.00023176108,0.00058254413,0.8346204,0.12871748,0.000029095054,0.00094941474,0.0007549916],"about_ca_topic_score_codex":0.00016141761,"about_ca_topic_score_gemma":0.00010844456,"teacher_disagreement_score":0.096801005,"about_ca_system_score_codex":0.00008663261,"about_ca_system_score_gemma":0.000036040055,"threshold_uncertainty_score":0.44951612},"labels":[],"label_agreement":null},{"id":"W2065891210","doi":"10.1109/icecs.2011.6122307","title":"CMOS-compatible structure for voltage-mode multiple-valued logic circuits","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"CMOS; Noise margin; Inverter; Electronic engineering; Pull-up resistor; Electronic circuit; Logic gate; Pass transistor logic; Integrated injection logic; Voltage; Electrical engineering; Logic level; Engineering; Computer science; Digital electronics; Transistor","score_opus":0.0340019534534155,"score_gpt":0.2355093854899698,"score_spread":0.2015074320365543,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2065891210","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4778923,0.00017854085,0.4991541,0.000010597063,0.0022215226,0.0011533357,0.00010033367,0.0017860464,0.017503232],"genre_scores_gemma":[0.97930884,0.000007932719,0.019658238,0.00011641722,0.00014384817,0.000062455525,0.00003194488,0.00008357533,0.0005867601],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986961,0.000010263393,0.00029967597,0.00028964106,0.00017308563,0.0005312741],"domain_scores_gemma":[0.9992686,0.00005705103,0.00003748863,0.00044021377,0.000074727526,0.00012195316],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00009452429,0.0002981804,0.0002894451,0.00013781965,0.00008790443,0.000033346576,0.0003450105,0.00017367813,0.0006712097],"category_scores_gemma":[0.00003545506,0.00025545628,0.00009068533,0.00020857895,0.000034865498,0.00032668054,0.000027578919,0.00017870333,0.00015837063],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018513222,0.00036965613,0.03346153,0.0019038643,0.00090142776,0.00004869663,0.012877432,0.09258417,0.68591946,0.03497999,0.09848045,0.03828822],"study_design_scores_gemma":[0.0025467684,0.00023196678,0.010127119,0.0000426545,0.00006858062,0.000016061065,0.00014841252,0.65223694,0.32314456,0.0053868364,0.0049588378,0.0010912742],"about_ca_topic_score_codex":0.000062047984,"about_ca_topic_score_gemma":0.00008321168,"teacher_disagreement_score":0.55965275,"about_ca_system_score_codex":0.00007547099,"about_ca_system_score_gemma":0.00002150941,"threshold_uncertainty_score":0.99998975},"labels":[],"label_agreement":null},{"id":"W2066558313","doi":"10.1109/tcad.2012.2235913","title":"Latch-Based Performance Optimization for Field-Programmable Gate Arrays","year":2013,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Retiming; Netlist; Clock skew; Skew; Clock gating; Computer science; Timing failure; Field-programmable gate array; Digital clock manager; Duty cycle; Static timing analysis; Delay calculation; Electronic engineering; Propagation delay; Embedded system; Parallel computing; Engineering; Clock signal; Electrical engineering; Voltage","score_opus":0.019245037256521207,"score_gpt":0.19720214346366058,"score_spread":0.17795710620713937,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2066558313","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025456464,0.00011327561,0.97070146,0.000017412372,0.0015404278,0.0016371871,0.000024998459,0.0004187127,0.00009003616],"genre_scores_gemma":[0.9783314,0.00010335223,0.020753589,0.000042052296,0.00007140566,0.0005341829,0.000013616061,0.000068151414,0.00008225531],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983504,0.00007495236,0.0006272377,0.00032134017,0.00021727475,0.00040880882],"domain_scores_gemma":[0.9987982,0.0002938278,0.0001128505,0.00032978185,0.00033236237,0.00013295842],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002833053,0.00035536836,0.0004708249,0.0003302709,0.0001708676,0.00017814845,0.00020946216,0.00022350399,0.000048998754],"category_scores_gemma":[0.0000036879624,0.00031436968,0.0001003113,0.00040839412,0.000045165078,0.0004198332,6.8897816e-7,0.0002487036,0.000019776739],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002451898,0.00006317861,0.000007901151,0.00038636083,0.000097135875,8.1051223e-7,0.00011863024,0.9576068,0.00430163,0.000014565045,0.00058606867,0.036792424],"study_design_scores_gemma":[0.00094170397,0.0008804158,0.0000075998655,0.00039302962,0.00004187119,0.000010817916,0.000051979277,0.9539219,0.04328788,0.000008017793,0.00012972335,0.0003250416],"about_ca_topic_score_codex":0.00010483688,"about_ca_topic_score_gemma":0.0000020377822,"teacher_disagreement_score":0.95287496,"about_ca_system_score_codex":0.00009974024,"about_ca_system_score_gemma":0.00006801273,"threshold_uncertainty_score":0.99993086},"labels":[],"label_agreement":null},{"id":"W2067098602","doi":"10.1145/1046192.1046249","title":"Dual-Vt FPGA design for leakage power reduction (abstract only)","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Leakage (economics); Computer science; Logic block; Logic gate; Logic synthesis; Voltage; Threshold voltage; Logic family; Programmable logic device; Logic level; Electronic engineering; Design flow; Programmable logic array; Sequential logic; Reduction (mathematics); Logic optimization; Embedded system; Electrical engineering; Engineering; Transistor; Mathematics","score_opus":0.01750652771601632,"score_gpt":0.22516088062666306,"score_spread":0.20765435291064674,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2067098602","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36622545,0.000569535,0.5575387,0.0008174918,0.003100529,0.0019109612,0.000021041205,0.003422774,0.06639353],"genre_scores_gemma":[0.95703155,0.000046631707,0.038095076,0.00006100823,0.00050029217,0.00006755286,0.000011123233,0.000093170645,0.004093592],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987324,0.000011787385,0.00033019742,0.00025902482,0.00019073303,0.00047587432],"domain_scores_gemma":[0.9993969,0.00006669157,0.000034740777,0.00033886507,0.000054145712,0.000108626184],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0003201983,0.00025271287,0.00020204905,0.00016326124,0.00009064564,0.00006481381,0.00014356166,0.00015461369,0.00086533977],"category_scores_gemma":[0.000020682512,0.00023925176,0.000092272945,0.00018552678,0.000028858465,0.00070742384,0.000013206085,0.00017902117,0.00079604273],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000116533614,0.00019612441,0.000037270318,0.00014435021,0.00019266277,0.000010863299,0.0011456793,0.3739838,0.17407992,0.001800374,0.38384256,0.06444985],"study_design_scores_gemma":[0.0018429244,0.00032704396,0.001931797,0.000056190514,0.000062734056,0.00012877186,0.00023827988,0.061155815,0.68766624,0.00028221728,0.24510884,0.0011991716],"about_ca_topic_score_codex":0.000005551281,"about_ca_topic_score_gemma":0.000005904347,"teacher_disagreement_score":0.59080607,"about_ca_system_score_codex":0.00017665882,"about_ca_system_score_gemma":0.00003941106,"threshold_uncertainty_score":0.99998194},"labels":[],"label_agreement":null},{"id":"W2067418954","doi":"10.1109/fccm.2013.63","title":"Safe Overclocking of Tightly Coupled CGRAs and Processor Arrays using Razor","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Stall (fluid mechanics); Register file; Correctness; Field-programmable gate array; Parallel computing; Merge (version control); Computer hardware; Embedded system; Real-time computing; Instruction set; Algorithm","score_opus":0.008631732787355899,"score_gpt":0.18829705564233545,"score_spread":0.17966532285497955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2067418954","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9684156,0.00025713778,0.026665535,0.000021679469,0.00016888091,0.00029583796,0.0000012977457,0.0002086661,0.0039653275],"genre_scores_gemma":[0.98687565,0.000048249283,0.012761969,0.000029693318,0.000060730436,0.00001525245,0.0000015356225,0.000040886036,0.00016604966],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991135,0.0000066647526,0.00027150445,0.00015912228,0.00017173689,0.00027744385],"domain_scores_gemma":[0.9995749,0.000040066712,0.000042355063,0.00018923881,0.00007533673,0.00007811412],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009942183,0.00017310272,0.00023693714,0.0001123691,0.000049601986,0.000045776214,0.00011262386,0.000079492755,0.00037702618],"category_scores_gemma":[0.000015317255,0.00014819478,0.00002872897,0.0002092737,0.000042521602,0.00046920415,0.000027841876,0.000103669416,0.000053486223],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000150900405,0.00004892503,0.011977002,0.0009549123,0.00014362854,0.0000051704014,0.0010784862,0.035224188,0.94401985,0.0005806563,0.0021971152,0.0037549953],"study_design_scores_gemma":[0.000583061,0.000039916657,0.0059729996,0.00010261808,0.000026898462,0.000008925571,0.00009336701,0.85633266,0.13588619,0.0001705217,0.00045002974,0.00033278987],"about_ca_topic_score_codex":0.00010153181,"about_ca_topic_score_gemma":0.000007877816,"teacher_disagreement_score":0.8211085,"about_ca_system_score_codex":0.000041410378,"about_ca_system_score_gemma":0.000022307433,"threshold_uncertainty_score":0.60432076},"labels":[],"label_agreement":null},{"id":"W2067522337","doi":"10.5555/2648668.2648681","title":"Early detection of current hot spots in power gated designs","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; Advanced Micro Devices (Canada)","funders":"","keywords":"Power gating; Transistor; Computer science; Logic gate; Subthreshold conduction; Electronic engineering; Electrical engineering; Chip; Engineering; Voltage","score_opus":0.01578388781184566,"score_gpt":0.21242548600560554,"score_spread":0.19664159819375987,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2067522337","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9763275,0.00015050879,0.02058355,0.000004692368,0.0004730994,0.00028841646,8.2743037e-7,0.00023208965,0.0019393455],"genre_scores_gemma":[0.9994349,0.00003566274,0.0003739294,0.000005021587,0.000017575834,0.000026120877,0.00000108743,0.000027537402,0.00007819481],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999213,0.000017464326,0.00026111194,0.000120540564,0.00013826507,0.00024965603],"domain_scores_gemma":[0.99966174,0.000022976987,0.000024054854,0.000187177,0.000048174523,0.000055881246],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009603063,0.00013364828,0.00015093376,0.00022704412,0.000013048733,0.000019704223,0.00010844664,0.00007092627,0.00048694335],"category_scores_gemma":[0.000008137983,0.000121195095,0.00003295104,0.00036666673,0.00001854074,0.00035545873,0.000013485968,0.00015434595,0.00051857927],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002934497,0.00012810131,0.010073793,0.00014519914,0.000043422202,0.0000039665706,0.0012280869,0.010657624,0.93070805,0.00014126359,0.0018978096,0.044943314],"study_design_scores_gemma":[0.00074121944,0.0001387385,0.34343788,0.00007708611,0.000008269375,0.0000029891987,0.000050357474,0.038601793,0.61549973,0.00009803378,0.0009766537,0.00036722724],"about_ca_topic_score_codex":0.00013558383,"about_ca_topic_score_gemma":0.000021487831,"teacher_disagreement_score":0.33336407,"about_ca_system_score_codex":0.00007176603,"about_ca_system_score_gemma":0.000009813316,"threshold_uncertainty_score":0.66654605},"labels":[],"label_agreement":null},{"id":"W2069742606","doi":"10.1117/12.608154","title":"&lt;title&gt;Technology mapping in library-free logic synthesis&lt;/title&gt;","year":2005,"lang":"en","type":"article","venue":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Computer science; Standard cell; Logic gate; Logic synthesis; Computer architecture; CMOS; Flexibility (engineering); Logic optimization; Process (computing); Path (computing); Computer engineering; Topology (electrical circuits); Algorithm; Electronic engineering; Integrated circuit; Electrical engineering; Engineering; Mathematics","score_opus":0.0089181274807468,"score_gpt":0.19585787046751701,"score_spread":0.1869397429867702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2069742606","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.927465,0.00046506137,0.00006517171,0.0019959644,0.00031963774,0.0002799551,0.000023495286,0.00036666443,0.06901905],"genre_scores_gemma":[0.7869718,0.0008016429,0.20900571,0.00014607016,0.0009906283,0.00024035902,0.00000814845,0.00020241305,0.0016332314],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9986286,1.2932271e-8,0.00044719948,0.00023631155,0.0003301533,0.00035769696],"domain_scores_gemma":[0.99949145,0.0000685561,0.00010043359,0.00008123856,0.00019409959,0.0000642378],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022741088,0.00024477698,0.0002998888,0.00024504805,0.000035660436,0.000067040644,0.0009001461,0.0002464634,0.0001855798],"category_scores_gemma":[0.0002181846,0.00022071763,0.00023178602,0.0004596192,0.0001315306,0.0005172081,0.00014045552,0.00030492034,0.00006546478],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013725135,0.000066812085,0.00020720219,0.000438911,0.00022277475,3.8344282e-7,0.00011625335,0.000669875,0.22187226,0.720866,0.052102175,0.0034235897],"study_design_scores_gemma":[0.0016393388,0.0001737116,0.0010950759,0.0011015557,0.00015219512,0.000049676943,0.0004349205,0.2183875,0.27415237,0.008395933,0.49307987,0.0013378593],"about_ca_topic_score_codex":4.73999e-7,"about_ca_topic_score_gemma":8.217085e-8,"teacher_disagreement_score":0.7124701,"about_ca_system_score_codex":0.00014290737,"about_ca_system_score_gemma":0.000022573342,"threshold_uncertainty_score":0.90006036},"labels":[],"label_agreement":null},{"id":"W2069810227","doi":"10.1016/j.mejo.2012.07.014","title":"Timing yield analysis considering process-induced temperature and supply voltage variations","year":2012,"lang":"en","type":"article","venue":"Microelectronics Journal","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Robustness (evolution); Voltage; Monte Carlo method; Electronic circuit; Process variation; Leakage (economics); Electronic engineering; Process corners; Integrated circuit; Process (computing); Engineering; Computer science; Reliability engineering; Electrical engineering; Mathematics; Statistics","score_opus":0.011426278523343771,"score_gpt":0.2236313282673931,"score_spread":0.21220504974404933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2069810227","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9838427,0.004171409,0.011124862,0.00009866909,0.0002965383,0.0001137522,0.0000058873293,0.00013640124,0.00020980682],"genre_scores_gemma":[0.99819195,0.0004037301,0.0009059589,0.00006004889,0.0003194882,0.000008641426,0.000007165296,0.000049864593,0.00005315336],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99848455,0.000025904063,0.00033668414,0.0001539107,0.00019280605,0.00080611394],"domain_scores_gemma":[0.9993611,0.00007808576,0.000078628764,0.00018237736,0.00007849835,0.00022130663],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047856392,0.0002539755,0.0003116138,0.00042296335,0.00032755296,0.00023856967,0.00015764806,0.00015459866,0.00012850699],"category_scores_gemma":[0.000047973463,0.00023801356,0.000103819664,0.00069735094,0.000018868031,0.00071827206,0.000022742217,0.0009681821,0.00001607829],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014523537,0.000036639627,0.021209411,0.00007409094,0.001300068,0.000014794973,0.002922519,0.01065453,0.9607446,0.00017736139,0.0012774365,0.0015739945],"study_design_scores_gemma":[0.001876376,0.00033591632,0.012330331,0.00018459749,0.0028850331,0.0027020224,0.0005625974,0.076015584,0.8943412,0.0003601414,0.0065249586,0.0018812531],"about_ca_topic_score_codex":0.000003741788,"about_ca_topic_score_gemma":0.000018015564,"teacher_disagreement_score":0.06640344,"about_ca_system_score_codex":0.00021285922,"about_ca_system_score_gemma":0.00008882795,"threshold_uncertainty_score":0.9705911},"labels":[],"label_agreement":null},{"id":"W2071301218","doi":"10.1109/lascas.2012.6180349","title":"HICPA: A hybrid low power adder for high-performance processors","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Adder; Operand; Computer science; Carry-save adder; Power (physics); Parallel computing; Overhead (engineering); Serial binary adder; Spec#; Arithmetic; Computer hardware; Telecommunications; Mathematics","score_opus":0.00654160364041993,"score_gpt":0.1908656230926811,"score_spread":0.18432401945226118,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2071301218","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95580703,0.0004718141,0.026622185,0.000068762405,0.0018270891,0.0006932696,0.000021215032,0.0011947028,0.013293934],"genre_scores_gemma":[0.9928293,0.0000597091,0.0045826407,0.00019690416,0.00038132485,0.00029516438,0.000021575792,0.00012629798,0.0015070422],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9981991,0.000008357804,0.00034000856,0.00022833208,0.00026112734,0.0009630394],"domain_scores_gemma":[0.9992206,0.00005959575,0.00004063354,0.00038713013,0.000089121306,0.00020288296],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002781283,0.00033966897,0.00028733877,0.0001562157,0.00010719268,0.000046159388,0.00028896428,0.00010863366,0.0006041134],"category_scores_gemma":[0.000024297642,0.00029295846,0.00006495692,0.00025780324,0.000042581807,0.0012344167,0.000034893124,0.00019446226,0.0007956169],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006429985,0.0017287188,0.04242527,0.0080449395,0.0016615462,0.000022804401,0.0077384487,0.059313998,0.04644555,0.020342968,0.7375184,0.074114345],"study_design_scores_gemma":[0.0030118455,0.00038670367,0.01729482,0.00018627162,0.00010160452,0.000058999216,0.0001402214,0.07294398,0.84036654,0.00019646122,0.06317667,0.0021358866],"about_ca_topic_score_codex":0.000003403245,"about_ca_topic_score_gemma":0.0000012661371,"teacher_disagreement_score":0.793921,"about_ca_system_score_codex":0.00010438351,"about_ca_system_score_gemma":0.000030130042,"threshold_uncertainty_score":0.99998236},"labels":[],"label_agreement":null},{"id":"W2075715438","doi":"10.1145/1551950.1551978","title":"A study on the effects of temperature and loading on the power consumption in energy recovery resonant clocking","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Capacitance; Power (physics); Inductor; Energy recovery; Energy consumption; Energy (signal processing); Electrical engineering; Power consumption; Voltage; Materials science; Electronic circuit; RLC circuit; Electronic engineering; Capacitor; Engineering; Physics; Electrode; Thermodynamics","score_opus":0.0079890734500413,"score_gpt":0.20259213005111912,"score_spread":0.19460305660107782,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2075715438","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9976743,0.00035418163,0.000033859127,0.00014425111,0.00019222366,0.00033376864,5.68299e-7,0.000062849955,0.0012040065],"genre_scores_gemma":[0.99937534,0.00016955727,0.000012164462,0.00032676337,0.000022405211,0.000019360537,3.8028668e-7,0.000014956844,0.00005904047],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99925405,0.0000861599,0.00016698457,0.00014589615,0.00016956942,0.00017735877],"domain_scores_gemma":[0.9991226,0.00056278676,0.000025033702,0.00025857054,0.00001048845,0.000020509044],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003201826,0.00014966732,0.00014863946,0.00011173511,0.000061104474,0.000037893427,0.00011166972,0.000065740496,0.000013802423],"category_scores_gemma":[0.00006148191,0.0000776825,0.000024707877,0.00018143731,0.000017614306,0.0000826514,0.000013659454,0.00022478653,0.0000060144243],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00072255294,0.001247068,0.036977,0.0002903899,0.00039367113,0.00024401065,0.020391354,0.020227917,0.82368433,0.047690798,0.016022427,0.03210845],"study_design_scores_gemma":[0.0028677522,0.004345512,0.46808124,0.0019547257,0.000053060936,0.000019395815,0.0019097102,0.010247516,0.5081035,0.000573105,0.0009873266,0.0008571472],"about_ca_topic_score_codex":0.000009086481,"about_ca_topic_score_gemma":0.000014619446,"teacher_disagreement_score":0.43110424,"about_ca_system_score_codex":0.000053194835,"about_ca_system_score_gemma":0.0000052725113,"threshold_uncertainty_score":0.31678006},"labels":[],"label_agreement":null},{"id":"W2076691152","doi":"10.1109/mwscas.2010.5548581","title":"Integrated read assist-sense amplifier scheme for high performance embedded SRAMs","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Sense amplifier; Schematic; Static random-access memory; Computer science; Robustness (evolution); CMOS; Amplifier; Electronic engineering; Sense (electronics); Current sense amplifier; Electrical engineering; Engineering; Computer hardware; Operational amplifier; Semiconductor memory","score_opus":0.009892240555999184,"score_gpt":0.20801929899635893,"score_spread":0.19812705844035974,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2076691152","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96094316,0.000022394466,0.025327776,0.000062681145,0.002164722,0.0005095871,0.000024417735,0.0013155723,0.009629713],"genre_scores_gemma":[0.94148463,0.000016148666,0.05384203,0.000119763674,0.00027697315,0.00016039699,0.00007730252,0.00011290477,0.003909821],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99836457,0.000010511335,0.000411836,0.0003429148,0.00023097677,0.00063922093],"domain_scores_gemma":[0.99885,0.000091821705,0.00004785391,0.0006685423,0.0001748671,0.00016694787],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002942174,0.00037399563,0.0003330156,0.00017004633,0.00016433565,0.00014397077,0.0002844145,0.0002929087,0.0009262456],"category_scores_gemma":[0.00006421868,0.00031241725,0.00008351642,0.00036692203,0.00009972039,0.00048122188,0.000034583485,0.0005661665,0.00057432597],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024784682,0.0002025309,0.004173428,0.0005935478,0.00035197643,0.000020191343,0.00079699844,0.0029010877,0.84591645,0.0141152255,0.06531111,0.06536959],"study_design_scores_gemma":[0.0022621106,0.00024595397,0.008320825,0.00007930201,0.000058338035,0.00005242227,0.00011841038,0.4504333,0.43104187,0.00031692337,0.1057038,0.0013667321],"about_ca_topic_score_codex":0.000033062894,"about_ca_topic_score_gemma":0.000050036426,"teacher_disagreement_score":0.44753224,"about_ca_system_score_codex":0.00007169054,"about_ca_system_score_gemma":0.000060933355,"threshold_uncertainty_score":0.99998707},"labels":[],"label_agreement":null},{"id":"W2077587664","doi":"10.1016/j.vlsi.2007.03.001","title":"Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique for SOC application","year":2007,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Threshold voltage; Leakage power; Standby power; Static timing analysis; CMOS; Electronic engineering; Power (physics); Multiplier (economics); Low-power electronics; Power consumption; Power analysis; Computer science; Dual (grammatical number); Path (computing); Power optimization; Voltage; Engineering; Electrical engineering; Transistor; Physics","score_opus":0.07817558374840947,"score_gpt":0.32496583428649195,"score_spread":0.24679025053808248,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077587664","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036623403,0.00003475858,0.9613802,0.00004492775,0.00020372959,0.0012339304,0.00004581315,0.00033670882,0.00009653984],"genre_scores_gemma":[0.54649746,0.0000048964625,0.452896,0.000058893904,0.000031199288,0.00019614668,0.0002542362,0.00004996802,0.0000111968],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981404,0.00008229431,0.0007127831,0.00036471983,0.00027367778,0.00042612845],"domain_scores_gemma":[0.99859226,0.0004327827,0.00020864926,0.0003821719,0.00030126303,0.000082854865],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.001766337,0.00030355467,0.00038832668,0.0008751993,0.00014026173,0.000069853864,0.00013204743,0.0002464037,0.000053168536],"category_scores_gemma":[0.00014738545,0.00030589793,0.00014313526,0.0011924402,0.00004800961,0.00041004727,0.000011881405,0.00021235169,0.000007991327],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045687568,0.000030961943,0.00013652755,0.00006650727,0.00011691582,0.000001808525,0.00042684068,0.83533144,0.16074185,0.00040073396,0.000088007924,0.0026127389],"study_design_scores_gemma":[0.00031298323,0.00007308003,0.00021724166,0.000037009133,0.0002866352,0.00000271783,0.0002239407,0.83179104,0.1663602,0.00036020784,0.000052726213,0.00028224732],"about_ca_topic_score_codex":0.000050830087,"about_ca_topic_score_gemma":0.00007203793,"teacher_disagreement_score":0.50987405,"about_ca_system_score_codex":0.0004793226,"about_ca_system_score_gemma":0.000070303075,"threshold_uncertainty_score":0.9999393},"labels":[],"label_agreement":null},{"id":"W2077890035","doi":"10.1109/aspdac.2013.6509685","title":"Reviving erroneous stability-based clock-gating using partial Max-SAT","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Debugging; Computer science; Clock gating; Power gating; Benchmark (surveying); Very-large-scale integration; Process (computing); Implementation; Embedded system; Computer engineering; Electronic engineering; Clock skew; Engineering; Transistor; Clock signal; Voltage; Electrical engineering","score_opus":0.0206937034655511,"score_gpt":0.20252702766729908,"score_spread":0.18183332420174797,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2077890035","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9291342,0.00015560782,0.06580397,0.000060900722,0.0005473246,0.00046628973,0.0000025942647,0.000977144,0.0028519863],"genre_scores_gemma":[0.97192186,0.0000041657977,0.027576646,0.00011041208,0.00021121069,0.00004066779,0.000005111166,0.00008238399,0.00004755921],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998249,0.000051472085,0.00047569798,0.00029965152,0.00028261053,0.000641584],"domain_scores_gemma":[0.9990963,0.00012696833,0.000050499835,0.00049676106,0.0000741122,0.0001554029],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0003145747,0.00028919443,0.000291856,0.00010405457,0.00014700745,0.00013468521,0.00021671313,0.000121385754,0.0019153885],"category_scores_gemma":[0.00006331918,0.00027218935,0.00008691493,0.00027084153,0.000057648263,0.0004948965,0.000047664547,0.00026356048,0.0006748905],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013993844,0.00009217046,0.028886847,0.00091588974,0.00009290487,0.000025092098,0.0009922258,0.568006,0.38845867,0.00031967906,0.0023512312,0.00984532],"study_design_scores_gemma":[0.00028628897,0.000031561718,0.0007489565,0.00009049221,0.000019976811,0.0000075784624,0.000102003716,0.91249853,0.08513151,0.000037387217,0.00064020546,0.00040552556],"about_ca_topic_score_codex":0.0001886805,"about_ca_topic_score_gemma":0.000020160325,"teacher_disagreement_score":0.34449252,"about_ca_system_score_codex":0.00023603537,"about_ca_system_score_gemma":0.000046015728,"threshold_uncertainty_score":0.99997306},"labels":[],"label_agreement":null},{"id":"W2078097301","doi":"10.1116/1.2167973","title":"Very low-voltage operation capability of complementary metal-oxide-semiconductor ring oscillators and logic gates","year":2006,"lang":"en","type":"article","venue":"Journal of Vacuum Science & Technology A Vacuum Surfaces and Films","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"CMOS; Electrical engineering; Transistor; Subthreshold conduction; Logic gate; Ring oscillator; Materials science; Voltage; Optoelectronics; Electronic engineering; Pass transistor logic; Threshold voltage; Electronic circuit; Engineering","score_opus":0.008040061735839182,"score_gpt":0.21640945570363582,"score_spread":0.20836939396779663,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078097301","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99580985,0.0027885926,0.00054945453,0.00017231618,0.00035561656,0.00016986705,0.000016693079,0.00008667889,0.000050956038],"genre_scores_gemma":[0.9948368,0.00043611246,0.0046585393,0.000016035263,0.000022008418,0.0000028243737,0.0000013249523,0.000015600122,0.000010771191],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998171,0.000020346231,0.00074589805,0.0002864915,0.00035674084,0.00041952642],"domain_scores_gemma":[0.99914974,0.00006767326,0.00026238494,0.00025165197,0.00017517596,0.00009338658],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0011241544,0.0002462789,0.00050187146,0.0007849402,0.00023063539,0.00006930632,0.00043622666,0.00015911608,0.00003742581],"category_scores_gemma":[0.000035464607,0.0001962485,0.000060554376,0.00091825315,0.00097027107,0.0010736029,0.0001448598,0.00036750903,0.0000020663788],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011447813,0.000039112718,0.07052692,0.00007086216,0.00003067815,0.0000090851345,0.00012358754,0.0036161537,0.9246485,0.00064535596,0.00009013313,0.0001881368],"study_design_scores_gemma":[0.0011043154,0.00049580797,0.07996815,0.00014849874,0.000090386675,0.0002825324,0.0011746855,0.033512454,0.8797769,0.0027028534,0.00026267426,0.00048077552],"about_ca_topic_score_codex":0.000048803442,"about_ca_topic_score_gemma":0.000017089149,"teacher_disagreement_score":0.044871658,"about_ca_system_score_codex":0.0000868563,"about_ca_system_score_gemma":0.00007877463,"threshold_uncertainty_score":0.8002781},"labels":[],"label_agreement":null},{"id":"W2078111180","doi":"10.1109/isocc.2011.6138676","title":"SRAM read-assist scheme for high performanc low power applications","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Static random-access memory; CMOS; Process variation; Computer science; Reduction (mathematics); Dissipation; Electronic engineering; Scheme (mathematics); Leakage power; Power (physics); Leakage (economics); Reliability (semiconductor); Access time; Process (computing); Embedded system; Computer hardware; Electrical engineering; Engineering; Transistor; Voltage","score_opus":0.012487633237439321,"score_gpt":0.18970221037175064,"score_spread":0.17721457713431132,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2078111180","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2583186,0.00024524974,0.49776587,0.00010095695,0.0012313486,0.0023501564,0.00006214968,0.0031580187,0.23676765],"genre_scores_gemma":[0.9430781,0.000021929525,0.053290416,0.00009855761,0.00013077949,0.0008369294,0.000033513545,0.00008254827,0.002427247],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99886936,0.000004696687,0.00029920207,0.00024185878,0.00014631628,0.00043857517],"domain_scores_gemma":[0.9991755,0.00003077462,0.00003342893,0.00055260246,0.00008430237,0.00012339752],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00013775053,0.00023297442,0.0001984837,0.00013488124,0.00012644811,0.0000345339,0.00031013848,0.00013473851,0.0014228317],"category_scores_gemma":[0.000006283901,0.00021167334,0.00007475592,0.0002502354,0.000047360787,0.0003734382,0.000031855274,0.00014783553,0.0010366513],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037975563,0.001979606,0.023717772,0.0031696204,0.0015500301,0.000019635934,0.006712355,0.0036369949,0.06144448,0.4689839,0.33597553,0.09243033],"study_design_scores_gemma":[0.004879418,0.0008533334,0.05573845,0.00017497472,0.00020324986,0.00004390814,0.0005806677,0.120126344,0.3326971,0.0047017583,0.4760781,0.0039227083],"about_ca_topic_score_codex":0.00001585276,"about_ca_topic_score_gemma":0.000007984919,"teacher_disagreement_score":0.6847595,"about_ca_system_score_codex":0.00007854817,"about_ca_system_score_gemma":0.000024367582,"threshold_uncertainty_score":0.99974114},"labels":[],"label_agreement":null},{"id":"W2082573032","doi":"10.1145/1973009.1973034","title":"A 7T SRAM bit-cell for low-power embedded memories","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Static random-access memory; Soft error; Computer science; Overhead (engineering); CMOS; Transistor; Memory cell; Electronic engineering; Noise margin; Low-power electronics; Power (physics); Node (physics); Voltage; Electrical engineering; Computer hardware; Power consumption; Engineering; Physics","score_opus":0.013226035002929903,"score_gpt":0.17728831054765026,"score_spread":0.16406227554472036,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2082573032","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.56829685,0.00035914825,0.09067588,0.00003405331,0.0030666175,0.0011389123,0.000025804062,0.002535944,0.3338668],"genre_scores_gemma":[0.9722359,0.000019203113,0.022739492,0.0001339387,0.00011492896,0.00014066615,0.000007725034,0.00010239365,0.0045057335],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987587,0.000008802752,0.00029787104,0.000245683,0.00016339638,0.0005255525],"domain_scores_gemma":[0.9992688,0.00004969473,0.000029686427,0.0004527779,0.000070896975,0.00012818242],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00015159808,0.00027798465,0.0002579709,0.00013534757,0.00007016588,0.000041843366,0.00029191238,0.00019945552,0.001420708],"category_scores_gemma":[0.000015853564,0.00024306374,0.00010958611,0.00021422678,0.00004854538,0.00036976638,0.00003503331,0.00018492107,0.00075327436],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006096628,0.0013283913,0.0030504502,0.0029439537,0.0009065182,0.00010879451,0.044787586,0.009769655,0.1878732,0.018880276,0.72010195,0.009639558],"study_design_scores_gemma":[0.0019140812,0.00034712872,0.0005941687,0.000046001747,0.00005895961,0.000009626504,0.00065768114,0.03549393,0.9237528,0.0008764788,0.03519905,0.0010500952],"about_ca_topic_score_codex":0.000008941624,"about_ca_topic_score_gemma":0.000010291089,"teacher_disagreement_score":0.7358796,"about_ca_system_score_codex":0.00005008547,"about_ca_system_score_gemma":0.000027479318,"threshold_uncertainty_score":0.9994921},"labels":[],"label_agreement":null},{"id":"W2083492020","doi":"10.1016/s0141-9331(03)00091-7","title":"Surfing: a robust form of wave pipelining using self-timed circuit techniques","year":2003,"lang":"en","type":"article","venue":"Microprocessors and Microsystems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Pipeline (software); Software pipelining; Pulse (music); Parallel computing; Simple (philosophy); Algorithm; Bounded function; Electronic engineering; Telecommunications; Mathematics","score_opus":0.02120915810846334,"score_gpt":0.19792685888800957,"score_spread":0.17671770077954624,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2083492020","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9782553,0.003934523,0.01506194,0.0000018430972,0.00029816263,0.00043026078,0.000018957235,0.00046887947,0.0015301802],"genre_scores_gemma":[0.98831844,0.00023686237,0.011135628,0.000013560635,0.00006182632,0.000021840338,0.000005099698,0.00009980488,0.000106909334],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983431,0.000029303059,0.00062578585,0.0003218122,0.00016555711,0.00051440415],"domain_scores_gemma":[0.9992806,0.000035903584,0.00015674644,0.00027461577,0.00015066391,0.00010148012],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005223775,0.0003426016,0.0005266999,0.00023783106,0.00013885954,0.00008860882,0.00015290082,0.00022003977,0.000013243294],"category_scores_gemma":[0.000019361696,0.00033200515,0.000076860306,0.00041213186,0.00005782174,0.00028324773,0.00002889467,0.0002056237,0.000005771639],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005976603,0.0000363375,0.001564384,0.0017891299,0.00007993487,0.000009547293,0.0035148773,0.0003409397,0.9911869,0.00008097846,0.00021517494,0.0011758292],"study_design_scores_gemma":[0.0005843401,0.000058606216,0.000042855776,0.0005637725,0.00006656916,0.0002999253,0.0005707,0.011894016,0.9781751,0.000058227044,0.0071373964,0.00054850813],"about_ca_topic_score_codex":0.000059935563,"about_ca_topic_score_gemma":0.000010793562,"teacher_disagreement_score":0.013011806,"about_ca_system_score_codex":0.0001245427,"about_ca_system_score_gemma":0.00006829128,"threshold_uncertainty_score":0.9999132},"labels":[],"label_agreement":null},{"id":"W2088416084","doi":"10.1109/lascas.2013.6519091","title":"Efficient parallel scheduler for circuit simulation exploiting binary link formulations","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Parallel computing; Binary number; Multi-core processor; Computer engineering; Arithmetic","score_opus":0.02904722280068086,"score_gpt":0.23849948504751065,"score_spread":0.20945226224682978,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2088416084","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40586188,0.000047094556,0.5895167,0.00006755117,0.00023807558,0.00073923427,0.000002682825,0.0006035977,0.0029231966],"genre_scores_gemma":[0.9730394,0.000003410002,0.025929978,0.000058787522,0.00021191705,0.00034575508,0.000028581719,0.00006280398,0.00031935144],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99890924,0.000008092707,0.00033334692,0.00019014822,0.00016138006,0.00039780134],"domain_scores_gemma":[0.9993116,0.00018687417,0.000035153345,0.0002576214,0.0001170083,0.00009171568],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001262478,0.00018514195,0.00015458751,0.00016449638,0.00015494831,0.00007577484,0.00012472077,0.00010884308,0.0003628119],"category_scores_gemma":[0.000036293623,0.00017464232,0.00007988982,0.00021335823,0.000015726639,0.0003461342,0.000021635404,0.000109782515,0.00060502155],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000019536799,0.000015948242,0.00021669506,0.000050387778,0.000019342739,2.082909e-7,0.0002086081,0.98781383,0.0038380087,0.002034745,0.0004178891,0.005382397],"study_design_scores_gemma":[0.0005134739,0.000035208206,0.0031948884,0.000023806513,0.000012262774,7.09489e-7,0.000055965713,0.99338335,0.0009201587,0.00064210687,0.0009650638,0.0002529904],"about_ca_topic_score_codex":0.0000072388348,"about_ca_topic_score_gemma":0.0000010183119,"teacher_disagreement_score":0.56717753,"about_ca_system_score_codex":0.00009300301,"about_ca_system_score_gemma":0.0000143677535,"threshold_uncertainty_score":0.777653},"labels":[],"label_agreement":null},{"id":"W2088602259","doi":"10.1007/s00034-008-9051-x","title":"Efficient Realization of Large Size Two’s Complement Multipliers Using Embedded Blocks in FPGAs","year":2008,"lang":"en","type":"article","venue":"Circuits Systems and Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Field-programmable gate array; Multiplier (economics); Computer science; Realization (probability); Operand; Parallel computing; Complement (music); Arithmetic; Algorithm; Computer hardware; Mathematics","score_opus":0.024092839544563663,"score_gpt":0.24883193208834228,"score_spread":0.2247390925437786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2088602259","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.85297984,0.0017207722,0.14418052,9.830314e-7,0.00014211597,0.0003583649,0.000009409978,0.000093332565,0.0005146778],"genre_scores_gemma":[0.99959624,0.000014999224,0.00023479635,0.0000072014514,0.000072393064,0.00001572457,0.0000055262144,0.00003940221,0.000013694436],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99843884,0.00004167951,0.00059288816,0.00023798081,0.00030340563,0.00038522607],"domain_scores_gemma":[0.99951094,0.000049241942,0.00013412774,0.00012558144,0.00009677419,0.0000833049],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004008743,0.00020547026,0.00037068772,0.0001906632,0.00018299183,0.000041144325,0.00009675546,0.00007984724,0.00001019584],"category_scores_gemma":[0.0000134979055,0.00020575552,0.000030207533,0.0003984232,0.00005330186,0.00012389418,0.000017984115,0.00012744615,0.0000014374616],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000055533474,0.000052719133,0.004939505,0.00091798184,0.000018983337,0.00001487542,0.0055693,0.86188644,0.12538825,0.000070099166,0.00002087341,0.0011154383],"study_design_scores_gemma":[0.001271261,0.000025691683,0.0013910414,0.0007213988,0.00001626892,0.000053725536,0.00081099663,0.98902583,0.006369692,0.0000073513556,0.00004931402,0.00025743645],"about_ca_topic_score_codex":0.00006105042,"about_ca_topic_score_gemma":0.0000067101014,"teacher_disagreement_score":0.14661644,"about_ca_system_score_codex":0.00014163162,"about_ca_system_score_gemma":0.00006570237,"threshold_uncertainty_score":0.8390467},"labels":[],"label_agreement":null},{"id":"W2089149535","doi":"10.1049/ip-cdt:20000484","title":"High-speed interconnect schemes for a pipelined FPGA","year":2000,"lang":"en","type":"article","venue":"IEE Proceedings - Computers and Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"NMOS logic; Computer science; Field-programmable gate array; Interconnection; Scheme (mathematics); Reduction (mathematics); Key (lock); Power consumption; Embedded system; Transistor; Electronic engineering; Parallel computing; Power (physics); Electrical engineering; Engineering; Voltage; Computer network","score_opus":0.006615716018608764,"score_gpt":0.19657748380115286,"score_spread":0.1899617677825441,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089149535","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9150758,0.00035978574,0.070352875,0.00019260071,0.00028349826,0.0010202768,0.000044836386,0.004872313,0.0077980626],"genre_scores_gemma":[0.9645433,0.00011740744,0.03455247,0.00012003149,0.0002494583,0.0000722794,0.000015016038,0.00006983705,0.00026023758],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988317,0.0000011132427,0.00034234236,0.00032278695,0.00013219217,0.00036986315],"domain_scores_gemma":[0.99961364,0.00004189582,0.00004013206,0.000100278754,0.00008969476,0.00011434176],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00009534241,0.0003087713,0.00033218574,0.0001702667,0.00007442745,0.0005318764,0.0002431295,0.00012691355,0.000015594836],"category_scores_gemma":[0.000015220194,0.0002885538,0.00008206642,0.00018665445,0.00007032502,0.0012138076,0.000046994774,0.00013611505,0.000013670807],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000097190496,0.00007096069,0.00023664268,0.00037893446,0.0000786958,0.0000034108173,0.00047806694,0.00003700949,0.008065959,0.0017247592,0.036824528,0.95200384],"study_design_scores_gemma":[0.001540454,0.0013107333,0.00009910365,0.00071099505,0.000049811126,0.00008907669,0.00010588235,0.098764084,0.5716554,0.0074371127,0.316573,0.0016643542],"about_ca_topic_score_codex":0.0000026454104,"about_ca_topic_score_gemma":1.6076564e-7,"teacher_disagreement_score":0.9503395,"about_ca_system_score_codex":0.000049453625,"about_ca_system_score_gemma":0.000008227513,"threshold_uncertainty_score":0.99995667},"labels":[],"label_agreement":null},{"id":"W2089710952","doi":"10.1145/503048.503071","title":"On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Lookup table; Computer science; Sensitivity (control systems); Block (permutation group theory); Architecture; Table (database); Computer architecture; Logic block; Field (mathematics); Embedded system; Parallel computing; Engineering; Electronic engineering; Programming language; Mathematics","score_opus":0.021997948438908156,"score_gpt":0.22526397445295174,"score_spread":0.2032660260140436,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2089710952","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98817027,0.000083325795,0.004251995,0.00033209508,0.000064512205,0.00029411682,0.000015863205,0.0002980801,0.006489729],"genre_scores_gemma":[0.99735695,0.000015489455,0.0022392068,0.00017460185,0.000025793042,0.000026767113,0.0000010903449,0.00001521859,0.0001449096],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994776,0.000036451558,0.000119463395,0.00010209017,0.00012064067,0.00014374762],"domain_scores_gemma":[0.9995292,0.00020348048,0.000010927593,0.00019427616,0.00001237897,0.000049737708],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013904899,0.00011212333,0.000114270464,0.000069298185,0.000079565216,0.000021921056,0.00006257956,0.000036228983,0.00025270006],"category_scores_gemma":[0.000026812493,0.0000750424,0.000026811213,0.000097885066,0.000045590874,0.000081557744,0.000056471537,0.00010526745,0.00004367648],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014542112,0.000101703205,0.00024408636,0.000026198471,0.00004843086,0.000009601103,0.0027161173,0.0033250253,0.9392323,0.0049980814,0.018748567,0.03053534],"study_design_scores_gemma":[0.000100904916,0.00012706485,0.0015701937,0.000035346187,0.000005073804,0.00002444617,0.00016624753,0.02240227,0.9743249,0.000032645235,0.0010397763,0.0001711699],"about_ca_topic_score_codex":0.0000149205,"about_ca_topic_score_gemma":0.000007994039,"teacher_disagreement_score":0.035092555,"about_ca_system_score_codex":0.000035191242,"about_ca_system_score_gemma":0.0000018523738,"threshold_uncertainty_score":0.30601403},"labels":[],"label_agreement":null},{"id":"W2090213929","doi":"10.1109/tvlsi.2011.2104982","title":"Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"CMC Microsystems","keywords":"Digital clock manager; Clock domain crossing; Clock skew; CPU multiplier; Clock network; Clock gating; Timing failure; Synchronous circuit; Clock synchronization; Computer science; Clock drift; Static timing analysis; Electronic engineering; Jitter; Clock signal; Embedded system; Engineering; Synchronization (alternating current); Channel (broadcasting); Computer network","score_opus":0.014087050605069148,"score_gpt":0.19309207605719747,"score_spread":0.17900502545212832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2090213929","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.104964554,0.00031767477,0.8836789,0.000016452035,0.0070698634,0.0006715976,0.0002743265,0.00080670643,0.0021999022],"genre_scores_gemma":[0.9978375,0.0002611276,0.00018868817,0.000023962351,0.00026804704,0.00024259115,0.00009519078,0.00007519175,0.0010076958],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979222,0.00011691901,0.00069062156,0.0004176872,0.00028966554,0.0005629363],"domain_scores_gemma":[0.99906814,0.000056023488,0.00009650158,0.00044102775,0.0001384475,0.00019984413],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004261904,0.00041513814,0.0004376265,0.0001860634,0.00035428617,0.00017738226,0.00018432627,0.00037754484,0.00021732108],"category_scores_gemma":[0.0000032258665,0.00039428,0.00013657416,0.00040852762,0.00005849933,0.0007995128,9.235866e-7,0.00052797864,0.00018411117],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00094363576,0.0008921589,0.00025914927,0.00072745624,0.0006148307,0.000033977063,0.0070253382,0.92627,0.02628947,0.0013864196,0.017571926,0.017985646],"study_design_scores_gemma":[0.0017367932,0.00032248994,0.00029687895,0.000534718,0.00012797394,0.000103881925,0.0010946201,0.8112213,0.17658766,0.00003781225,0.007056758,0.0008791139],"about_ca_topic_score_codex":0.00020483068,"about_ca_topic_score_gemma":0.00021146987,"teacher_disagreement_score":0.8928729,"about_ca_system_score_codex":0.00026031752,"about_ca_system_score_gemma":0.000036038855,"threshold_uncertainty_score":0.9998509},"labels":[],"label_agreement":null},{"id":"W2093085569","doi":"10.1142/s021812661000658x","title":"COMPLEX CMOS GATE COLLAPSING TECHNIQUE AND ITS APPLICATION TO TRANSIENT TIME","year":2010,"lang":"en","type":"article","venue":"Journal of Circuits Systems and Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"NMOS logic; Inverter; CMOS; PMOS logic; Transistor; Transient (computer programming); Logic gate; Electronic engineering; MOSFET; Gate equivalent; NAND gate; AND-OR-Invert; Velocity saturation; Semiconductor device modeling; Materials science; Electrical engineering; Computer science; Engineering; Voltage; Gate oxide","score_opus":0.007631073991676278,"score_gpt":0.19887748277595568,"score_spread":0.1912464087842794,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2093085569","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.69317114,0.00032701963,0.30460924,0.00008122908,0.00083433016,0.0005746376,0.0000043200844,0.000072377974,0.00032567832],"genre_scores_gemma":[0.99883,0.00002406197,0.00084649626,0.000034365123,0.0002140462,0.0000128860265,6.892288e-7,0.0000227145,0.000014711207],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99913394,0.000020373313,0.00038915264,0.000108746135,0.00018000595,0.0001677506],"domain_scores_gemma":[0.99947506,0.000033271037,0.000104396124,0.00010434983,0.00010358945,0.00017933315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00035426117,0.00013597567,0.0002821327,0.00018648137,0.000063076586,0.00009389076,0.0001277084,0.00007393219,0.0000024917774],"category_scores_gemma":[0.0000030807375,0.00012318362,0.000031528758,0.00015574653,0.000015361224,0.00018174213,0.000012114351,0.00019623841,0.0000073097],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000055696123,0.000015470665,0.00007302791,0.0002330522,0.000053395113,0.0000116269175,0.00068313774,0.02220334,0.9622694,0.00027852008,0.0015629041,0.012610513],"study_design_scores_gemma":[0.001809559,0.00058377185,0.009965855,0.0009659491,0.00009263322,0.0038470316,0.00012545855,0.8966535,0.021072682,0.000055674653,0.063939184,0.0008887096],"about_ca_topic_score_codex":0.0000028875452,"about_ca_topic_score_gemma":9.01412e-7,"teacher_disagreement_score":0.94119674,"about_ca_system_score_codex":0.00003526808,"about_ca_system_score_gemma":0.000017088101,"threshold_uncertainty_score":0.5023282},"labels":[],"label_agreement":null},{"id":"W2094162041","doi":"10.1109/fpt.2007.4439232","title":"Architecting Hard Crossbars on FPGAs and Increasing their Area Efficiency with Shadow Clusters","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Crossbar switch; Lookup table; Computer science; Parallel computing; Embedded system; Computer architecture; Computer hardware; Operating system; Telecommunications","score_opus":0.009363493310577096,"score_gpt":0.18966780305340494,"score_spread":0.18030430974282785,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094162041","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92060596,0.00006229111,0.052479398,0.000030958356,0.00014148203,0.00019121915,0.000002178966,0.0005366199,0.025949905],"genre_scores_gemma":[0.9945872,0.000009140188,0.0051020714,0.00011680121,0.00005934805,0.000004646911,0.000002296239,0.00005746855,0.000061018534],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99875605,0.00001686243,0.00022052204,0.00026522495,0.00020454539,0.0005367757],"domain_scores_gemma":[0.99931985,0.00024005823,0.000029789286,0.00024926086,0.000023631988,0.00013742498],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00062116876,0.00025807857,0.0001916639,0.0002250667,0.00016009404,0.00010884472,0.00014016895,0.000069580405,0.000025426336],"category_scores_gemma":[0.000029034049,0.00018809258,0.00002980324,0.00029857142,0.000089278685,0.00017672464,0.00003332409,0.00027322586,0.000018629606],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011634699,0.00022333876,0.085334376,0.0005559303,0.00031300212,0.00022160549,0.02267523,0.573752,0.06817293,0.0005491147,0.000494822,0.24654418],"study_design_scores_gemma":[0.005050571,0.001518942,0.16860473,0.0011543934,0.000077332304,0.0008619695,0.0048783696,0.6014716,0.21175833,0.00012983942,0.0016830817,0.00281086],"about_ca_topic_score_codex":0.00006982477,"about_ca_topic_score_gemma":0.00007514434,"teacher_disagreement_score":0.24373332,"about_ca_system_score_codex":0.00008793654,"about_ca_system_score_gemma":0.000013767149,"threshold_uncertainty_score":0.76701933},"labels":[],"label_agreement":null},{"id":"W2094744936","doi":"10.5555/1509456.1509508","title":"On efficient Monte Carlo-based statistical static timing analysis of digital circuits","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Monte Carlo method; Computer science; Algorithm; Latin hypercube sampling; Static timing analysis; Quantile; Probabilistic logic; Statistical model; Statistics; Mathematics; Artificial intelligence","score_opus":0.01783805290413317,"score_gpt":0.21669314037145637,"score_spread":0.1988550874673232,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2094744936","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.749439,0.000015865657,0.24720596,0.0000055706732,0.00007366537,0.000098487035,0.000095375064,0.00017181218,0.0028942835],"genre_scores_gemma":[0.99854064,0.0000025757893,0.0012702582,0.000025490754,0.000008589304,0.000008349623,0.00002629884,0.000029421808,0.00008837434],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99879134,0.0000125234155,0.00033463782,0.00018644311,0.00038564685,0.0002894152],"domain_scores_gemma":[0.9992386,0.00029185327,0.00003242364,0.00028329043,0.000048784186,0.00010506645],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007268948,0.00017431894,0.00033967296,0.0003532917,0.00004294197,0.000021680744,0.0001220827,0.000045952365,0.00019702646],"category_scores_gemma":[0.000050173247,0.00015576111,0.00009513536,0.0007650669,0.000062911044,0.000078480974,0.000010253371,0.00010373302,0.00007380209],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006425903,0.00006619452,0.0016319955,0.00003588525,0.00025945358,0.000029329552,0.0002447776,0.9958491,0.00021209584,0.00022206939,0.0005793417,0.0008633692],"study_design_scores_gemma":[0.00031417466,0.00008265169,0.007907453,0.000013688063,0.0001771959,0.0000013132642,0.000024444122,0.98932636,0.0019390762,0.0000051589473,0.000024761115,0.00018375127],"about_ca_topic_score_codex":0.000017691786,"about_ca_topic_score_gemma":0.0000046613095,"teacher_disagreement_score":0.24910165,"about_ca_system_score_codex":0.0001005685,"about_ca_system_score_gemma":0.000032596447,"threshold_uncertainty_score":0.63517535},"labels":[],"label_agreement":null},{"id":"W2095558812","doi":"10.1145/1059876.1059881","title":"A detailed power model for field-programmable gate arrays","year":2005,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":167,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Logic block; CAD; Reconfigurable computing; Embedded system; Power (physics); Block (permutation group theory); Dynamic demand; Power optimization; Dissipation; Power analysis; Field (mathematics); Design space exploration; Power domains; Computer architecture; Power consumption; Engineering; Algorithm","score_opus":0.016392559768647383,"score_gpt":0.23061199951683578,"score_spread":0.2142194397481884,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095558812","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010552882,0.0003996774,0.98615867,0.00011400691,0.00027693747,0.0014160916,0.00001090595,0.0008014767,0.0002693757],"genre_scores_gemma":[0.96342474,0.00007476804,0.034893278,0.000029466051,0.000043786495,0.000850172,0.000007002413,0.00007220335,0.0006045854],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998183,0.00005525607,0.0006041988,0.00025882196,0.00028363065,0.0006150808],"domain_scores_gemma":[0.9987988,0.0002699144,0.00011508991,0.00061290397,0.00012390323,0.00007941531],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004874851,0.00027868414,0.0003527695,0.000305709,0.00012699314,0.00005487249,0.00035345732,0.00019661854,0.000069807116],"category_scores_gemma":[0.000025370859,0.00028445583,0.0001557791,0.00034154183,0.000018987363,0.00045227667,0.00000175208,0.00022561723,0.000085723914],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000061490515,0.00006749738,0.0000012963579,0.00011523164,0.00014063677,1.6890422e-7,0.00032095658,0.9823738,0.008816274,0.0004885286,0.00072546344,0.0068886927],"study_design_scores_gemma":[0.0009082983,0.000412151,0.0000032886423,0.000072808325,0.000060332724,0.000009589502,0.00004001749,0.9421146,0.054797262,0.0002919674,0.001021129,0.0002685916],"about_ca_topic_score_codex":0.000004338355,"about_ca_topic_score_gemma":0.000016268295,"teacher_disagreement_score":0.95287186,"about_ca_system_score_codex":0.0003735756,"about_ca_system_score_gemma":0.00012030346,"threshold_uncertainty_score":0.9999608},"labels":[],"label_agreement":null},{"id":"W2095577517","doi":"10.1007/s00034-012-9417-y","title":"Low-Power Finite Impulse Response (FIR) Filter Design Using Two-Dimensional Logarithmic Number System (2DLNS) Representations","year":2012,"lang":"en","type":"article","venue":"Circuits Systems and Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"CMC Microsystems","keywords":"Adder; Finite impulse response; Very-large-scale integration; Multiplication (music); Computer science; Digital signal processing; Arithmetic; Multiplier (economics); Digital filter; Logarithm; Recursive filter; Filter (signal processing); Mathematics; Algorithm; Computer hardware; Embedded system; Latency (audio); Root-raised-cosine filter","score_opus":0.026420378818378717,"score_gpt":0.253555060746726,"score_spread":0.2271346819283473,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095577517","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7370058,0.0030941758,0.25656986,0.0000071787094,0.0011057518,0.00073273556,0.000026311287,0.00056642597,0.00089175394],"genre_scores_gemma":[0.99791336,0.000003627474,0.0011486028,0.000028922736,0.0004902627,0.000086924214,0.0000107269,0.00014049116,0.00017707745],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9968963,0.0003590742,0.0008004593,0.00047265989,0.000538468,0.0009329964],"domain_scores_gemma":[0.99841017,0.00044626105,0.00019377457,0.00036185578,0.00021265306,0.000375262],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0016210504,0.00048676642,0.00054400886,0.00028971475,0.00055144995,0.00039489724,0.00020944259,0.00023533001,0.000074475],"category_scores_gemma":[0.000047015827,0.0004637007,0.000089490364,0.00051816646,0.0001099446,0.0014894737,0.000061721075,0.00037502198,0.00015487001],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017299966,0.00012756925,0.0043709143,0.002354243,0.0002120444,0.00016206011,0.0049918694,0.759022,0.22416414,0.00016978373,0.00085295335,0.0033993938],"study_design_scores_gemma":[0.0013785181,0.000059259175,0.0016307491,0.0020319168,0.00012932163,0.0015687812,0.0008722428,0.98306626,0.007940089,0.00001810056,0.00026545837,0.0010392957],"about_ca_topic_score_codex":0.000034895245,"about_ca_topic_score_gemma":3.931558e-7,"teacher_disagreement_score":0.26090756,"about_ca_system_score_codex":0.0003291223,"about_ca_system_score_gemma":0.00015144222,"threshold_uncertainty_score":0.9997815},"labels":[],"label_agreement":null},{"id":"W2095852187","doi":"10.1109/iccd.2009.5413167","title":"VariPipe: Low-overhead variable-clock synchronous pipelines","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CPU multiplier; Synchronous circuit; Digital clock manager; Pipeline transport; Clock skew; Pipeline (software); Computer science; Overhead (engineering); Asynchronous circuit; Asynchronous communication; Clock rate; Clock domain crossing; Variable (mathematics); Timing failure; Clock gating; Electronic engineering; Clock signal; Engineering","score_opus":0.003448329925533988,"score_gpt":0.17924666519132595,"score_spread":0.17579833526579197,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095852187","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09162091,0.0018292848,0.5155896,0.00035094112,0.0032946726,0.0007319987,0.000021117368,0.005288897,0.38127258],"genre_scores_gemma":[0.9778123,0.00015351633,0.01741876,0.0005538202,0.0005166675,0.000014234873,0.000015010937,0.00006276069,0.0034529385],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99843806,0.000015448433,0.00038308662,0.0002889785,0.0002658799,0.00060853607],"domain_scores_gemma":[0.9991645,0.000051414718,0.000028128714,0.0005315575,0.000063074745,0.00016131175],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00016924254,0.00033211996,0.00030602326,0.00014678368,0.00008193492,0.00008404915,0.0003278966,0.0001779969,0.001079807],"category_scores_gemma":[0.000024200068,0.0003043991,0.00006563854,0.00045659314,0.00002415008,0.0004303255,0.000023043118,0.0002515119,0.0012855991],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009285612,0.0005758502,0.00085860415,0.0005042547,0.00028496236,0.00013579956,0.0009293162,0.3513911,0.092489935,0.03458787,0.42430645,0.09384298],"study_design_scores_gemma":[0.0030521702,0.0005429716,0.0071626846,0.00027201627,0.00013210831,0.00015896978,0.00010046353,0.81490797,0.05063769,0.0032344207,0.117152855,0.0026456548],"about_ca_topic_score_codex":0.000031357264,"about_ca_topic_score_gemma":0.0000057213965,"teacher_disagreement_score":0.88619137,"about_ca_system_score_codex":0.00014284551,"about_ca_system_score_gemma":0.000049791546,"threshold_uncertainty_score":0.9999408},"labels":[],"label_agreement":null},{"id":"W2095986099","doi":"10.1109/icecs.2009.5410810","title":"Framework for statistical design of a flip-flop","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Flip-flop; FLOPS; Process (computing); Computer science; CMOS; Electronic circuit; Electronic engineering; Sequential logic; Logic gate; Process variation; Yield (engineering); Computer engineering; Parallel computing; Algorithm; Engineering; Electrical engineering","score_opus":0.02209432032655392,"score_gpt":0.2608813070615118,"score_spread":0.23878698673495788,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2095986099","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002788093,0.00007666953,0.994628,0.00005173452,0.00019401827,0.0003112321,0.000012993732,0.000270455,0.0016668194],"genre_scores_gemma":[0.49849305,0.000014509898,0.5012743,0.00006690368,0.00005290078,0.000014553988,0.000003061771,0.00001641116,0.00006433428],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992553,0.000010469355,0.00022540726,0.00011628679,0.00012624517,0.00026629883],"domain_scores_gemma":[0.99936455,0.00031373076,0.000016468071,0.00020101124,0.000036726542,0.00006750865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014446383,0.0001256137,0.00019058304,0.000066035194,0.000022711587,0.000014472631,0.00013142603,0.0001030489,0.00021292982],"category_scores_gemma":[0.00008303399,0.000111807836,0.000032412663,0.00014177937,0.000021787548,0.00009337726,0.0000051246825,0.00010264427,0.000056044624],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021359467,0.00019824484,0.00015462375,0.00026046473,0.00015003975,0.000013358274,0.00088200613,0.16217923,0.026951145,0.62460095,0.08614441,0.098251924],"study_design_scores_gemma":[0.0011185615,0.0010438506,0.0027509807,0.00011564534,0.00006305485,0.0000074594454,0.00005956761,0.79832155,0.09570546,0.09534444,0.0047665345,0.00070287386],"about_ca_topic_score_codex":0.0000011069909,"about_ca_topic_score_gemma":2.3789298e-7,"teacher_disagreement_score":0.6361423,"about_ca_system_score_codex":0.000029491242,"about_ca_system_score_gemma":0.000018189987,"threshold_uncertainty_score":0.4559391},"labels":[],"label_agreement":null},{"id":"W2096172098","doi":"10.1145/370155.370389","title":"Formal verification of pulse-mode asynchronous circuits","year":2001,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Asynchronous communication; Computer science; Pulse (music); Electronic circuit; Mode (computer interface); Electronic engineering; Electrical engineering; Engineering; Telecommunications; Detector","score_opus":0.00975927249938467,"score_gpt":0.21578873445798274,"score_spread":0.2060294619585981,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096172098","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7629593,0.00012790422,0.14618297,0.00001725018,0.0003114227,0.00015993246,0.0000035151213,0.0003938107,0.0898439],"genre_scores_gemma":[0.99866885,0.00012052337,0.00083929277,0.000017390825,0.000066768516,0.00001565092,0.000011357426,0.000026999482,0.00023318455],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992473,0.0000060256916,0.00022841545,0.00010469687,0.00014409891,0.00026944405],"domain_scores_gemma":[0.9996027,0.000014190938,0.000024691899,0.0002706499,0.000036560938,0.000051211915],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000911158,0.00011265464,0.00013067356,0.0000957727,0.00003089115,0.000012482981,0.00014950676,0.00007146909,0.00037854267],"category_scores_gemma":[0.0000060565117,0.00010975504,0.000036110257,0.00021231303,0.000020627032,0.00046134728,0.000011185911,0.000079692836,0.00023898542],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036405258,0.00022086472,0.014426796,0.0004276738,0.00018885154,0.000020249212,0.0020865696,0.15707484,0.40467277,0.009492986,0.005753042,0.40559894],"study_design_scores_gemma":[0.0015283742,0.00022546863,0.07018113,0.000059415204,0.000046787987,0.00007520192,0.00015551943,0.49371687,0.41794083,0.00025350362,0.014986758,0.00083014125],"about_ca_topic_score_codex":0.00002425739,"about_ca_topic_score_gemma":0.00001113431,"teacher_disagreement_score":0.4047688,"about_ca_system_score_codex":0.0000681653,"about_ca_system_score_gemma":0.00001685069,"threshold_uncertainty_score":0.44756806},"labels":[],"label_agreement":null},{"id":"W2096228469","doi":"10.1109/fpl.2008.4629909","title":"Fast toggle rate computation for FPGA circuits","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Stratix; Field-programmable gate array; Benchmark (surveying); Electronic circuit; Scalability; Routing (electronic design automation); Key (lock); Logic gate; Computation; Electronic engineering; Computer engineering; Algorithm; Computer hardware; Embedded system; Engineering; Electrical engineering","score_opus":0.021223071112799086,"score_gpt":0.21252562842213985,"score_spread":0.19130255730934076,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096228469","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2944267,0.00005990801,0.6894822,0.000033685545,0.00058262993,0.00030887712,0.0000061385476,0.00066589593,0.014433956],"genre_scores_gemma":[0.99368745,0.000025039759,0.00504942,0.00007750319,0.00011372969,0.00003827098,0.000020510535,0.000035848087,0.00095223385],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994223,0.000005566944,0.00015408968,0.000116472016,0.00008084857,0.00022073895],"domain_scores_gemma":[0.99973834,0.00004921012,0.000014101795,0.00010476606,0.00004298637,0.00005061565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007576237,0.0001114158,0.00011625524,0.00007020504,0.00008002991,0.000016119866,0.00007913359,0.000050272356,0.00006244871],"category_scores_gemma":[0.0000073476176,0.00010787761,0.000037565405,0.00013458132,0.000016964768,0.0002149781,0.000007379942,0.00005517,0.00026564256],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015770649,0.00007224975,0.0010523265,0.00028511812,0.00011616975,0.000019980273,0.0019723738,0.71994185,0.058501016,0.0009785512,0.15121669,0.06582792],"study_design_scores_gemma":[0.0014973608,0.00012329829,0.008479879,0.000023544255,0.000015383035,0.000032312295,0.0000654115,0.8566882,0.1200824,0.00023200002,0.012235611,0.00052458735],"about_ca_topic_score_codex":0.000003803513,"about_ca_topic_score_gemma":0.0000033579965,"teacher_disagreement_score":0.6992607,"about_ca_system_score_codex":0.000045942652,"about_ca_system_score_gemma":0.000014399383,"threshold_uncertainty_score":0.4399121},"labels":[],"label_agreement":null},{"id":"W2096549222","doi":"10.1109/iscas.2005.1464917","title":"An MCML Four-Bit Ripple-Carry Adder Design in 1 GHz Range","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Adder; CMOS; Computer science; Carry (investment); Electronic engineering; Ripple; 4-bit; Integrated circuit design; Electronic circuit; Power–delay product; Power (physics); Logic synthesis; Logic gate; Electrical engineering; Engineering","score_opus":0.02159631509264212,"score_gpt":0.2171468080481765,"score_spread":0.19555049295553437,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096549222","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7205806,0.0010219555,0.23784882,0.00038787097,0.00084423623,0.0011028261,0.0000120099985,0.002442145,0.035759576],"genre_scores_gemma":[0.9605409,0.000075949574,0.037896097,0.0002470057,0.00033485494,0.00007084685,0.0000062751574,0.00008806265,0.00074003474],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99853235,0.000053953776,0.00033454597,0.0002745265,0.00024019025,0.00056444446],"domain_scores_gemma":[0.99924445,0.00007477827,0.000020531428,0.0004780705,0.000026691961,0.00015549482],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00038851425,0.00027437418,0.0002562458,0.00026053423,0.000044162858,0.000057155907,0.00032359222,0.00016422026,0.0017404385],"category_scores_gemma":[0.00001277953,0.00026008452,0.000053451437,0.00036088118,0.000027699967,0.00081839145,0.000020611884,0.00026669138,0.0011526364],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000090662325,0.0002410805,0.010040427,0.00012633023,0.00010774403,0.000099671495,0.0026322247,0.80049145,0.03576345,0.0005313848,0.08790793,0.061967637],"study_design_scores_gemma":[0.0028909924,0.00019763953,0.01482134,0.000070839655,0.000034104087,0.00003858071,0.00016549486,0.8873395,0.05172279,0.00018683776,0.0412493,0.0012826278],"about_ca_topic_score_codex":0.00003662428,"about_ca_topic_score_gemma":0.00015938836,"teacher_disagreement_score":0.23996031,"about_ca_system_score_codex":0.000162167,"about_ca_system_score_gemma":0.000026971731,"threshold_uncertainty_score":0.99998516},"labels":[],"label_agreement":null},{"id":"W2096810661","doi":"10.1109/cicc.2004.1358930","title":"A novel low-power FPGA routing switch","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Routing (electronic design automation); Power (physics); Embedded system","score_opus":0.0072526090216366666,"score_gpt":0.1904968361511551,"score_spread":0.18324422712951843,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096810661","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6789834,0.000092234695,0.24686249,0.0001293206,0.0009801609,0.00023260532,0.0000036574004,0.0016749944,0.07104117],"genre_scores_gemma":[0.98894864,0.000010870656,0.010177461,0.00018092006,0.00011636395,0.000016893993,0.0000029469377,0.00007353023,0.00047236797],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987632,0.0000032487642,0.00027670633,0.00021978821,0.00022991783,0.00050714565],"domain_scores_gemma":[0.9994539,0.00002265179,0.000021754811,0.00035065206,0.000036175177,0.00011483878],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001442828,0.00023482088,0.00019216831,0.00011084472,0.00007092941,0.000062716616,0.00023260798,0.00011363316,0.00033338537],"category_scores_gemma":[0.000017484866,0.00021479445,0.000068928,0.00032973543,0.000023745919,0.00035469703,0.000041433348,0.00022684515,0.0011509808],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025289482,0.00031356633,0.0011775343,0.00020827237,0.00024002964,0.00007153883,0.0038804302,0.4615525,0.504794,0.015788864,0.005780101,0.006167888],"study_design_scores_gemma":[0.008194992,0.00027984494,0.013478964,0.00050504494,0.000073609466,0.00021671566,0.000725596,0.07534294,0.8805625,0.0010003678,0.016484935,0.003134524],"about_ca_topic_score_codex":0.00004548401,"about_ca_topic_score_gemma":0.000019073366,"teacher_disagreement_score":0.38620955,"about_ca_system_score_codex":0.00018416587,"about_ca_system_score_gemma":0.000036542202,"threshold_uncertainty_score":0.99962676},"labels":[],"label_agreement":null},{"id":"W2096951237","doi":"10.1109/ccece.2007.410","title":"Using Keeper Control and Body Bias for Fine Grained Threshold Voltage Compensation in Dynamic Logic","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Noise margin; Logic gate; Computer science; Variance (accounting); Pass transistor logic; Control theory (sociology); Compensation (psychology); Delay calculation; Control logic; Propagation delay; Electronic engineering; Electronic circuit; Voltage; Algorithm; Engineering; Digital electronics; Control (management); Electrical engineering; Transistor","score_opus":0.029471131301277615,"score_gpt":0.2617241084065199,"score_spread":0.23225297710524226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2096951237","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.59981585,0.000108362154,0.39872754,0.000026240363,0.0001401826,0.00040936386,0.0000051054417,0.0001394525,0.0006278811],"genre_scores_gemma":[0.99431735,0.000008687996,0.0053495904,0.00011348648,0.000041254432,0.0000131862,0.000015023963,0.000035216995,0.00010619833],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99907595,0.00000660081,0.00029730797,0.00016974301,0.000104712955,0.0003456897],"domain_scores_gemma":[0.9996051,0.0001363289,0.000028601951,0.0001427207,0.000033087694,0.00005414301],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005029983,0.00016800799,0.00021736552,0.00022709931,0.00004572337,0.000032216183,0.000072870105,0.000099098404,0.00002874316],"category_scores_gemma":[0.000026375461,0.00015171354,0.00003292172,0.00018193778,0.000028723442,0.0002091171,0.000011391897,0.00010740438,0.000007246203],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002570512,0.000114188115,0.042616647,0.00035550472,0.00010661158,0.000042950473,0.00065532717,0.13563354,0.8042942,0.010549128,0.0003969423,0.0049778437],"study_design_scores_gemma":[0.0022031197,0.000060472707,0.02227976,0.00002381199,0.000015187134,0.0000069879593,0.000037917405,0.9713856,0.0029968712,0.00059638027,0.00017070983,0.00022320953],"about_ca_topic_score_codex":0.000027504148,"about_ca_topic_score_gemma":0.000367939,"teacher_disagreement_score":0.835752,"about_ca_system_score_codex":0.00011803893,"about_ca_system_score_gemma":0.000008883809,"threshold_uncertainty_score":0.6186698},"labels":[],"label_agreement":null},{"id":"W2097163769","doi":"10.1109/43.986420","title":"Predicting potential performance for digital circuits","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"University of California, Los Angeles; University of Illinois at Urbana-Champaign; Northwestern University; National Science Foundation","keywords":"Computer science; Set (abstract data type); Electronic circuit; Digital electronics; Abstraction; Greedy algorithm; Circuit design; Measure (data warehouse); Computer engineering; Algorithm; Embedded system; Engineering; Data mining; Electrical engineering","score_opus":0.023922684534578183,"score_gpt":0.19144412394885388,"score_spread":0.1675214394142757,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097163769","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14505085,0.00033446186,0.8503426,0.0000052616456,0.002482047,0.00094072754,0.0001483339,0.00047607708,0.00021966388],"genre_scores_gemma":[0.99867266,0.00020230535,0.00048099173,0.000012188806,0.00018501711,0.00015025315,0.0000094165225,0.00009081372,0.00019636728],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978616,0.000058656835,0.00080956274,0.00041894615,0.0003411933,0.00050998846],"domain_scores_gemma":[0.99888784,0.00022229836,0.00013278036,0.00034836138,0.00023805269,0.00017064266],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027394848,0.00044026485,0.0005690111,0.00041650006,0.00023634062,0.00025130063,0.0002778359,0.00024020213,0.000023122353],"category_scores_gemma":[0.0000049393884,0.00040805488,0.00014284077,0.0004253134,0.000080833095,0.00066960946,0.0000013782249,0.0003545571,0.000027284455],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018257213,0.00013369272,0.000047316677,0.00048394655,0.00026608762,0.000007203855,0.0004840536,0.84301406,0.01003956,0.000019250372,0.00060780335,0.14487879],"study_design_scores_gemma":[0.0011046772,0.0008247608,0.000039146435,0.0005126225,0.00006432566,0.00013842397,0.00009575728,0.9840095,0.012611602,0.0000054018988,0.00018129428,0.00041250556],"about_ca_topic_score_codex":0.000014605915,"about_ca_topic_score_gemma":6.870357e-7,"teacher_disagreement_score":0.8536218,"about_ca_system_score_codex":0.00012931023,"about_ca_system_score_gemma":0.000031424475,"threshold_uncertainty_score":0.99983716},"labels":[],"label_agreement":null},{"id":"W2097189270","doi":"10.1109/tvlsi.2010.2068317","title":"A Bias-Dependent Model for the Impact of Process Variations on the SRAM Soft Error Immunity","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Soft error; CMOS; Monte Carlo method; Capacitor; Coupling (piping); Electronic engineering; Process variation; Spice; Voltage; Physics; Engineering; Computer science; Electrical engineering; Mathematics; Statistics","score_opus":0.02853844890144591,"score_gpt":0.2721632460699615,"score_spread":0.2436247971685156,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097189270","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22250322,0.000026319465,0.77293223,0.00009399972,0.0018922815,0.0014761726,0.00060246536,0.00024155591,0.00023174271],"genre_scores_gemma":[0.9978279,0.000013854458,0.00017742414,0.000025324842,0.00011971708,0.0012394101,0.000020414898,0.000076590186,0.00049935956],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980995,0.00010943009,0.00065409153,0.00026503683,0.00046733266,0.00040463035],"domain_scores_gemma":[0.99783075,0.00067786034,0.00016880628,0.0008682622,0.00036453066,0.00008980626],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0009376024,0.0003714881,0.0003422689,0.00025147662,0.000635615,0.0001575124,0.00052528037,0.00025613877,0.000087746565],"category_scores_gemma":[0.000044528508,0.0002177184,0.00035979174,0.0004649598,0.00007688946,0.00046376197,0.0000017133311,0.0009410565,0.00005308396],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008458847,0.00028703513,0.000015660242,0.00006948435,0.00019764104,1.9744377e-7,0.002977174,0.98264635,0.012125848,0.00036950363,0.0005525484,0.0006739601],"study_design_scores_gemma":[0.0005218657,0.00016059581,0.00011189298,0.00010187745,0.00008728475,0.000008028189,0.0010086942,0.97645193,0.021170588,0.000077901226,0.00006348953,0.00023586258],"about_ca_topic_score_codex":0.0002333562,"about_ca_topic_score_gemma":0.0007513022,"teacher_disagreement_score":0.7753247,"about_ca_system_score_codex":0.00020093763,"about_ca_system_score_gemma":0.000164732,"threshold_uncertainty_score":0.8878299},"labels":[],"label_agreement":null},{"id":"W2097546193","doi":"10.1007/s11081-007-9004-4","title":"Modeling leakage power reduction in VLSI as optimization problems","year":2007,"lang":"en","type":"article","venue":"Optimization and Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; University of Guelph","funders":"","keywords":"Subthreshold conduction; Very-large-scale integration; Computer science; CMOS; Leakage (economics); Reduction (mathematics); Power optimization; Electronic engineering; Dissipation; Transistor; Cluster analysis; Sizing; Power (physics); Computer engineering; Electrical engineering; Embedded system; Engineering; Voltage; Mathematics","score_opus":0.005268158353263225,"score_gpt":0.18004443015768595,"score_spread":0.17477627180442273,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2097546193","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0854639,0.00023562547,0.911542,0.000016840862,0.00042846572,0.0002067447,7.111158e-7,0.00047547644,0.001630265],"genre_scores_gemma":[0.9334368,0.00042720832,0.06589938,0.000009874539,0.00006176385,0.000015447844,0.000024348277,0.000072749935,0.000052432562],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99897903,0.000006133873,0.00033767425,0.00020309418,0.00014354577,0.000330494],"domain_scores_gemma":[0.99969834,0.000012196792,0.000019867799,0.00013685564,0.000041101717,0.00009161838],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030415796,0.00020014819,0.00015528832,0.00041603792,0.000048728358,0.000062551575,0.00006805609,0.00013847867,0.00005421334],"category_scores_gemma":[0.000022130356,0.00023224302,0.000022901893,0.000497463,0.00000988298,0.0005970874,0.000016726242,0.00018698949,0.000008091603],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000046433343,0.000009864494,0.000035302455,0.00005329794,0.000008587819,0.000002802622,0.0005087271,0.9967108,0.002245984,0.00011843365,0.000011223413,0.00029036804],"study_design_scores_gemma":[0.00036498008,0.000020414976,0.000046958336,0.00006597063,0.0000060221037,0.000021843358,0.00009075891,0.9980228,0.0009935104,0.000004277279,0.00009958137,0.00026289365],"about_ca_topic_score_codex":0.0000113849965,"about_ca_topic_score_gemma":0.000002415197,"teacher_disagreement_score":0.8479729,"about_ca_system_score_codex":0.00012341126,"about_ca_system_score_gemma":0.00000898627,"threshold_uncertainty_score":0.9470596},"labels":[],"label_agreement":null},{"id":"W2098224237","doi":"10.1109/iscas.1997.621519","title":"A study on split-output TSPC CMOS circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Netlist; CMOS; Electronic circuit; Electronic engineering; Computer science; Spice; Logic gate; Heuristic; Integrated injection logic; Digital electronics; Electrical engineering; Engineering; Pass transistor logic; Computer hardware","score_opus":0.03851333657407777,"score_gpt":0.2171980227201816,"score_spread":0.17868468614610383,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098224237","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7737756,0.00009416783,0.0011527551,0.000040716066,0.00056084216,0.00047407308,0.0000021162691,0.0010687914,0.22283094],"genre_scores_gemma":[0.99354124,0.000015482978,0.00012397273,0.00011677476,0.0001362142,0.000048002454,9.688541e-7,0.000058288322,0.005959075],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99886495,0.000018257206,0.00022323045,0.00023401846,0.0002879541,0.0003715858],"domain_scores_gemma":[0.9993506,0.000039667502,0.000014535835,0.0004720334,0.000020752079,0.00010238866],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000114172224,0.0002196317,0.00019350345,0.00014289288,0.000056354755,0.000051218314,0.00022797831,0.0000679372,0.0010491915],"category_scores_gemma":[0.000011448677,0.0001940073,0.000046524423,0.00028414917,0.000013343358,0.0001729723,0.000022591148,0.00019693332,0.0058750687],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028585326,0.0044487696,0.04340166,0.00036258448,0.0011697415,0.0009897207,0.038401764,0.06458512,0.011644262,0.0051408405,0.53470385,0.2951231],"study_design_scores_gemma":[0.015884224,0.0060557355,0.29270393,0.00034545825,0.00035419245,0.00019163323,0.0064018182,0.4666042,0.051671438,0.00031349462,0.15231194,0.007161947],"about_ca_topic_score_codex":0.000006991569,"about_ca_topic_score_gemma":0.000005031269,"teacher_disagreement_score":0.40201908,"about_ca_system_score_codex":0.000084359606,"about_ca_system_score_gemma":0.0000035673522,"threshold_uncertainty_score":0.999864},"labels":[],"label_agreement":null},{"id":"W2098542655","doi":"10.1109/ccece.2007.284","title":"Early Analysis of Timing Margins and Yield","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Yield (engineering); Static timing analysis; Representation (politics); Process (computing); Computer science; Upper and lower bounds; Stability (learning theory); Control theory (sociology); Mathematics; Control (management)","score_opus":0.013048734972031108,"score_gpt":0.20881768034352885,"score_spread":0.19576894537149775,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098542655","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92765284,0.000094480674,0.051015645,0.0000062422578,0.00006089415,0.000037293314,0.0000015980628,0.00010263956,0.02102835],"genre_scores_gemma":[0.9968079,0.000025672643,0.0028072554,0.000016209377,0.000017203138,8.0261594e-7,0.0000012200477,0.0000113752285,0.0003124129],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9994925,0.000002046716,0.00016329665,0.00008093523,0.00009665886,0.00016453788],"domain_scores_gemma":[0.99971247,0.00006710625,0.000014062264,0.00014175904,0.000016305801,0.000048291113],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017678406,0.000075414486,0.00015858332,0.00034792046,0.000015833082,0.000010734915,0.000060129303,0.000047288493,0.00019764224],"category_scores_gemma":[0.0000074566647,0.00006876898,0.00004080739,0.00058398047,0.000017512317,0.0001112685,0.000013615543,0.00005902577,0.000013101052],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005337387,0.0000884605,0.589741,0.0003153745,0.004856445,0.000052668653,0.006524098,0.06490013,0.28276744,0.0039390097,0.003554629,0.043207362],"study_design_scores_gemma":[0.00016070032,0.000037522845,0.85615045,0.000015221222,0.0003459919,0.0000013031524,0.0001175123,0.085958205,0.056441862,0.000011701082,0.000544498,0.00021501728],"about_ca_topic_score_codex":0.00008267437,"about_ca_topic_score_gemma":0.00009415181,"teacher_disagreement_score":0.26640946,"about_ca_system_score_codex":0.000015522282,"about_ca_system_score_gemma":0.0000024472533,"threshold_uncertainty_score":0.28043178},"labels":[],"label_agreement":null},{"id":"W2098686588","doi":"10.1109/async.2005.19","title":"Design of High-Performance Power-Aware Asynchronous Pipelined Circuits in MOS Current Mode Logic","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Asynchronous communication; Electronic circuit; Logic gate; Asynchronous circuit; Power (physics); Current-mode logic; Mode (computer interface); Current (fluid); Logic synthesis; Electronic engineering; Electrical engineering; Computer architecture; Telecommunications; Engineering; Clock signal; Algorithm","score_opus":0.01595834795768731,"score_gpt":0.22911744977978787,"score_spread":0.21315910182210057,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098686588","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5552908,0.00089081726,0.44074127,0.000041641582,0.00056223327,0.00058635493,0.000010669607,0.0005319307,0.0013442761],"genre_scores_gemma":[0.99351543,0.00061969244,0.0054675634,0.000047818445,0.00011682891,0.000072015115,0.000013593374,0.000078746045,0.00006830911],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977491,0.00004613391,0.00076732377,0.00036063473,0.00038046183,0.00069636136],"domain_scores_gemma":[0.99907625,0.00007783749,0.00008298597,0.0005485247,0.0000889825,0.00012542694],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00030283447,0.00041131594,0.0005063003,0.00038800307,0.00004449477,0.000025042007,0.00046785388,0.00017382692,0.00035796466],"category_scores_gemma":[0.000015685979,0.0003854767,0.000057021334,0.0005805864,0.000056428755,0.0006208115,0.000050590454,0.00037998686,0.0003991286],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017554768,0.00014017923,0.00073428225,0.0001598643,0.000021433587,0.0000042649376,0.0003790181,0.95103365,0.0055846,0.00020075851,0.0008905004,0.040833868],"study_design_scores_gemma":[0.0013026915,0.00018610602,0.0029178408,0.00015014621,0.000015927571,0.00000970574,0.000026507605,0.92226887,0.0721217,0.00008790248,0.00033462592,0.00057798193],"about_ca_topic_score_codex":0.000027676933,"about_ca_topic_score_gemma":0.000019419285,"teacher_disagreement_score":0.43822464,"about_ca_system_score_codex":0.00036252616,"about_ca_system_score_gemma":0.000090811925,"threshold_uncertainty_score":0.9998597},"labels":[],"label_agreement":null},{"id":"W2098762322","doi":"10.1109/fpt.2005.1568543","title":"Dynamic voltage scaling for commercial FPGAs","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":108,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Robustness (evolution); Field-programmable gate array; Computer science; Voltage; Dynamic voltage scaling; Inverter; Scaling; Chip; Electronic circuit; Margin (machine learning); Electronic engineering; Electrical engineering; Embedded system; Engineering; Mathematics","score_opus":0.004686401898973149,"score_gpt":0.1989884581160111,"score_spread":0.19430205621703794,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2098762322","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42552182,0.00014585593,0.55370414,0.00005642156,0.0008065433,0.0003337525,0.000016684642,0.0009488274,0.018465983],"genre_scores_gemma":[0.98930424,0.000006537259,0.009008825,0.00005881519,0.0001626659,0.00003794136,0.000031242347,0.000055153985,0.0013345695],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99923575,0.000003620643,0.00020278063,0.00012781813,0.00010188995,0.00032813742],"domain_scores_gemma":[0.99969923,0.00004755885,0.000013691598,0.00017707117,0.000024004747,0.00003841237],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000106279025,0.00014593614,0.00014659637,0.00008453739,0.00007393155,0.000039591174,0.00013886386,0.00007819856,0.00009349155],"category_scores_gemma":[0.0000049422483,0.00014010239,0.00006352028,0.00012284344,0.000019821946,0.00016194695,0.0000143360285,0.000088031484,0.00014552346],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007168761,0.00019454604,0.004729592,0.00067761,0.00015189087,0.000021098262,0.00045123638,0.5628618,0.1304219,0.016845794,0.2064754,0.07709747],"study_design_scores_gemma":[0.0008593587,0.000035722154,0.0061409967,0.000021672304,0.000022694107,0.0000044075755,0.000023582963,0.9366295,0.01885599,0.0007837639,0.036201064,0.00042130132],"about_ca_topic_score_codex":0.000045680114,"about_ca_topic_score_gemma":0.00011512588,"teacher_disagreement_score":0.56378245,"about_ca_system_score_codex":0.00008227286,"about_ca_system_score_gemma":0.000008471651,"threshold_uncertainty_score":0.57132095},"labels":[],"label_agreement":null},{"id":"W2099483698","doi":"10.1109/cicc.2007.4405722","title":"Dynamic Data Stability in Low-power SRAM Design","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Dynamic demand; Computer science; Stability (learning theory); CMOS; Reliability (semiconductor); Access time; Electronic engineering; Power (physics); Computer hardware; Engineering; Physics","score_opus":0.025727827729468727,"score_gpt":0.24736971020802348,"score_spread":0.22164188247855476,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099483698","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4818252,0.00017528224,0.5057219,0.000025932197,0.0005764086,0.000433907,0.000014587202,0.0006834312,0.010543305],"genre_scores_gemma":[0.9787744,0.000023291801,0.020937245,0.00005066756,0.000019359655,0.000007993289,0.000029468363,0.0000531219,0.00010443676],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982389,0.000032773693,0.00045171732,0.00039513863,0.00025388628,0.00062758935],"domain_scores_gemma":[0.99825895,0.00018806374,0.000021939375,0.0013823977,0.000028445489,0.00012019028],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017227652,0.00023743974,0.00023195194,0.00019509465,0.000032039912,0.0000391905,0.00071729114,0.00014219135,0.0007165498],"category_scores_gemma":[0.00006007831,0.0002237084,0.000026973754,0.0004983682,0.000052264822,0.0006722061,0.00013519397,0.00029973843,0.00040865262],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009718804,0.0026866808,0.10384635,0.002088405,0.00061187416,0.0010369876,0.00912132,0.5454048,0.17220607,0.0025181347,0.054119222,0.10538828],"study_design_scores_gemma":[0.000964089,0.0000789624,0.044190876,0.00006035494,0.000012059099,0.000010108379,0.00023771691,0.93045676,0.0207318,0.00019446827,0.0023158123,0.0007469945],"about_ca_topic_score_codex":0.000032289412,"about_ca_topic_score_gemma":0.00033790217,"teacher_disagreement_score":0.49694923,"about_ca_system_score_codex":0.00027060058,"about_ca_system_score_gemma":0.000039446797,"threshold_uncertainty_score":0.91225636},"labels":[],"label_agreement":null},{"id":"W2099807018","doi":"10.1109/icecs.2009.5410901","title":"Two level decomposition based matrix multiplication for FPGAs","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Field-programmable gate array; Multiplier (economics); Computer science; Matrix multiplication; Parallel computing; Multiplication (music); Matrix (chemical analysis); Block (permutation group theory); Arithmetic; Computer hardware; Mathematics","score_opus":0.019725358267393064,"score_gpt":0.29222984796419377,"score_spread":0.2725044896968007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099807018","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08610841,0.000042896794,0.909746,0.0002640248,0.00015200669,0.00044688626,0.000012285566,0.00066398043,0.0025635094],"genre_scores_gemma":[0.8430432,0.000003700563,0.15642211,0.00015102226,0.0000827386,0.000050765128,0.00005269471,0.000019649815,0.0001741348],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994057,0.000005989378,0.00016809769,0.00013277134,0.00008942412,0.00019803592],"domain_scores_gemma":[0.9996442,0.00004378106,0.00001808634,0.00019882366,0.00004530809,0.00004976355],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010000187,0.000118261494,0.00009824069,0.00009397602,0.000052009484,0.00002990927,0.00009882272,0.000051731215,0.000048484264],"category_scores_gemma":[0.0000062004738,0.00011590007,0.00004804701,0.00011849441,0.0000058749397,0.00020064242,0.000002832001,0.000051513147,0.000119474505],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006462937,0.00011772932,0.0002578265,0.00010516601,0.000027412925,0.0000012816719,0.00012114552,0.3960003,0.5298584,0.0051557794,0.012654781,0.055635523],"study_design_scores_gemma":[0.0009764357,0.00005156649,0.0036825954,0.00001308809,0.00001075434,0.0000015803429,0.0000041574754,0.7936897,0.19969694,0.00026189067,0.0014404227,0.00017084555],"about_ca_topic_score_codex":0.0000049863247,"about_ca_topic_score_gemma":0.0000052939286,"teacher_disagreement_score":0.75693476,"about_ca_system_score_codex":0.000084204716,"about_ca_system_score_gemma":0.00000995261,"threshold_uncertainty_score":0.47262678},"labels":[],"label_agreement":null},{"id":"W2099859272","doi":"10.1109/newcas.2007.4488021","title":"Impact of technology scaling on leakage reduction techniques","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Leakage (economics); Subthreshold conduction; Logic gate; Leakage power; Electronic engineering; Transistor; Scaling; Electronic circuit; Computer science; Threshold voltage; Electrical engineering; Voltage; Engineering; Mathematics","score_opus":0.006447555537427847,"score_gpt":0.25375060796184645,"score_spread":0.2473030524244186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2099859272","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9443232,0.00004844457,0.0342633,0.000014991026,0.00015347666,0.0001365761,9.977854e-7,0.0014198974,0.01963911],"genre_scores_gemma":[0.9913291,0.00003013722,0.008449452,0.0000031026937,0.000066088,0.000004795445,0.0000014557966,0.000029376015,0.00008651651],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99931824,0.0000032471453,0.00021952923,0.00011135638,0.000103145154,0.00024448073],"domain_scores_gemma":[0.9996494,0.000013425646,0.00002688769,0.00024273884,0.00003458369,0.000032982865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022245933,0.00012264616,0.00014217934,0.0005650725,0.000023168273,0.0000060153016,0.000113471026,0.00016140197,0.00006570815],"category_scores_gemma":[0.000011632669,0.00010247083,0.000058013415,0.00048339536,0.00004333132,0.00012028627,0.000012512633,0.00017320737,0.000039499984],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026200092,0.000046211175,0.0014867387,0.00003429716,0.000049153787,0.000005016765,0.00010263397,0.0037572368,0.88064486,0.0011879043,0.0014120283,0.11124774],"study_design_scores_gemma":[0.00009548579,0.00020802509,0.003534859,0.000037611488,0.0000051291863,0.0000196135,0.000045997567,0.0011681382,0.9942576,0.00015985899,0.00033482997,0.00013281027],"about_ca_topic_score_codex":0.000017535956,"about_ca_topic_score_gemma":0.0000014793386,"teacher_disagreement_score":0.11361281,"about_ca_system_score_codex":0.00015330483,"about_ca_system_score_gemma":0.0000093798,"threshold_uncertainty_score":0.41786394},"labels":[],"label_agreement":null},{"id":"W2100562022","doi":"10.5555/1129601.1129658","title":"DiCER: distributed and cost-effective redundancy for variation tolerance","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Redundancy (engineering); Fault tolerance; Very-large-scale integration; Computer science; Benchmark (surveying); Monte Carlo method; Parallel computing; Algorithm; Distributed computing; Embedded system; Mathematics","score_opus":0.005589100700472832,"score_gpt":0.21255923571081667,"score_spread":0.20697013501034384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2100562022","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14533313,0.0004625941,0.8471262,0.00025240873,0.00042732133,0.0022957097,0.00008653396,0.00066684146,0.0033493068],"genre_scores_gemma":[0.99220395,0.000056599187,0.006707778,0.0000538072,0.00020087163,0.0005355921,0.000037425616,0.000025545962,0.00017842432],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994203,0.0000084774565,0.0001418541,0.00014701067,0.00007362299,0.00020876252],"domain_scores_gemma":[0.99967635,0.00008459733,0.000018670613,0.00012595672,0.000039762897,0.00005468502],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010498981,0.00012287893,0.0001290832,0.000041356496,0.00006279223,0.000037128768,0.000058627375,0.00006475502,0.000037324415],"category_scores_gemma":[0.000019702877,0.00011593809,0.000024036246,0.000117820615,0.000015735994,0.00034386019,0.000009596292,0.0000698709,0.00003117968],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019499612,0.00016462595,0.0022589203,0.000492923,0.00026141302,0.0000029357657,0.0024463742,0.20527363,0.046386346,0.009989445,0.04073401,0.6917944],"study_design_scores_gemma":[0.0016283548,0.000098771015,0.025853854,0.00003472413,0.000032615826,0.000005837691,0.000015764825,0.8065091,0.030592753,0.00024923374,0.13461637,0.00036263632],"about_ca_topic_score_codex":0.000007007617,"about_ca_topic_score_gemma":0.00001695492,"teacher_disagreement_score":0.84687084,"about_ca_system_score_codex":0.000108085565,"about_ca_system_score_gemma":0.000006732788,"threshold_uncertainty_score":0.47278184},"labels":[],"label_agreement":null},{"id":"W2101029991","doi":"10.1109/tcad.2005.860953","title":"Voltage-Aware Static Timing Analysis","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Voltage; Computer science; Path (computing); Network analysis; Critical path method; Process (computing); Power (physics); Benchmark (surveying); Node (physics); Electronic circuit; Grid; Electronic engineering; Electrical engineering; Engineering; Mathematics; Embedded system","score_opus":0.020360344627829957,"score_gpt":0.2073118645911856,"score_spread":0.18695151996335566,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101029991","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043114144,0.00025478873,0.954453,0.000004415243,0.0010319541,0.00048103393,0.000091416674,0.00043732443,0.00013194248],"genre_scores_gemma":[0.9982793,0.00006230845,0.001255824,0.00001326778,0.0000690668,0.000060295217,0.000019553383,0.000061810395,0.00017862396],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99787277,0.00013446028,0.000849772,0.00038609994,0.0003538594,0.00040305036],"domain_scores_gemma":[0.9988602,0.00027532587,0.00013202439,0.00040560972,0.00020775557,0.000119098826],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035623525,0.0004129738,0.0007453948,0.0009828844,0.0001505097,0.00015382703,0.00022458493,0.00018916414,0.000036137862],"category_scores_gemma":[0.0000015440241,0.00037107948,0.0001780444,0.001407662,0.00006782343,0.0002663611,9.3189345e-7,0.00032697004,0.000023811053],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000990955,0.000080308346,0.000041292744,0.00018052013,0.0006869685,0.000016577778,0.0001975356,0.97676224,0.009861346,0.000048150763,0.0006155151,0.011499669],"study_design_scores_gemma":[0.0005072397,0.00022603737,0.00013087798,0.00023497912,0.00040509476,0.000026145142,0.00012820713,0.98345137,0.014381456,0.000019454843,0.0001019286,0.00038719905],"about_ca_topic_score_codex":0.0005460073,"about_ca_topic_score_gemma":0.000025464875,"teacher_disagreement_score":0.9551651,"about_ca_system_score_codex":0.00016372609,"about_ca_system_score_gemma":0.000053976277,"threshold_uncertainty_score":0.9998741},"labels":[],"label_agreement":null},{"id":"W2101445737","doi":"10.1109/icmcs.2011.5945657","title":"An algorithm for reducing leakage power dissipation in combinational digital designs using dual threshold voltages","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Dissipation; Leakage power; Voltage; Leakage (economics); Threshold voltage; CMOS; Computer science; Low-power electronics; Combinational logic; Electronic engineering; Power (physics); Algorithm; Digital electronics; Integer programming; Logic gate; Mathematical optimization; Engineering; Mathematics; Electrical engineering; Transistor; Electronic circuit; Power consumption; Physics","score_opus":0.04428809074252067,"score_gpt":0.2558467360140006,"score_spread":0.21155864527147994,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101445737","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58614045,0.000025748775,0.41049793,0.0000037691227,0.00032288596,0.0003007478,0.000026006837,0.00024564704,0.0024367971],"genre_scores_gemma":[0.96906555,0.0000022085515,0.030609794,0.00001212303,0.000058791247,0.000035906985,0.00006250529,0.000059122132,0.00009398505],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99893093,0.000009237546,0.00029974894,0.0002335767,0.00019001489,0.00033646837],"domain_scores_gemma":[0.9995836,0.000039646002,0.00003385641,0.00020301879,0.00005926405,0.00008063583],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020177434,0.00019443584,0.00016379028,0.00023917417,0.00007407409,0.000099944176,0.00013481927,0.000104242885,0.00013154632],"category_scores_gemma":[0.00001326237,0.00019442227,0.000044352713,0.00020796554,0.000034488672,0.0017493332,0.000017648354,0.00012133296,0.000012172578],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020221429,0.0037390157,0.08030933,0.00050733547,0.00059637846,0.00018647616,0.035423473,0.2696765,0.28886914,0.025880642,0.0053550904,0.2892544],"study_design_scores_gemma":[0.0008063858,0.00017613769,0.020564273,0.000040687017,0.00001167735,0.000009838511,0.00025738296,0.9539235,0.023044026,0.0007204711,0.000045028926,0.0004005967],"about_ca_topic_score_codex":0.000022122527,"about_ca_topic_score_gemma":0.000005958721,"teacher_disagreement_score":0.68424696,"about_ca_system_score_codex":0.00014193056,"about_ca_system_score_gemma":0.000030256491,"threshold_uncertainty_score":0.792831},"labels":[],"label_agreement":null},{"id":"W2101872699","doi":"10.1109/ccece.2003.1226332","title":"Reducing power consumption in FPGA routing","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"Field-programmable gate array; Routing (electronic design automation); Computer science; Dynamic demand; Energy consumption; Power (physics); Power consumption; Embedded system; Interconnection; Engineering; Electrical engineering; Computer network","score_opus":0.011470590436378266,"score_gpt":0.2149836875182835,"score_spread":0.20351309708190524,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2101872699","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9717172,0.00010694134,0.011300502,0.000041606094,0.00041494082,0.00011473435,5.289021e-7,0.0004855466,0.015818033],"genre_scores_gemma":[0.9966931,0.000029837647,0.0030648136,0.000039150054,0.000034934255,0.000008205594,0.000001925074,0.000028108248,0.000099952755],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992559,0.0000067205383,0.00021304171,0.0001359792,0.000105776955,0.00028260957],"domain_scores_gemma":[0.999753,0.000016740214,0.000013715399,0.00016405896,0.000009503103,0.000042997355],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016301515,0.00011611678,0.00011225825,0.00013438295,0.000029042987,0.000028358321,0.00008471933,0.00006855106,0.00021491275],"category_scores_gemma":[0.000013392251,0.00011574893,0.00002347882,0.00017858014,0.000015291935,0.0002847629,0.000015407035,0.00016090694,0.0004992672],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012359513,0.00006153424,0.017892763,0.000107631495,0.000034219105,0.000053060932,0.004057006,0.8907163,0.075712934,0.00437922,0.000843486,0.006129493],"study_design_scores_gemma":[0.0071727447,0.00019246772,0.20226511,0.0011188511,0.000033705302,0.00013033152,0.000932281,0.11595727,0.6657616,0.0013522756,0.002684519,0.0023988541],"about_ca_topic_score_codex":0.00005586197,"about_ca_topic_score_gemma":0.00002621249,"teacher_disagreement_score":0.77475905,"about_ca_system_score_codex":0.00022085918,"about_ca_system_score_gemma":0.0000128961165,"threshold_uncertainty_score":0.64172363},"labels":[],"label_agreement":null},{"id":"W2102040279","doi":"10.1109/iscas.2008.4542165","title":"Switching activity reduction in low power Booth multiplier","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Operand; Adder; Booth's multiplication algorithm; Multiplier (economics); Computer science; Arithmetic; Reduction (mathematics); Low-power electronics; Binary number; Power consumption; Parallel computing; Algorithm; Mathematics; Power (physics); Telecommunications","score_opus":0.008548588524514865,"score_gpt":0.19100894143055724,"score_spread":0.18246035290604237,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102040279","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97390646,0.000036826874,0.011652612,0.00002765067,0.0006190869,0.00015357403,5.4047484e-7,0.0004892082,0.013114023],"genre_scores_gemma":[0.9977842,0.000048234713,0.0015033868,0.000016158505,0.00007179306,0.000015425432,9.326011e-7,0.000039491308,0.0005203861],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991897,0.000014011403,0.00016138333,0.0001819363,0.0001527729,0.00030024583],"domain_scores_gemma":[0.99965674,0.000017863062,0.000016935426,0.00023607443,0.000013984013,0.000058415044],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011155836,0.00015767608,0.00015228518,0.00017387429,0.000060227558,0.000014480055,0.000097395,0.000094540315,0.00016178092],"category_scores_gemma":[0.000009570443,0.00015118124,0.00003764593,0.0002513976,0.000018500994,0.0005725052,0.000018612456,0.00026341682,0.00022304118],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000092536764,0.00030947654,0.016081456,0.00013154736,0.000075313,0.00010653266,0.006889396,0.18328364,0.7675796,0.000168468,0.0076346206,0.017647415],"study_design_scores_gemma":[0.0021692177,0.00009249459,0.19659095,0.00012146901,0.0000096343665,0.0001886015,0.00021307405,0.313154,0.48290426,0.00006860405,0.0033155312,0.0011721771],"about_ca_topic_score_codex":0.000057557347,"about_ca_topic_score_gemma":0.000017480072,"teacher_disagreement_score":0.28467536,"about_ca_system_score_codex":0.00015884379,"about_ca_system_score_gemma":0.00001754005,"threshold_uncertainty_score":0.61649925},"labels":[],"label_agreement":null},{"id":"W2102259118","doi":"10.1109/mwscas.1995.510200","title":"Design and implementation of asynchronous parallel multiply-accumulate arithmetic architectures","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Asynchronous communication; Computer science; Arithmetic; Binary number; Multiplication (music); Adder; Multiplier (economics); Parallel computing; Saturation arithmetic; Application-specific integrated circuit; Arbitrary-precision arithmetic; Multiplication algorithm; Throughput; Algorithm; Latency (audio); Computer hardware; Mathematics","score_opus":0.016313962400204603,"score_gpt":0.23528798788287397,"score_spread":0.21897402548266937,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102259118","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.56132513,0.00061969896,0.43631345,0.000037757494,0.00011002099,0.00045873204,0.000003351022,0.00022420152,0.0009076562],"genre_scores_gemma":[0.9286063,0.0001533203,0.07109615,0.00001611642,0.000021641026,0.000023962886,0.0000018421374,0.000026922442,0.00005376253],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992625,0.000022424894,0.00022546551,0.00014016376,0.000120916986,0.00022852923],"domain_scores_gemma":[0.99960274,0.00006139608,0.00003999421,0.00022171155,0.000017905511,0.000056238547],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010809579,0.0001526333,0.00017105787,0.00011223962,0.000059392827,0.000035676363,0.00012068134,0.000046805388,0.00034397029],"category_scores_gemma":[0.0000061347473,0.00013726602,0.000026234717,0.00006259364,0.000045295794,0.0001106544,0.000022179787,0.00008032352,0.000027309148],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018416213,0.000046543963,0.004086621,0.00023350665,0.00017552159,0.00001427218,0.003133265,0.7535586,0.026942266,0.00015242916,0.0011249669,0.21051362],"study_design_scores_gemma":[0.0013437095,0.0001526049,0.018644659,0.000019931975,0.000029745039,0.000018086987,0.000075522315,0.9265316,0.052479383,0.00017145039,0.00023047913,0.00030281645],"about_ca_topic_score_codex":0.00004913923,"about_ca_topic_score_gemma":0.000016229398,"teacher_disagreement_score":0.36728114,"about_ca_system_score_codex":0.000024536705,"about_ca_system_score_gemma":0.000004776898,"threshold_uncertainty_score":0.5597546},"labels":[],"label_agreement":null},{"id":"W2102653533","doi":"10.1109/4.910495","title":"Dynamic current mode logic (DyCML): a new low-power high-performance logic style","year":2001,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":161,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Current-mode logic; Pass transistor logic; Logic family; Logic level; Pull-up resistor; Logic gate; Adder; Electronic engineering; Emitter-coupled logic; Dynamic logic (digital electronics); Electronic circuit; Computer science; Resistor–transistor logic; CMOS; Adiabatic circuit; Integrated injection logic; Electrical engineering; Logic synthesis; Voltage; Engineering; Digital electronics; Transistor","score_opus":0.015847966957925296,"score_gpt":0.2574784022149198,"score_spread":0.2416304352569945,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102653533","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9316272,0.0029879706,0.058517326,0.000109839886,0.0054868064,0.00032610743,0.000037632308,0.0002845464,0.0006225491],"genre_scores_gemma":[0.99060565,0.007712494,0.00044839803,0.00016051585,0.00049501716,0.000009663131,0.000007068284,0.00015513746,0.0004060579],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9958972,0.00007070063,0.0014755626,0.00039068004,0.0009401242,0.0012257462],"domain_scores_gemma":[0.9978271,0.00008994926,0.0005225302,0.00058336766,0.00035027706,0.0006267793],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000531454,0.00069014594,0.0009357456,0.0005676139,0.00015891834,0.00013036093,0.00095560774,0.0002175004,0.00024041631],"category_scores_gemma":[0.000035842662,0.0006173347,0.00027001183,0.00080993376,0.00011149352,0.001473523,0.000045981982,0.0012373875,0.00055155944],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011369054,0.00032223322,0.0012143647,0.00036257485,0.00033188448,0.0005803231,0.0019348393,0.89370257,0.04335408,0.000056589724,0.010728689,0.047298145],"study_design_scores_gemma":[0.024573317,0.0051355287,0.053376425,0.0067420597,0.00097029435,0.008070431,0.0005943239,0.74340135,0.10050426,0.013205684,0.034323055,0.009103272],"about_ca_topic_score_codex":0.000009840225,"about_ca_topic_score_gemma":0.000013173197,"teacher_disagreement_score":0.15030123,"about_ca_system_score_codex":0.0006781156,"about_ca_system_score_gemma":0.0002878422,"threshold_uncertainty_score":0.9996278},"labels":[],"label_agreement":null},{"id":"W2102763958","doi":"10.1145/1629911.1629962","title":"Fast vectorless power grid verification using an approximate inverse technique","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Grid; Inverse; Node (physics); Margin (machine learning); Power (physics); Algorithm; Power grid; Voltage; Mathematical optimization; Mathematics; Electrical engineering; Engineering","score_opus":0.016111035267999323,"score_gpt":0.2272000585507615,"score_spread":0.2110890232827622,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102763958","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6688583,0.000031306634,0.31181502,0.000037693724,0.0006173077,0.0005940119,0.0000076264205,0.0020997045,0.015939057],"genre_scores_gemma":[0.9693808,0.000012092185,0.030293288,0.00009229957,0.000093430994,0.000019534053,0.000016997841,0.000040193772,0.000051388484],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991201,0.000018186169,0.00021069273,0.00020772238,0.00015181715,0.00029148642],"domain_scores_gemma":[0.99941075,0.0000051724883,0.000027961885,0.00042282927,0.000038762322,0.00009454333],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015428728,0.00019077519,0.00014874148,0.0001597499,0.000063971085,0.00005662184,0.00019376595,0.00011719857,0.00010930645],"category_scores_gemma":[0.0000038650514,0.00018672804,0.00003362385,0.0002991524,0.000022932816,0.0006517519,0.000010324541,0.00015454735,0.00006967033],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013466304,0.000099389545,0.00017685135,0.00004280145,0.000016337863,0.000008959059,0.0006107705,0.033967093,0.9592185,0.0015469319,0.0017838848,0.0025149856],"study_design_scores_gemma":[0.0003604532,0.00013372666,0.0022318312,0.00004756529,0.000018737832,0.000032640284,0.0001424727,0.3781589,0.6149913,0.00020930229,0.0030137731,0.00065925816],"about_ca_topic_score_codex":0.000013087967,"about_ca_topic_score_gemma":0.0000034291488,"teacher_disagreement_score":0.3442272,"about_ca_system_score_codex":0.00013496677,"about_ca_system_score_gemma":0.000017461778,"threshold_uncertainty_score":0.7614549},"labels":[],"label_agreement":null},{"id":"W2102852165","doi":"10.1109/mwsym.1992.188117","title":"Exact group delay sensitivities for minimization of delay and distortion in high-speed VLSI interconnects","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Crosstalk; Very-large-scale integration; Group delay and phase delay; Computer science; Distortion (music); Computation; Elmore delay; Minification; Propagation delay; Minimax; Algorithm; Delay calculation; Electronic engineering; Mathematics; Mathematical optimization; Telecommunications; Engineering; Embedded system; Computer network; Bandwidth (computing)","score_opus":0.0074556442620406635,"score_gpt":0.1924112961609207,"score_spread":0.18495565189888005,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2102852165","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86658907,0.00013574745,0.13205828,0.000008435411,0.00025874353,0.00025214528,0.000006301361,0.00012977463,0.0005615072],"genre_scores_gemma":[0.9948547,0.000060721704,0.0049011745,0.00001784712,0.000020265712,0.000015625741,0.000020171075,0.000039548122,0.00006995255],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999286,0.00002953253,0.00026965077,0.0001443866,0.00008246225,0.00018795555],"domain_scores_gemma":[0.99966675,0.0001094955,0.000035633584,0.0001171058,0.000034561,0.00003642504],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018344108,0.00013944558,0.00020057036,0.00017933808,0.000022442004,0.000016164257,0.000035090514,0.00008311177,0.00001659342],"category_scores_gemma":[0.00004477803,0.00013537651,0.00002726932,0.00014689208,0.000029650995,0.00034547236,0.0000074390905,0.00005761804,0.0000025628503],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00075148675,0.0007906947,0.071105465,0.00431439,0.0006575388,0.000095121555,0.023247566,0.44121137,0.3129444,0.08108245,0.006685537,0.057113945],"study_design_scores_gemma":[0.006485612,0.0007557329,0.03950046,0.00035111728,0.00010790523,0.00007504942,0.0016639392,0.5039633,0.44191003,0.0011855066,0.0026136858,0.0013876857],"about_ca_topic_score_codex":0.000039208946,"about_ca_topic_score_gemma":0.00014646312,"teacher_disagreement_score":0.1289656,"about_ca_system_score_codex":0.00008191949,"about_ca_system_score_gemma":0.000008083367,"threshold_uncertainty_score":0.5520494},"labels":[],"label_agreement":null},{"id":"W2103631180","doi":"10.1109/edac.1993.386434","title":"A new accurate and hierarchical timing analysis approach","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université du Québec à Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Very-large-scale integration; Computer science; Electronic circuit; Static timing analysis; Computer engineering; Algorithm; Data mining; Parallel computing; Embedded system; Engineering; Electrical engineering","score_opus":0.023457690487481173,"score_gpt":0.20551947258379102,"score_spread":0.18206178209630985,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103631180","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13267125,0.0006855871,0.73796546,0.0001242048,0.00010023927,0.0001527898,0.0000019803508,0.00076341484,0.12753505],"genre_scores_gemma":[0.9543999,0.000103360326,0.042799506,0.00004424816,0.0000700491,0.000005831188,0.000003440346,0.000021181582,0.0025524944],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99928856,0.000010600569,0.00015450026,0.00017542075,0.00012462905,0.00024628337],"domain_scores_gemma":[0.99960387,0.000030483608,0.000010404507,0.00020172629,0.0000078539315,0.00014568602],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000068579,0.00013532513,0.00019201147,0.00022910246,0.000042569398,0.00006451954,0.00010688996,0.00006402018,0.0007550055],"category_scores_gemma":[0.0000062159825,0.00011550571,0.000054600074,0.00067223306,0.000017738843,0.00020529162,0.000026266871,0.00014703827,0.00010798955],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027140974,0.00017158852,0.01723878,0.00035277318,0.0044090287,0.00006104607,0.008657569,0.5414609,0.0062439945,0.0076822103,0.116387464,0.29730752],"study_design_scores_gemma":[0.00020787155,0.000011784669,0.002071318,0.0000025719028,0.00012461498,0.0000064027136,0.000020381138,0.9943219,0.00042898365,0.000022826294,0.0025976275,0.00018370716],"about_ca_topic_score_codex":0.000015305688,"about_ca_topic_score_gemma":0.000004395344,"teacher_disagreement_score":0.82172865,"about_ca_system_score_codex":0.000015318941,"about_ca_system_score_gemma":0.0000032427447,"threshold_uncertainty_score":0.8266781},"labels":[],"label_agreement":null},{"id":"W2103884101","doi":"10.1049/iet-cdt.2010.0005","title":"Dual-edge triggered sense amplifier flip-flop for resonant clock distribution networks","year":2010,"lang":"en","type":"article","venue":"IET Computers & Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Flip-flop; Signal edge; Electronic engineering; Clock rate; Clock signal; Reduction (mathematics); Power (physics); Amplifier; Sense amplifier; Enhanced Data Rates for GSM Evolution; Clock network; Computer science; Electrical engineering; Engineering; Synchronous circuit; Voltage; Electronic circuit; CMOS; Physics; Telecommunications; Digital signal processing","score_opus":0.005852492083715271,"score_gpt":0.20439028531057887,"score_spread":0.1985377932268636,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103884101","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11647852,0.00012395665,0.87529534,0.00007932035,0.0017540603,0.0010835478,0.000315142,0.003922033,0.0009480759],"genre_scores_gemma":[0.9799355,0.000055398403,0.01825118,0.00007109477,0.00074291544,0.00017691504,0.0005542609,0.00010842304,0.00010429401],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9982585,0.000013270331,0.00047054555,0.00040048893,0.0002170276,0.00064018945],"domain_scores_gemma":[0.99889964,0.00016667433,0.000076376135,0.0005518553,0.00013118281,0.00017424687],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00023019988,0.00040165905,0.00037355212,0.00012181645,0.00012275865,0.0003987467,0.00026701053,0.00032576645,0.0000053722283],"category_scores_gemma":[0.000033692522,0.0003883222,0.00018822224,0.0003120952,0.00010381839,0.00071452593,0.000102178834,0.0004514599,0.00002218624],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016949668,0.00019986085,0.00026830367,0.00016311544,0.00016989195,0.00007744745,0.00019648955,0.0017179034,0.01213975,0.005340676,0.3995297,0.58002734],"study_design_scores_gemma":[0.0008311762,0.00039316536,0.00069463445,0.00018033148,0.000038249378,0.00017267311,0.000011135924,0.2803814,0.06756665,0.0014504597,0.64700913,0.0012709814],"about_ca_topic_score_codex":0.0000038359694,"about_ca_topic_score_gemma":0.000002730722,"teacher_disagreement_score":0.863457,"about_ca_system_score_codex":0.00011730437,"about_ca_system_score_gemma":0.000027390995,"threshold_uncertainty_score":0.9998569},"labels":[],"label_agreement":null},{"id":"W2103972191","doi":"10.1109/jssc.2008.2010752","title":"An Improved Active Decoupling Capacitor for “Hot-Spot” Supply Noise Reduction in ASIC Designs","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"CMC Microsystems","keywords":"Power network design; Sizing; Decoupling (probability); Application-specific integrated circuit; Chip; Electronic engineering; Capacitor; Decoupling capacitor; CMOS; Noise reduction; Engineering; Computer science; Electrical engineering; Voltage","score_opus":0.020663602982539903,"score_gpt":0.2669834643158847,"score_spread":0.2463198613333448,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2103972191","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9313863,0.00017979897,0.0654356,0.000042926153,0.0022904638,0.0004889544,0.00004326018,0.000095702286,0.000036993846],"genre_scores_gemma":[0.99725217,0.00021856694,0.0013719082,0.00003841083,0.0009872082,0.000018662602,0.0000054904103,0.00008301968,0.000024582421],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99782497,0.000043243188,0.000904001,0.00025107223,0.00030741005,0.0006692884],"domain_scores_gemma":[0.9987183,0.000082565384,0.0003242267,0.00026260738,0.00032917626,0.00028312393],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006704035,0.00034436118,0.00053773733,0.0006378872,0.00010289525,0.00008584792,0.00036352308,0.00017485031,0.000011472874],"category_scores_gemma":[0.00004338514,0.00035086132,0.00016470862,0.00039229495,0.00004180771,0.0017648635,0.0000035573719,0.0005770803,0.000009330551],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016410268,0.00011477889,0.000063017615,0.0000498136,0.000062163635,0.00003350409,0.002728416,0.14137669,0.814448,0.000003390221,0.00035457886,0.040601578],"study_design_scores_gemma":[0.0031020816,0.0013787184,0.006827155,0.00029721152,0.0000873419,0.00039960805,0.0005506121,0.102945715,0.88278335,0.0008279458,0.00013741355,0.0006628158],"about_ca_topic_score_codex":0.0000071790537,"about_ca_topic_score_gemma":0.0000120218965,"teacher_disagreement_score":0.06833541,"about_ca_system_score_codex":0.0006149457,"about_ca_system_score_gemma":0.00016526638,"threshold_uncertainty_score":0.9998943},"labels":[],"label_agreement":null},{"id":"W2104009287","doi":"10.1109/iscas.2000.857399","title":"Optimizing bandwidth power efficiency of a CMOS transconductor","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Transconductance; CMOS; Linearity; Bandwidth (computing); Figure of merit; Electronic engineering; Spice; Computer science; Power (physics); Electrical engineering; Transistor; Physics; Engineering; Optoelectronics; Voltage; Telecommunications","score_opus":0.01275567311117937,"score_gpt":0.17976493302251947,"score_spread":0.1670092599113401,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104009287","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.83957815,0.001777468,0.03471182,0.000052835723,0.00067934877,0.0002872566,0.000008589248,0.0006856716,0.12221884],"genre_scores_gemma":[0.99331594,0.00007475684,0.0058504534,0.000028663391,0.000019689956,0.000008144406,9.203522e-7,0.000037329646,0.0006640874],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99908435,0.00000918802,0.00026992164,0.00014779255,0.00018417477,0.0003045966],"domain_scores_gemma":[0.9995857,0.00003165654,0.00001933445,0.0002627675,0.000027742011,0.00007279678],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00008653718,0.00016378026,0.00020725132,0.00012686173,0.000030354578,0.000016257343,0.00019236843,0.00007282257,0.0039212136],"category_scores_gemma":[0.000007106635,0.00014192947,0.00007549434,0.0002923263,0.00003954722,0.00023908775,0.000008548004,0.00012052117,0.00027249168],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029211355,0.00056551665,0.0009080367,0.00064120156,0.00032338448,0.000046937654,0.023506047,0.20429097,0.7222935,0.0036172294,0.03394012,0.009837847],"study_design_scores_gemma":[0.001921021,0.00031871884,0.00038068538,0.00010936264,0.000049365994,0.000023891333,0.00029921805,0.42620108,0.5602015,0.000027531058,0.00956414,0.0009034369],"about_ca_topic_score_codex":0.000004089094,"about_ca_topic_score_gemma":0.0000013250597,"teacher_disagreement_score":0.22191012,"about_ca_system_score_codex":0.00003435864,"about_ca_system_score_gemma":0.000005460802,"threshold_uncertainty_score":0.9969893},"labels":[],"label_agreement":null},{"id":"W2104024997","doi":"10.5555/789083.1022858","title":"Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Waveform; Spice; Static timing analysis; Electronic circuit; Piecewise linear function; Electronic engineering; Piecewise; Very-large-scale integration; Transistor; Computer science; Quadratic equation; Time domain; CMOS; Integrated circuit; Control theory (sociology); Algorithm; Mathematics; Voltage; Electrical engineering; Engineering; Mathematical analysis","score_opus":0.016429195897293265,"score_gpt":0.20673127192294952,"score_spread":0.19030207602565624,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2104024997","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43033543,0.00022459062,0.5550528,0.000031194315,0.00022375675,0.00018435506,0.00001961198,0.0005041528,0.013424097],"genre_scores_gemma":[0.981447,0.000042902284,0.016867004,0.00010630285,0.000016043694,0.000026516971,0.00002774134,0.00006731126,0.0013992031],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99838835,0.000036556572,0.00046715283,0.000262325,0.00032402744,0.0005215628],"domain_scores_gemma":[0.99929315,0.00008105173,0.000038501392,0.00039586547,0.00003133385,0.00016009258],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031730972,0.00030919202,0.00041627884,0.00034542286,0.000118450494,0.00008167739,0.00018810146,0.000092816656,0.0008871636],"category_scores_gemma":[0.000015159015,0.00028144565,0.00016208092,0.00097066903,0.000027105802,0.00045943746,0.000006823692,0.0002079072,0.00018779625],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029624685,0.00036440085,0.0055893515,0.0012906897,0.006152388,0.0000768964,0.020794386,0.8366889,0.07893193,0.0053194254,0.029789077,0.014972944],"study_design_scores_gemma":[0.0019176515,0.00012366216,0.0024674118,0.000091130976,0.0021230283,0.000025076031,0.0020610255,0.9087736,0.07063901,0.0009053524,0.008469256,0.002403782],"about_ca_topic_score_codex":0.000089658846,"about_ca_topic_score_gemma":0.000118911055,"teacher_disagreement_score":0.5511116,"about_ca_system_score_codex":0.00021957933,"about_ca_system_score_gemma":0.000028600865,"threshold_uncertainty_score":0.99996376},"labels":[],"label_agreement":null},{"id":"W2105281355","doi":"10.1007/s11265-007-0141-y","title":"Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays","year":2007,"lang":"en","type":"article","venue":"Journal of Signal Processing Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada; Western Canada Research Grid; CMC Microsystems","keywords":"Interconnection; Repeater (horology); Field-programmable gate array; Overhead (engineering); Computer science; Node (physics); Electronic engineering; Path (computing); Transistor; Critical path method; Electrical engineering; Engineering; Embedded system; Voltage; Telecommunications","score_opus":0.01834471730071356,"score_gpt":0.2463816501045032,"score_spread":0.22803693280378962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105281355","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16703126,0.0036876106,0.8278618,0.000021916665,0.0007539601,0.00035765723,6.218068e-7,0.0000774274,0.00020775745],"genre_scores_gemma":[0.9921688,0.000039188326,0.007037727,0.000023842234,0.0005759652,0.00001549855,6.455164e-7,0.00005926125,0.00007911697],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978984,0.00004432484,0.0010122964,0.00015423125,0.00034786892,0.0005428737],"domain_scores_gemma":[0.99884367,0.0003243742,0.0003320721,0.00011017488,0.00025474787,0.00013495417],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0023883649,0.00024337422,0.0004782915,0.00047036106,0.00008238031,0.00021201636,0.00032375407,0.00016074431,0.00000944707],"category_scores_gemma":[0.000050386512,0.00020688445,0.00011518674,0.00036833755,0.000029380866,0.0008703082,0.00001292817,0.00039172696,0.000008346921],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007946446,0.00015233342,0.0052515026,0.003397591,0.0002461692,0.00050736003,0.004162554,0.79092675,0.04847216,0.000050065337,0.002579451,0.14345942],"study_design_scores_gemma":[0.0045933663,0.0019226072,0.0009152527,0.007935024,0.00015044255,0.0010380172,0.0022443456,0.82437456,0.15092814,0.0004643815,0.004228114,0.0012057613],"about_ca_topic_score_codex":0.000010800366,"about_ca_topic_score_gemma":0.000010369727,"teacher_disagreement_score":0.8251375,"about_ca_system_score_codex":0.00022998314,"about_ca_system_score_gemma":0.00009701365,"threshold_uncertainty_score":0.8436503},"labels":[],"label_agreement":null},{"id":"W2105880860","doi":"10.1109/glsv.1998.665192","title":"A low-power high-performance embedded SRAM macrocell","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Macrocell; Low-power electronics; CMOS; Decoding methods; Computer science; Dissipation; Power (physics); Low voltage; Application-specific integrated circuit; Voltage; Electronic engineering; Embedded system; Computer hardware; Electrical engineering; Engineering; Physics; Power consumption; Telecommunications","score_opus":0.006223640400698576,"score_gpt":0.16458136879366042,"score_spread":0.15835772839296183,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105880860","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88450944,0.00022756061,0.0017586288,0.000060542523,0.0010989665,0.0002636017,0.00000586389,0.0017713073,0.1103041],"genre_scores_gemma":[0.98829293,0.00026745963,0.0028001112,0.00026145094,0.00015889283,0.00005023542,0.000006207873,0.00012183701,0.008040869],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980253,0.000014767473,0.00042883135,0.0003523218,0.00037409208,0.00080467574],"domain_scores_gemma":[0.99901193,0.000038295264,0.000037784204,0.00065418694,0.000059160873,0.00019862484],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00012669167,0.0004155329,0.00033575785,0.0002066598,0.000113101494,0.00008953171,0.00043926702,0.00019206035,0.006517311],"category_scores_gemma":[0.000008995763,0.00038149173,0.00007918536,0.0005290691,0.00006498303,0.0006455808,0.000054796757,0.00034935135,0.009982106],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008645366,0.00090882846,0.0030771825,0.0013465594,0.00055393163,0.0002253677,0.005561661,0.24539056,0.09132734,0.002511949,0.5868948,0.06211538],"study_design_scores_gemma":[0.0016094964,0.00023052038,0.001911285,0.00009468485,0.000032170905,0.000046330744,0.00007602846,0.6136516,0.3527573,0.000052175124,0.028250318,0.00128809],"about_ca_topic_score_codex":0.000005548927,"about_ca_topic_score_gemma":0.0000032212006,"teacher_disagreement_score":0.5586445,"about_ca_system_score_codex":0.00012160666,"about_ca_system_score_gemma":0.000009258016,"threshold_uncertainty_score":0.9998637},"labels":[],"label_agreement":null},{"id":"W2105918490","doi":"10.5555/1356802.1356891","title":"Total power optimization combining placement, sizing and multi-Vt through slack distribution management","year":2008,"lang":"en","type":"article","venue":"Asia and South Pacific Design Automation Conference","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Sizing; Geometric programming; Computer science; Mathematical optimization; Reduction (mathematics); Power optimization; Linear programming; Power (physics); Microprocessor; Electronic engineering; Engineering; Algorithm; Embedded system; Mathematics","score_opus":0.027664529025819857,"score_gpt":0.21410033586539465,"score_spread":0.18643580683957478,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105918490","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06847919,0.00012173875,0.92747355,0.000022763097,0.00021827624,0.00048893027,0.000017586504,0.00051053165,0.0026674154],"genre_scores_gemma":[0.9522012,0.00025154182,0.04716477,0.000009914267,0.000012947311,0.000050564366,0.00009142152,0.000026575828,0.00019109536],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987908,0.00006667687,0.00033155986,0.00029924972,0.00021844529,0.0002932464],"domain_scores_gemma":[0.99953127,0.000047064106,0.0000863443,0.0001870964,0.00006698006,0.000081245016],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019622223,0.00025068404,0.00021229849,0.00008091004,0.00028648952,0.00013147808,0.0000767288,0.000107909174,0.000049395043],"category_scores_gemma":[0.000016147233,0.00026016025,0.000023982184,0.00020023652,0.00009401064,0.0006207612,0.000034592624,0.00012594608,0.00003932567],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015475275,0.00022242354,0.0074906335,0.00071443664,0.00049385254,0.00010216579,0.08351103,0.8782103,0.003540172,0.011628621,0.0030972215,0.0108343605],"study_design_scores_gemma":[0.0011479047,0.00007300508,0.0055181864,0.00009375155,0.000030721065,0.00003467215,0.0028903717,0.9890074,0.00068633753,0.00003436707,0.00013105608,0.0003522366],"about_ca_topic_score_codex":0.0000015343977,"about_ca_topic_score_gemma":1.3505893e-7,"teacher_disagreement_score":0.883722,"about_ca_system_score_codex":0.00006152541,"about_ca_system_score_gemma":0.000020414842,"threshold_uncertainty_score":0.99998504},"labels":[],"label_agreement":null},{"id":"W2105974573","doi":"10.1109/vlsid.2007.33","title":"An Efficient Uncertainty- and Skew-aware Methodology for Clock Tree Synthesis and Analysis","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Skew; Clock skew; Computer science; Static timing analysis; Timing failure; Tree (set theory); Clock network; Algorithm; Clock signal; Mathematics; Jitter; Embedded system","score_opus":0.025944115287478343,"score_gpt":0.2809977451565099,"score_spread":0.2550536298690315,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2105974573","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4860599,0.00018649835,0.5129632,0.000022682776,0.00007139557,0.00014545715,0.00001069071,0.00016641809,0.00037379196],"genre_scores_gemma":[0.93232375,0.000043100943,0.06741894,0.00004179482,0.000050849707,0.000028336686,0.00000869243,0.000028742043,0.000055761993],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989117,0.000047268066,0.00025725708,0.0002960321,0.00010440015,0.00038333834],"domain_scores_gemma":[0.998503,0.0009938877,0.00002677839,0.00027678357,0.00004387174,0.00015563976],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010769337,0.0001933872,0.00037628747,0.00041215064,0.00008544751,0.00003467815,0.00011154731,0.00013388561,0.000053167227],"category_scores_gemma":[0.00006780257,0.00016396295,0.00006990159,0.00043111914,0.000057637644,0.00007773018,0.000019996176,0.000080140075,0.0000035810929],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034565668,0.00018070494,0.031312212,0.0005208158,0.0030135375,0.000028215376,0.0033338272,0.59371614,0.029780839,0.006568393,0.0011975424,0.33000213],"study_design_scores_gemma":[0.00042708623,0.00012884807,0.028141856,0.000008292419,0.0006704315,0.000008111401,0.00042230307,0.935638,0.03292411,0.00010220474,0.001139506,0.0003892378],"about_ca_topic_score_codex":0.00005666822,"about_ca_topic_score_gemma":0.00033185523,"teacher_disagreement_score":0.44626388,"about_ca_system_score_codex":0.00004891253,"about_ca_system_score_gemma":0.000007650923,"threshold_uncertainty_score":0.6686215},"labels":[],"label_agreement":null},{"id":"W2106042022","doi":"10.1109/iscas.2000.857531","title":"Fast 32-bit digital multiplier","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Multiplier (economics); Adder; Arithmetic; 4-bit; Bit (key); Very-large-scale integration; 8-bit; Computer science; Carry (investment); 16-bit; Carry-save adder; Pairwise comparison; Mathematics; Electronic engineering; Computer hardware; CMOS; Telecommunications; Engineering; Embedded system","score_opus":0.007864621367539293,"score_gpt":0.15016073206669686,"score_spread":0.14229611069915757,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106042022","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28998122,0.00027079327,0.018862247,0.000080935344,0.00077268196,0.00021159567,0.000014807092,0.001968762,0.68783695],"genre_scores_gemma":[0.9862273,0.000027424658,0.0010724582,0.00004928299,0.00011607228,0.000010378366,0.0000039022357,0.000043605145,0.012449614],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992811,0.0000021391836,0.00014915717,0.00013244369,0.0001407264,0.00029442104],"domain_scores_gemma":[0.99963105,0.000020467915,0.00000832689,0.00023958858,0.000014856195,0.000085727625],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000024028632,0.00014918382,0.00011328425,0.00007143283,0.000033642198,0.00008970562,0.00014428371,0.000063779364,0.0020670714],"category_scores_gemma":[0.00000693458,0.00013153127,0.000044066175,0.00015131719,0.000022197697,0.000497679,0.000024063764,0.00011311052,0.007072768],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012456016,0.00030048777,0.015073248,0.0002008333,0.00028645142,0.00010949394,0.0031413052,0.07314379,0.016495971,0.0015478892,0.5229157,0.36677238],"study_design_scores_gemma":[0.001081979,0.00006506738,0.0025485407,0.000026228558,0.000013258696,0.000029675108,0.00010761564,0.75215495,0.017727843,0.00005089165,0.22535343,0.00084049185],"about_ca_topic_score_codex":0.0000015782958,"about_ca_topic_score_gemma":0.000001644587,"teacher_disagreement_score":0.696246,"about_ca_system_score_codex":0.000041669657,"about_ca_system_score_gemma":0.0000016698446,"threshold_uncertainty_score":0.99884516},"labels":[],"label_agreement":null},{"id":"W2106158552","doi":"10.1109/ccece.2005.1557032","title":"Analysis of dc simulation convergence of nonlinear analog circuits with initial solution","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Convergence (economics); Spice; Nonlinear system; Computer science; Monte Carlo method; Newton's method; Algorithm; Reduction (mathematics); Electronic circuit; Iterative method; Sizing; Analogue electronics; Mathematical optimization; Applied mathematics; Control theory (sociology); Mathematics; Electronic engineering; Engineering","score_opus":0.011028328121722521,"score_gpt":0.22792441699773966,"score_spread":0.21689608887601713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106158552","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7204511,0.000025073101,0.27696803,0.0000021307637,0.000052415297,0.0000685694,0.000014044782,0.00007157408,0.0023470356],"genre_scores_gemma":[0.99857146,0.0000053917315,0.0012806366,0.0000037757652,0.000034583965,0.0000022561328,0.000057877434,0.000012304873,0.000031742344],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992261,0.000011388059,0.00031054625,0.000106910455,0.00020890619,0.00013614238],"domain_scores_gemma":[0.99956995,0.0000420722,0.000068346475,0.00017547955,0.00012190377,0.000022229633],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009260449,0.00009887735,0.00023482427,0.00034726926,0.000017074859,0.0000046449054,0.00007616091,0.00005792792,0.00016531305],"category_scores_gemma":[0.000005593303,0.00008772212,0.000058176553,0.0011276295,0.00004294522,0.00019047313,0.000007046123,0.000048574006,0.000007386359],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007366859,0.0000242322,0.024907777,0.000033814682,0.00018736602,8.4038004e-7,0.000051177918,0.9608579,0.013410591,0.00008618365,0.000022379803,0.0004103479],"study_design_scores_gemma":[0.00021591512,0.00004831439,0.05536532,0.000009268265,0.00024736547,2.746603e-7,0.0000094237885,0.8948836,0.049088117,0.000007313084,0.00002524248,0.000099876605],"about_ca_topic_score_codex":0.00018466017,"about_ca_topic_score_gemma":0.00018241689,"teacher_disagreement_score":0.2781203,"about_ca_system_score_codex":0.000031940766,"about_ca_system_score_gemma":0.000017810604,"threshold_uncertainty_score":0.35772043},"labels":[],"label_agreement":null},{"id":"W2106330968","doi":"10.1109/epep.2003.1250053","title":"Enforcing passivity for rational function based macromodels of tabulated data","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":48,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Passivity; Computer science; Interconnection; Function (biology); Transient (computer programming); Control theory (sociology); Electronic engineering; Reliability engineering; Control engineering; Engineering; Electrical engineering; Programming language","score_opus":0.034134583284629864,"score_gpt":0.23092066412506615,"score_spread":0.19678608084043628,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106330968","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.045363624,0.000030428975,0.95112765,0.000016260814,0.00035207122,0.00025919022,0.000060532606,0.00018046644,0.0026098054],"genre_scores_gemma":[0.9781635,0.0000021362378,0.021358876,0.000032289146,0.000029867253,0.000020835889,0.00023228598,0.000023648288,0.00013658001],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992966,0.000013163728,0.00022451143,0.00015401606,0.0001386922,0.00017301303],"domain_scores_gemma":[0.9994038,0.00007137283,0.000031413576,0.00039431558,0.000062328065,0.000036777914],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029186276,0.000107794185,0.00012888132,0.000075251184,0.00004390802,0.000016044842,0.0001327296,0.000064743384,0.000321315],"category_scores_gemma":[0.000041319126,0.00010157234,0.000028294744,0.00015519338,0.000013386747,0.0004383269,0.000011614675,0.0000582737,0.00001267435],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053025644,0.000054217093,0.00096182025,0.00023250702,0.00009345364,6.8985366e-7,0.000045511646,0.8704172,0.10139892,0.010261455,0.014373247,0.0021079471],"study_design_scores_gemma":[0.00058461813,0.000031584663,0.00041668775,0.000011112383,0.000020511468,8.6715534e-7,0.0000054008988,0.90481263,0.09037374,0.00019082123,0.0034300135,0.00012201937],"about_ca_topic_score_codex":0.0000073435435,"about_ca_topic_score_gemma":0.000012539338,"teacher_disagreement_score":0.9327999,"about_ca_system_score_codex":0.000038540165,"about_ca_system_score_gemma":0.000052246723,"threshold_uncertainty_score":0.41419998},"labels":[],"label_agreement":null},{"id":"W2106443491","doi":"10.1109/vlsi.2008.56","title":"A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Robustness (evolution); Computer science; Electronic circuit; Dynamic demand; Power optimization; Electronic engineering; Power (physics); Capacitance; Power analysis; Register-transfer level; Power consumption; Logic gate; Logic synthesis; Algorithm; Engineering; Electrical engineering","score_opus":0.12333942755445894,"score_gpt":0.2785918377853882,"score_spread":0.15525241023092928,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106443491","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11761811,0.00006424123,0.8771118,0.00010953937,0.0007185838,0.00057484256,0.000048657977,0.00047108365,0.0032831307],"genre_scores_gemma":[0.85041875,0.000020929703,0.14804764,0.00013629581,0.000042459968,0.00009980651,0.00005675652,0.00006643397,0.0011109388],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849933,0.00006179983,0.00044530205,0.00032036143,0.00017633036,0.0004968909],"domain_scores_gemma":[0.9992641,0.000204478,0.00002426412,0.00031373973,0.00009058356,0.00010282522],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00037961174,0.00028930878,0.00036244048,0.00020170471,0.00011891213,0.000026702892,0.00019410918,0.00024456045,0.00047739135],"category_scores_gemma":[0.000052218555,0.0002764685,0.00014207959,0.00019141482,0.00013348904,0.00035910384,0.000010821656,0.00018456594,0.000072921175],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023672666,0.00019657177,0.00031606044,0.00067840924,0.0008988201,0.00019598544,0.0077376994,0.6713138,0.25287524,0.014015536,0.01271916,0.038816005],"study_design_scores_gemma":[0.003972345,0.00030885512,0.0013653663,0.00004897555,0.00013023635,0.00097192964,0.00010672727,0.9525039,0.036403235,0.00053909107,0.0025762054,0.0010730949],"about_ca_topic_score_codex":0.000014900069,"about_ca_topic_score_gemma":0.000037337057,"teacher_disagreement_score":0.7328006,"about_ca_system_score_codex":0.00014314521,"about_ca_system_score_gemma":0.0000764945,"threshold_uncertainty_score":0.99996877},"labels":[],"label_agreement":null},{"id":"W2106505303","doi":"10.1109/icvd.2005.75","title":"Design of multi-GHz asynchronous pipelined circuits in MOS current-mode logic","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Current-mode logic; FIFO (computing and electronics); Computer science; Throughput; Electronic engineering; Asynchronous communication; Electronic circuit; Logic gate; Logic synthesis; Dissipation; Electrical engineering; Computer hardware; Engineering; Telecommunications; Physics; Wireless","score_opus":0.03089837967857443,"score_gpt":0.26263164982934684,"score_spread":0.2317332701507724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106505303","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08882501,0.0015584228,0.90678287,0.000028539915,0.0004059837,0.00055008975,0.0000059169997,0.00048779766,0.0013553826],"genre_scores_gemma":[0.9724592,0.00025961545,0.026937729,0.00003381127,0.00010159113,0.000041546962,0.0000064334226,0.000051141567,0.00010891414],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985279,0.00004066776,0.0005167183,0.00024142819,0.00020628145,0.00046699992],"domain_scores_gemma":[0.9994003,0.0000720859,0.000046843226,0.0003444998,0.00004805764,0.000088186636],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002387792,0.00026042716,0.0003299389,0.00026568674,0.000022974355,0.000016527147,0.00029570522,0.00012280227,0.00023694166],"category_scores_gemma":[0.00002818648,0.0002451465,0.000051943985,0.0003634324,0.00003584572,0.00032236124,0.000028500257,0.00024690837,0.00038143495],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000069426137,0.00017549087,0.0008147438,0.0000985639,0.000017227225,0.0000043223445,0.00043193836,0.907369,0.027994381,0.00011142062,0.00076595164,0.06220999],"study_design_scores_gemma":[0.0012651917,0.000048136553,0.0010388488,0.00005658282,0.000010827766,0.000004394818,0.000021075237,0.95233864,0.044404563,0.000034562145,0.00045066522,0.00032648785],"about_ca_topic_score_codex":0.000022715165,"about_ca_topic_score_gemma":0.00004534711,"teacher_disagreement_score":0.8836342,"about_ca_system_score_codex":0.00020265733,"about_ca_system_score_gemma":0.000049903672,"threshold_uncertainty_score":0.99967843},"labels":[],"label_agreement":null},{"id":"W2106703947","doi":"10.1109/newcas.2010.5603782","title":"Design of a novel high-performance pre-discharge flip-flop (PDFF)","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Flip-flop; FLOPS; CMOS; Computer science; Path (computing); Transistor; Electronic engineering; Critical path method; Parallel computing; Electrical engineering; Engineering; Voltage","score_opus":0.010795149855253077,"score_gpt":0.19987624025669495,"score_spread":0.1890810904014419,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106703947","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8038302,0.00003807206,0.1901864,0.000025360476,0.0013546235,0.000436159,0.000010753653,0.00064767234,0.003470746],"genre_scores_gemma":[0.9390375,0.00004828568,0.059656788,0.00003865205,0.00018208234,0.00007071475,0.0000079041465,0.00009347014,0.00086459616],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982726,0.000012948044,0.00050129264,0.00028764503,0.00035576138,0.0005697674],"domain_scores_gemma":[0.998905,0.0000869486,0.000069206464,0.0006986571,0.000095365685,0.00014481175],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00037681835,0.00034567868,0.00037017552,0.00022350677,0.000073226416,0.000036050074,0.00051274203,0.00022195073,0.0007485967],"category_scores_gemma":[0.000026225387,0.00030346127,0.00005667895,0.000434949,0.00008921145,0.00064875744,0.000060294726,0.00048191292,0.00031573672],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000045007393,0.00015558605,0.0010135494,0.00020027692,0.00008883407,0.000002149299,0.00041527342,0.09223586,0.8968204,0.0016511226,0.0033827007,0.0039892006],"study_design_scores_gemma":[0.0011144626,0.00013328357,0.0051298463,0.000042710362,0.000025142961,0.000024292236,0.000011209684,0.4621329,0.52932507,0.00001831471,0.0015550528,0.00048768596],"about_ca_topic_score_codex":0.000028941526,"about_ca_topic_score_gemma":0.000010752743,"teacher_disagreement_score":0.36989704,"about_ca_system_score_codex":0.000036935406,"about_ca_system_score_gemma":0.000055946464,"threshold_uncertainty_score":0.99994177},"labels":[],"label_agreement":null},{"id":"W2106753198","doi":"10.1109/date.2005.226","title":"On Statistical Timing Analysis with Inter- and Intra-Die Variations","year":2005,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Probabilistic logic; Computer science; Very-large-scale integration; Rank (graph theory); Path (computing); Algorithm; Critical path method; Random variable; Point (geometry); Statistical model; Probability density function; Die (integrated circuit); Statistical analysis; Statistics; Mathematics; Artificial intelligence; Engineering","score_opus":0.009373520956975781,"score_gpt":0.20999708644178686,"score_spread":0.20062356548481108,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2106753198","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15434685,0.00008437907,0.8438407,0.00008166822,0.000037935133,0.00018253039,0.000015261527,0.00030244622,0.0011082026],"genre_scores_gemma":[0.9599938,0.00009074547,0.03970708,0.00006078054,0.000034095377,0.000015470578,0.000020915417,0.00002717218,0.00004996651],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992089,0.000052859636,0.0002465012,0.00019213035,0.00011829158,0.00018127072],"domain_scores_gemma":[0.99909896,0.0005966791,0.000033085675,0.00014662833,0.000055607543,0.00006901355],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022668566,0.00015467378,0.00017969098,0.00035611194,0.00007563425,0.00009370071,0.000063684536,0.000039337618,0.000052825817],"category_scores_gemma":[0.00016501082,0.00013462856,0.000008808488,0.00065742596,0.00004377625,0.00026925132,0.0000104804185,0.0001173282,0.000033290275],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007924962,0.00051867176,0.08191265,0.00028319925,0.0008384467,0.00013087729,0.010082748,0.7574553,0.0024024316,0.023171023,0.003963274,0.11916213],"study_design_scores_gemma":[0.0003822962,0.00012937405,0.13493869,0.00003558068,0.000106798136,0.000008832578,0.000011824083,0.8631935,0.00031847908,0.000109455454,0.0005683209,0.00019681861],"about_ca_topic_score_codex":0.00000887592,"about_ca_topic_score_gemma":0.00004633491,"teacher_disagreement_score":0.8056469,"about_ca_system_score_codex":0.00004140469,"about_ca_system_score_gemma":0.000018557244,"threshold_uncertainty_score":0.5489993},"labels":[],"label_agreement":null},{"id":"W2107093723","doi":"10.1109/cicc.2005.1568638","title":"Look-up table leakage reduction for FPGAs","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Leakage (economics); Static random-access memory; Leakage power; Computer science; Embedded system; Programmable logic device; Reduction (mathematics); Logic gate; Logic synthesis; Computer hardware; Electronic engineering; Parallel computing; Electrical engineering; Engineering; Voltage; Transistor; Algorithm; Mathematics; Operating system","score_opus":0.0064153772467037025,"score_gpt":0.18478302229447774,"score_spread":0.17836764504777403,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107093723","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45069686,0.0005144909,0.39330265,0.00015933647,0.004185575,0.00089126074,0.000017057986,0.0024650812,0.14776768],"genre_scores_gemma":[0.96412987,0.000016492271,0.0070523806,0.000015629628,0.0004661675,0.00006981874,0.000024600828,0.00005249637,0.028172558],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993129,0.0000037096008,0.00016465771,0.00014059208,0.000093732764,0.00028442507],"domain_scores_gemma":[0.9997169,0.000013994371,0.000014228924,0.00018850788,0.000033878307,0.000032511936],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009875161,0.00012351693,0.00011226229,0.00007770334,0.00005981788,0.000037122783,0.00008711421,0.000070903414,0.00020816147],"category_scores_gemma":[0.000004132681,0.00011816256,0.000038954193,0.00015572605,0.000015967787,0.00029890257,0.000008098342,0.00006812813,0.00022955154],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020961006,0.000043037457,0.00013704314,0.00020435159,0.00003950485,0.0000021463134,0.0001235876,0.15581019,0.20694977,0.008983382,0.6214769,0.0062091597],"study_design_scores_gemma":[0.0010967988,0.00007222939,0.0005285112,0.000026650872,0.000032681502,0.000022819686,0.00009035711,0.120981015,0.6677855,0.0014462417,0.20739572,0.00052148284],"about_ca_topic_score_codex":0.000065213484,"about_ca_topic_score_gemma":0.000016130705,"teacher_disagreement_score":0.513433,"about_ca_system_score_codex":0.00007289518,"about_ca_system_score_gemma":0.000010815506,"threshold_uncertainty_score":0.48185295},"labels":[],"label_agreement":null},{"id":"W2107184149","doi":"10.1109/ccece.2008.4564676","title":"SoC energy savings = reduce+reuse+recycle: A case study using a 660MHz DC-DC converter with integrated output filter","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Reuse; Voltage; Offset (computer science); Buck converter; Filter (signal processing); CMOS; Electrical engineering; Economic shortage; Electronic engineering; Computer science; Engineering","score_opus":0.024079558993073923,"score_gpt":0.19351737701091898,"score_spread":0.16943781801784505,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107184149","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9481967,0.000091328344,0.04993103,0.00011123328,0.00026110112,0.000474893,0.0000122761585,0.00055201363,0.0003693862],"genre_scores_gemma":[0.99705553,0.00006967518,0.0021743733,0.00017196129,0.00020114263,0.00010106314,0.0000073808656,0.00012110612,0.00009778044],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99694586,0.000017833516,0.0005174535,0.00083482766,0.00038598647,0.0012980382],"domain_scores_gemma":[0.9981281,0.000052589745,0.00008021821,0.00033338415,0.0004253693,0.000980352],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001292119,0.000814441,0.00072109204,0.00086593546,0.00031797026,0.00042303695,0.000573015,0.00026985037,0.00005921417],"category_scores_gemma":[0.00002408615,0.00074836874,0.00006929558,0.0009611508,0.000116793635,0.000588805,0.00008442788,0.00085552427,0.000013262535],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012410509,0.002541379,0.09465635,0.002721597,0.0066776313,0.06568414,0.1367025,0.04336268,0.05193661,0.03214075,0.028793396,0.5335419],"study_design_scores_gemma":[0.0010280458,0.0008231187,0.0011525968,0.00027589986,0.00006485582,0.004386807,0.00028993288,0.98867255,0.0011510113,0.000024609573,0.0009977289,0.00113282],"about_ca_topic_score_codex":0.009853849,"about_ca_topic_score_gemma":0.0016025668,"teacher_disagreement_score":0.9453099,"about_ca_system_score_codex":0.00048747455,"about_ca_system_score_gemma":0.0006082558,"threshold_uncertainty_score":0.99949676},"labels":[],"label_agreement":null},{"id":"W2107495642","doi":"10.1109/isscc.2011.5746227","title":"Design solutions for the Bulldozer 32nm SOI 2-core processor module in an 8-core CPU","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Multi-core processor; Computer science; FLOPS; Embedded system; Core (optical fiber); Low-power electronics; Transistor; Silicon on insulator; Parallel computing; Power (physics); Power consumption; Engineering; Electrical engineering; Telecommunications; Physics; Voltage; Optoelectronics; Silicon","score_opus":0.13054691655583217,"score_gpt":0.2527037496243119,"score_spread":0.12215683306847974,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107495642","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18681806,0.00043372874,0.8045442,0.000103961924,0.0006242898,0.0019847453,0.000015124295,0.00096002826,0.0045158565],"genre_scores_gemma":[0.97539604,0.000031365205,0.023021866,0.000097105105,0.00010516917,0.000668626,0.000007468285,0.00007922504,0.00059315906],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986513,0.000013274855,0.00028155092,0.00025152075,0.00014913642,0.0006531917],"domain_scores_gemma":[0.99923545,0.000099258665,0.000028983406,0.0004687454,0.000079103294,0.00008847758],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004273125,0.00023379661,0.00018511462,0.00013654065,0.00018359307,0.000038462258,0.00045182664,0.0001291996,0.00028578946],"category_scores_gemma":[0.000026478587,0.00016589451,0.00005419668,0.00032076103,0.00006008622,0.00048667268,0.000036818143,0.000192563,0.00012784591],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006004451,0.0013107884,0.0135624595,0.0009957637,0.0004959472,0.000041742886,0.030160172,0.7194378,0.06729901,0.034194246,0.09499716,0.03690448],"study_design_scores_gemma":[0.00083570526,0.0002066984,0.0066706394,0.00003368134,0.000040687875,0.000008099256,0.00036049524,0.96816814,0.019185834,0.002774521,0.0012304632,0.00048503294],"about_ca_topic_score_codex":0.000053208154,"about_ca_topic_score_gemma":0.00016739964,"teacher_disagreement_score":0.788578,"about_ca_system_score_codex":0.000077995144,"about_ca_system_score_gemma":0.000051570125,"threshold_uncertainty_score":0.6764982},"labels":[],"label_agreement":null},{"id":"W2107702250","doi":"10.1109/cicc.2000.852695","title":"Effect of technology scaling on digital CMOS logic styles","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Adder; Computer science; Logic gate; Domino logic; Electronic engineering; Logic family; Digital electronics; Pass transistor logic; Logic synthesis; Computer architecture; Integrated injection logic; Electronic circuit; Electrical engineering; Engineering","score_opus":0.005275783127921133,"score_gpt":0.18624015095853083,"score_spread":0.1809643678306097,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107702250","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94185674,0.00023192762,0.0022293236,0.000041481988,0.0001307826,0.0001639466,0.0000032616279,0.00087386876,0.054468688],"genre_scores_gemma":[0.9993949,0.000027347809,0.0003130071,0.000011572882,0.000027108981,0.0000114274635,0.0000012402143,0.000025668263,0.00018774244],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993665,0.0000069183916,0.00016387168,0.00012368195,0.000114725844,0.00022426501],"domain_scores_gemma":[0.99961954,0.00008793339,0.000017081646,0.00023316503,0.0000121141975,0.00003018973],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007004041,0.00014661788,0.00019621236,0.00022028269,0.000020889502,0.00001873333,0.0001566429,0.00011711327,0.00020011474],"category_scores_gemma":[0.000035610556,0.000110909714,0.000044913424,0.00028745024,0.00004664017,0.00011019895,0.00002240723,0.00013061729,0.00058299414],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000066450164,0.00019292343,0.013920312,0.0009312448,0.000282578,0.000080755075,0.00029190176,0.09809793,0.059261955,0.013721486,0.007968562,0.8051839],"study_design_scores_gemma":[0.001029843,0.0013726306,0.00023059665,0.00012325945,0.000023179613,0.00002225839,0.000042888685,0.16190037,0.83242846,0.00022148858,0.0021497011,0.00045530952],"about_ca_topic_score_codex":7.4252966e-7,"about_ca_topic_score_gemma":2.367004e-7,"teacher_disagreement_score":0.80472857,"about_ca_system_score_codex":0.000032153544,"about_ca_system_score_gemma":0.0000012621045,"threshold_uncertainty_score":0.7493405},"labels":[],"label_agreement":null},{"id":"W2107880456","doi":"10.1109/vlsi.2008.36","title":"Single Edge Clock (SEC) Distribution for Improved Latency, Skew, and Jitter Performance","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Jitter; Clock skew; Digital clock manager; Clock domain crossing; Timing failure; CPU multiplier; Skew; Clock gating; Computer science; Signal edge; Latency (audio); Synchronous circuit; Static timing analysis; Clock drift; Electronic engineering; Clock signal; Computer hardware; Embedded system; Engineering; Telecommunications","score_opus":0.01226257650227305,"score_gpt":0.17606383459152372,"score_spread":0.16380125808925067,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107880456","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9509483,0.0002355252,0.045848083,0.00009145945,0.00044265628,0.00038106964,0.00003388697,0.0004472024,0.0015718368],"genre_scores_gemma":[0.9958079,0.0002322007,0.0025291215,0.000078115525,0.00018185996,0.0000560907,0.0000757761,0.000040767285,0.000998161],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991019,0.0000052761125,0.0002213865,0.00020176006,0.0000834434,0.00038625405],"domain_scores_gemma":[0.9995994,0.000031786556,0.000023701148,0.00020637363,0.000053649368,0.000085101434],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008572018,0.0001966926,0.00017802246,0.000048347683,0.00015734092,0.000027563136,0.00010495152,0.00011100594,0.000039415565],"category_scores_gemma":[0.0000101067935,0.00017531886,0.000044147786,0.0001245319,0.000054689513,0.00040211025,0.000026531849,0.000113224734,0.000050324354],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035608743,0.00048624692,0.039398853,0.0018600066,0.0003703653,0.000021388976,0.0029097556,0.0039009326,0.56399834,0.0015856511,0.2710081,0.11410425],"study_design_scores_gemma":[0.0024102232,0.0006040312,0.041236043,0.00005513592,0.000044856588,0.00009081133,0.00002715602,0.5408467,0.27913755,0.00009759685,0.13443182,0.0010181062],"about_ca_topic_score_codex":0.0000053283215,"about_ca_topic_score_gemma":0.0000033816402,"teacher_disagreement_score":0.53694576,"about_ca_system_score_codex":0.00008768976,"about_ca_system_score_gemma":0.000014801496,"threshold_uncertainty_score":0.7149295},"labels":[],"label_agreement":null},{"id":"W2107973736","doi":"10.1109/essderc.2002.194890","title":"Accurate Delay Metric for On-chip Resistive Interconnect","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Metric (unit); Interconnection; Waveform; Resistive touchscreen; Impulse (physics); Computer science; Chip; Electronic engineering; Impulse response; Elmore delay; Delay calculation; Mathematics; Telecommunications; Engineering; Physics; Mathematical analysis","score_opus":0.02929609260817867,"score_gpt":0.22919394561053294,"score_spread":0.19989785300235427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2107973736","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29561624,0.0016732961,0.37816417,0.00046048622,0.0030387386,0.0017743835,0.00007163346,0.0029359444,0.31626508],"genre_scores_gemma":[0.99342406,0.00008502646,0.003233542,0.0001677074,0.00012238283,0.00008529278,0.0000042694674,0.00005499794,0.0028227007],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99909025,0.000014064835,0.00021828136,0.00020502375,0.00012523793,0.00034713632],"domain_scores_gemma":[0.9992446,0.0003402388,0.000022073258,0.00026995258,0.000043090073,0.00008009582],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00014084611,0.00019747161,0.00019083462,0.0003292996,0.00006146944,0.00004458109,0.00020802834,0.00008061299,0.00070231414],"category_scores_gemma":[0.0001126256,0.00016565909,0.00008269275,0.00047033266,0.000017185073,0.00021671601,0.000017326289,0.00013736697,0.0010527251],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023983931,0.00030688415,0.00039504233,0.00049330003,0.0009207717,0.000071707764,0.0024533349,0.12412475,0.006019576,0.017639333,0.7343973,0.11293818],"study_design_scores_gemma":[0.0018522198,0.000643067,0.00095954025,0.00008072609,0.00006670967,0.00001396847,0.00012540813,0.8591836,0.068403974,0.000359415,0.06735992,0.0009514268],"about_ca_topic_score_codex":0.000004719674,"about_ca_topic_score_gemma":0.0000095225,"teacher_disagreement_score":0.7350589,"about_ca_system_score_codex":0.00010557021,"about_ca_system_score_gemma":0.000003912981,"threshold_uncertainty_score":0.99972504},"labels":[],"label_agreement":null},{"id":"W2108211345","doi":"10.1049/iet-cdt.2008.0155","title":"Skew compensation in energy recovery clock distribution networks","year":2009,"lang":"en","type":"article","venue":"IET Computers & Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Clock skew; Digital clock manager; FLOPS; Clock domain crossing; Timing failure; Synchronous circuit; Clock signal; Skew; Clock network; Electronic engineering; Clock gating; Computer science; CPU multiplier; Jitter; Engineering; Parallel computing; Telecommunications","score_opus":0.003651611229473612,"score_gpt":0.17792410096381917,"score_spread":0.17427248973434556,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108211345","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03535298,0.00025069402,0.95837,0.00007999699,0.0003732186,0.00021008727,0.000021113534,0.0021888101,0.003153149],"genre_scores_gemma":[0.99530756,0.00024322038,0.003737479,0.00015048374,0.00016620987,0.000017443588,0.000333203,0.000027302298,0.000017121725],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989042,0.00001612957,0.0003463895,0.00022939328,0.00015819365,0.0003456955],"domain_scores_gemma":[0.99955696,0.000043982738,0.000046883903,0.00025180305,0.0000352217,0.00006513416],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000092098395,0.00023777976,0.00023663673,0.00014264123,0.000035109344,0.00021198155,0.00022705675,0.00015683463,0.000002560736],"category_scores_gemma":[0.000005547528,0.00025910873,0.00007311135,0.0003779249,0.00002734999,0.0009506165,0.00003384012,0.00018282792,0.000008025274],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003692099,0.000118380325,0.00054280635,0.000023252434,0.000025991261,0.000036428464,0.000059445727,0.07187899,0.0005241822,0.0050225095,0.051372614,0.87035847],"study_design_scores_gemma":[0.00065269764,0.00086564815,0.012413043,0.0005867908,0.000015300557,0.00007431813,0.000009046239,0.8576489,0.026792744,0.012302995,0.08716325,0.0014752831],"about_ca_topic_score_codex":0.000008656013,"about_ca_topic_score_gemma":0.0000029415532,"teacher_disagreement_score":0.95995456,"about_ca_system_score_codex":0.0002691739,"about_ca_system_score_gemma":0.000011369772,"threshold_uncertainty_score":0.9999861},"labels":[],"label_agreement":null},{"id":"W2108431736","doi":"10.1109/tcad.2010.2061250","title":"Decomposition-Based Vectorless Toggle Rate Computation for FPGA Circuits","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Stratix; Electronic circuit; Computation; Combinational logic; Gate array; Logic gate; Algorithm; Logic synthesis; Electronic engineering; Computer engineering; Computer hardware; Engineering; Electrical engineering","score_opus":0.020841038485976283,"score_gpt":0.23707811865186249,"score_spread":0.2162370801658862,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108431736","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10434874,0.00008036239,0.8890645,0.0000146113525,0.004535737,0.0012875419,0.00015352391,0.00046314194,0.00005185373],"genre_scores_gemma":[0.99473065,0.000017376746,0.0046404805,0.00003979405,0.0001562383,0.00025513011,0.000041876043,0.000095970296,0.000022492175],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99789447,0.00014551156,0.0008118357,0.00045066327,0.00026803947,0.00042946739],"domain_scores_gemma":[0.99807435,0.00078362593,0.00016619576,0.0003483513,0.00043734597,0.00019014301],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00058723346,0.00045802488,0.00062599743,0.0005426933,0.0002475845,0.00019409768,0.00025575657,0.00030345732,0.0000168497],"category_scores_gemma":[0.0000059945287,0.00043854618,0.00015040464,0.0004912224,0.000092417504,0.00028782157,8.4520843e-7,0.00047874692,0.000016663898],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030336862,0.00012456291,0.000006692912,0.00030163297,0.00013937324,0.0000040321343,0.00016615647,0.76203156,0.20152351,0.00008068409,0.0004221974,0.03516925],"study_design_scores_gemma":[0.0014141796,0.0004815593,0.00006823053,0.00030376975,0.00006739758,0.00002959996,0.00004018239,0.85013825,0.14687823,0.000033010827,0.00013276473,0.00041281522],"about_ca_topic_score_codex":0.0000644495,"about_ca_topic_score_gemma":0.000015852082,"teacher_disagreement_score":0.89038193,"about_ca_system_score_codex":0.00012280521,"about_ca_system_score_gemma":0.00013823748,"threshold_uncertainty_score":0.99980664},"labels":[],"label_agreement":null},{"id":"W2108808757","doi":"10.1109/tnano.2010.2066573","title":"Threshold Voltage Variations Make Full Adders Reliabilities Similar","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Nanotechnology","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Adder; Redundancy (engineering); Reliability (semiconductor); Computer science; CMOS; Logic gate; Electronic engineering; Circuit reliability; Transistor; Threshold voltage; Reliability engineering; Arithmetic; Voltage; Electrical engineering; Engineering; Power (physics); Algorithm; Mathematics","score_opus":0.006470591666226061,"score_gpt":0.19466257014045024,"score_spread":0.18819197847422417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2108808757","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24877778,0.000042454736,0.7414716,0.0006572136,0.0040821508,0.00039718195,0.00008878726,0.0032040868,0.0012787392],"genre_scores_gemma":[0.99556446,0.00011459332,0.0033974063,0.00010339616,0.00006326051,0.00019911198,0.000005298619,0.00008927063,0.00046319718],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99852824,0.000011695652,0.00036691636,0.00036077132,0.00020133647,0.0005310493],"domain_scores_gemma":[0.9987928,0.0001132278,0.00003738361,0.00091140665,0.000061812476,0.00008332202],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00015230349,0.0003186778,0.00028092475,0.00062581466,0.00024625726,0.00003441133,0.00041860694,0.00076092023,0.0005024217],"category_scores_gemma":[0.000011145658,0.00033691118,0.00012769653,0.00061698037,0.00025378042,0.00020766558,0.0000022927554,0.0014051625,0.00041836573],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059214537,0.0002715402,0.000023444522,0.00011662729,0.00021695283,0.00002688522,0.00057479535,0.17398766,0.7835335,0.0063935155,0.0020357473,0.03276009],"study_design_scores_gemma":[0.0013150849,0.0004142874,0.00003885089,0.000042854805,0.000128558,0.00009971935,0.00023247661,0.11042616,0.83548343,0.0039593694,0.046866585,0.0009926223],"about_ca_topic_score_codex":0.000015762958,"about_ca_topic_score_gemma":0.00037656887,"teacher_disagreement_score":0.7467867,"about_ca_system_score_codex":0.000088801426,"about_ca_system_score_gemma":0.000048559024,"threshold_uncertainty_score":0.99990827},"labels":[],"label_agreement":null},{"id":"W2109087835","doi":"10.1109/iscas.2007.378046","title":"Reconfigurable Clock Distribution Circuitry","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Digital clock manager; Clock skew; Clock domain crossing; Clock network; Clock gating; CPU multiplier; Computer science; Synchronous circuit; Timing failure; Flexibility (engineering); Field-programmable gate array; Clock synchronization; Skew; Clock drift; Embedded system; Electronic engineering; Computer hardware; Clock signal; Synchronization (alternating current); Engineering; Jitter; Telecommunications","score_opus":0.006487755282316377,"score_gpt":0.18930435605725973,"score_spread":0.18281660077494336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109087835","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39170536,0.0002761287,0.2537021,0.000040786086,0.0013489008,0.00020059457,0.000014548262,0.0014949945,0.35121655],"genre_scores_gemma":[0.99798566,0.00003541654,0.000266737,0.000042842064,0.00013684403,0.000004780487,0.000040627387,0.000023923925,0.0014631705],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99918914,0.000004318156,0.00020094423,0.0001192067,0.0001217387,0.00036467044],"domain_scores_gemma":[0.9996289,0.00003224832,0.000013103824,0.00021040982,0.00002748277,0.000087874454],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00027326032,0.00011765721,0.000103967366,0.000048196547,0.0000494132,0.000025833688,0.00011034448,0.00009481815,0.00055180816],"category_scores_gemma":[0.000010679252,0.00011339081,0.000035348246,0.00022022847,0.000015798254,0.00020841531,0.0000049954133,0.00013985804,0.00088214525],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053546486,0.00017124304,0.014775627,0.00043879266,0.00025174758,0.000114805815,0.00065624906,0.018963335,0.23173067,0.04412963,0.4861061,0.20260826],"study_design_scores_gemma":[0.00070991565,0.00006629825,0.026412694,0.000037090023,0.000021134663,0.000045968172,0.000133475,0.016575374,0.62346894,0.0005424502,0.33126196,0.0007247231],"about_ca_topic_score_codex":0.000011849075,"about_ca_topic_score_gemma":0.000010557604,"teacher_disagreement_score":0.60628027,"about_ca_system_score_codex":0.00013386886,"about_ca_system_score_gemma":0.000009673583,"threshold_uncertainty_score":0.9998958},"labels":[],"label_agreement":null},{"id":"W2109220580","doi":"10.1145/566408.566422","title":"Low-leakage asymmetric-cell SRAM","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":81,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Computer science; Sense amplifier; Electronic engineering; Degradation (telecommunications); Transistor; Electrical engineering; Computer hardware; Engineering; Semiconductor memory; Telecommunications","score_opus":0.0074891552954627055,"score_gpt":0.1622023453878472,"score_spread":0.1547131900923845,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109220580","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14843556,0.0008163509,0.01602376,0.000055476852,0.0009639748,0.00021437547,0.0000036788952,0.0017293008,0.83175755],"genre_scores_gemma":[0.98527056,0.00016392618,0.002387579,0.00013338117,0.00013662972,0.000013115868,0.0000023149541,0.000060226874,0.0118322605],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99898285,0.000009493049,0.00020987118,0.00017625593,0.00021270235,0.00040883967],"domain_scores_gemma":[0.9994362,0.000046378962,0.00001528642,0.00036211195,0.000021889888,0.00011812664],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00008466776,0.00019285436,0.00016378664,0.00024009409,0.000045298795,0.000052259664,0.00023682354,0.00010248777,0.002571974],"category_scores_gemma":[0.000011095455,0.00017676203,0.000061307364,0.0006382555,0.000018188755,0.00027181042,0.000026929865,0.00019043959,0.009305826],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000063971097,0.0004695406,0.0016909927,0.00047619533,0.00011259112,0.0001264642,0.0009685104,0.041645255,0.027165864,0.0014292327,0.8332763,0.09263271],"study_design_scores_gemma":[0.0012489308,0.0001297021,0.0010162103,0.000027530852,0.000025757923,0.00001594191,0.00006417321,0.54086524,0.31635013,0.000044844684,0.13928543,0.00092612754],"about_ca_topic_score_codex":0.000005720318,"about_ca_topic_score_gemma":0.0000020749446,"teacher_disagreement_score":0.836835,"about_ca_system_score_codex":0.00007005932,"about_ca_system_score_gemma":0.0000030402148,"threshold_uncertainty_score":0.99833983},"labels":[],"label_agreement":null},{"id":"W2109258578","doi":"10.1145/775832.775861","title":"A static pattern-independent technique for power grid voltage integrity verification","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":96,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Grid; Voltage drop; Static analysis; Power integrity; Power (physics); Voltage; Power grid; Dynamic demand; Reliability engineering; Electrical engineering; Signal integrity; Engineering; Printed circuit board","score_opus":0.012597575780024258,"score_gpt":0.22698187491378347,"score_spread":0.2143842991337592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109258578","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022033425,0.000028622471,0.97002494,0.00003474465,0.00063534867,0.0009697932,0.000024477282,0.0004691142,0.0057795173],"genre_scores_gemma":[0.984207,0.00001946109,0.014730707,0.00010941827,0.000032638785,0.00055851444,0.000020083016,0.000053534193,0.000268676],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990225,0.0000201088,0.00026952213,0.00021170577,0.00016940862,0.00030676532],"domain_scores_gemma":[0.999423,0.000053098593,0.00003044215,0.00035634765,0.00006319257,0.00007390513],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037866988,0.00018917496,0.00016488392,0.00011246574,0.000047746114,0.000042141237,0.00015952658,0.00012398802,0.00039089535],"category_scores_gemma":[0.000044041964,0.00017205608,0.000059123213,0.00014649844,0.000017361066,0.00023394777,0.0000092618,0.00023219301,0.00013552826],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000066707566,0.0005677282,0.0077666813,0.0014257696,0.0003416977,0.000031716223,0.0023206673,0.004307637,0.7803379,0.03011533,0.15383045,0.018887648],"study_design_scores_gemma":[0.0009491542,0.0002089337,0.002487545,0.000062542254,0.00003061542,0.000023032762,0.0002444531,0.0141187925,0.9132461,0.00140306,0.06649812,0.0007276706],"about_ca_topic_score_codex":0.000014612179,"about_ca_topic_score_gemma":0.000012340509,"teacher_disagreement_score":0.9621735,"about_ca_system_score_codex":0.00016615538,"about_ca_system_score_gemma":0.000030155505,"threshold_uncertainty_score":0.70162433},"labels":[],"label_agreement":null},{"id":"W2109483310","doi":"10.1109/issse.2007.4294496","title":"Efficient Buffer Tree Creation Using Mixed Branch and Bound and Dynamic Programming Techniques","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Computer science; Dynamic programming; Buffer (optical fiber); Tree (set theory); Set (abstract data type); Branch and bound; Parallel computing; Mathematical optimization; Algorithm; Mathematics; Programming language","score_opus":0.0064002693700085786,"score_gpt":0.2331083782251331,"score_spread":0.22670810885512455,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109483310","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.77494144,0.0003315199,0.22279726,0.0000076118617,0.00008092772,0.00025836818,5.112668e-7,0.0004488287,0.0011335494],"genre_scores_gemma":[0.9671674,0.000027047201,0.032659613,0.0000110001765,0.000028770533,0.00000813054,0.0000027497701,0.000032455493,0.000062844854],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99924487,0.000007704549,0.00018998768,0.00016947284,0.00010622926,0.00028171134],"domain_scores_gemma":[0.9997284,0.000037287864,0.000020040601,0.000121221856,0.000025707439,0.000067341636],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00030826792,0.00015316818,0.00013428643,0.00017068067,0.00008963125,0.000089922236,0.000042984935,0.00009027209,0.0000074532145],"category_scores_gemma":[0.000007642847,0.00013988664,0.000016450585,0.00017910435,0.000059045225,0.00011089461,0.000022020928,0.00009230533,0.0000021812837],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031033458,0.000059959737,0.008892182,0.00030329218,0.000055493707,0.000012142686,0.0010057834,0.002934159,0.28995112,0.0003755659,0.00005671626,0.69632256],"study_design_scores_gemma":[0.00062343734,0.000121004,0.04781005,0.00012429657,0.000054910874,0.000078629804,0.00016891761,0.79554397,0.15339656,0.000099782344,0.0013906662,0.0005878057],"about_ca_topic_score_codex":0.000034091747,"about_ca_topic_score_gemma":0.00009663451,"teacher_disagreement_score":0.7926098,"about_ca_system_score_codex":0.00009749191,"about_ca_system_score_gemma":0.0000067852843,"threshold_uncertainty_score":0.5704412},"labels":[],"label_agreement":null},{"id":"W2109532082","doi":"10.1109/ismvl.1990.122648","title":"Integrator-chain multiplier","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Multiplier (economics); Integrator; Computer science; Capacitor; Topology (electrical circuits); Binary number; Arithmetic; Electronic circuit; Mathematics; Algorithm; Bandwidth (computing); Voltage; Engineering; Electrical engineering; Telecommunications; Combinatorics","score_opus":0.010036245012805816,"score_gpt":0.15839302880688774,"score_spread":0.14835678379408193,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109532082","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4411217,0.0009432668,0.047534175,0.00015253533,0.0016442233,0.0003592598,0.0000040505442,0.0040906444,0.50415015],"genre_scores_gemma":[0.9906162,0.00008337525,0.0024737597,0.00007426392,0.00008938247,0.000016114916,0.0000012900642,0.0000370591,0.0066085253],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993991,0.0000072504295,0.0001349177,0.000110105415,0.00010750662,0.00024109348],"domain_scores_gemma":[0.99969363,0.000023817565,0.0000069664857,0.00018814408,0.00001589821,0.00007152719],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000056896315,0.00013326746,0.000105783496,0.000079794474,0.000032547516,0.000024605079,0.000121776146,0.00006847915,0.0024214194],"category_scores_gemma":[0.000010302975,0.000110869965,0.000036068373,0.00016712822,0.00001763469,0.00015112202,0.000013689346,0.00016824077,0.0031970683],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011283581,0.00021123422,0.012402887,0.00019743569,0.00025582782,0.00008587162,0.0048049223,0.05786823,0.06819625,0.00859132,0.66216266,0.18521206],"study_design_scores_gemma":[0.00045548283,0.000036967685,0.0004962332,0.000014215483,0.000006791005,0.000007491334,0.00010040146,0.83228576,0.034693,0.0000502699,0.1314776,0.00037579075],"about_ca_topic_score_codex":0.00000481232,"about_ca_topic_score_gemma":0.0000059761164,"teacher_disagreement_score":0.7744175,"about_ca_system_score_codex":0.00004865667,"about_ca_system_score_gemma":0.0000015155618,"threshold_uncertainty_score":0.9984905},"labels":[],"label_agreement":null},{"id":"W2109588072","doi":"10.1109/ismvl.2001.924561","title":"The use of arithmetic operators in a self-restored current mode CMOS multiple-valued logic design architecture","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Block (permutation group theory); Arithmetic; CMOS; Logic block; Logic synthesis; Architecture; Computer science; Control logic; Mathematics; Logic gate; Electronic engineering; Algorithm; Computer hardware; Engineering; Combinatorics","score_opus":0.05452616844445968,"score_gpt":0.233861791208008,"score_spread":0.17933562276354834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109588072","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.61996424,0.0030732981,0.37232655,0.00013728748,0.0010449488,0.002037959,0.000015773447,0.0010892592,0.00031070906],"genre_scores_gemma":[0.95797706,0.00044271987,0.041270997,0.00003249462,0.00004160081,0.00010237325,0.0000019905217,0.000057134486,0.00007365933],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983605,0.0001440935,0.0004592163,0.00024688762,0.00029968054,0.00048960024],"domain_scores_gemma":[0.9989168,0.00038377853,0.000042919364,0.0005093884,0.000049200975,0.00009791378],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022247637,0.00029954972,0.00029241486,0.0002153497,0.0000788954,0.00007043708,0.00036645526,0.00010840291,0.000046501158],"category_scores_gemma":[0.00012369126,0.00019872232,0.00007603804,0.00051734695,0.00006662938,0.00020423526,0.00004415198,0.00039907164,0.000056526675],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020081723,0.00012732352,0.0011175347,0.000065542146,0.00005153395,0.000007715265,0.0014285084,0.98321223,0.002234936,0.0002177994,0.0023566857,0.00916013],"study_design_scores_gemma":[0.0007794116,0.00006860217,0.00076257315,0.000047921527,0.00001867439,0.0000057567763,0.000020081308,0.9902705,0.004525552,0.00006764351,0.0031537707,0.00027953825],"about_ca_topic_score_codex":0.000047722413,"about_ca_topic_score_gemma":0.00007492101,"teacher_disagreement_score":0.3380128,"about_ca_system_score_codex":0.00013946486,"about_ca_system_score_gemma":0.000020440075,"threshold_uncertainty_score":0.81036615},"labels":[],"label_agreement":null},{"id":"W2109600042","doi":"10.1109/icvd.2004.1260927","title":"Leakage reduction techniques in a 0.13 um SRAM cell","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ansys (Canada)","funders":"","keywords":"Static random-access memory; Leakage (economics); Voltage; Process variation; Noise margin; CMOS; Electronic engineering; Standby power; Electrical engineering; Process corners; Computer science; Engineering; Transistor","score_opus":0.004792729581981138,"score_gpt":0.18665810148027012,"score_spread":0.181865371898289,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109600042","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8783506,0.00014267195,0.02060301,0.00010701288,0.00040862805,0.00034031764,9.970452e-7,0.0019994855,0.098047234],"genre_scores_gemma":[0.98671037,0.000068936715,0.012323415,0.000023310218,0.00008802012,0.000040077673,0.000002816213,0.000035352783,0.0007076827],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999335,0.000006285978,0.00017804133,0.00013843815,0.00010279067,0.00023943293],"domain_scores_gemma":[0.9997308,0.0000045194097,0.000012097685,0.0002007673,0.000012769939,0.000039002287],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000103179984,0.00012835795,0.00011264405,0.00018878681,0.000020850319,0.00002327152,0.00010804055,0.000098593984,0.00008571989],"category_scores_gemma":[0.000002736443,0.00012439187,0.000027698006,0.00029089328,0.000018347888,0.00030198254,0.000014537947,0.00017912671,0.00023669646],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022629943,0.00025303866,0.0005574552,0.0003128758,0.000022516471,0.000056890112,0.002383604,0.13790552,0.82168037,0.0016460165,0.012617053,0.022542002],"study_design_scores_gemma":[0.00035906793,0.00006330131,0.0006030969,0.000040938845,0.000003883125,0.000014706934,0.00009713281,0.0022388967,0.990623,0.00049429305,0.0052075237,0.00025417155],"about_ca_topic_score_codex":0.000111959875,"about_ca_topic_score_gemma":0.000036831017,"teacher_disagreement_score":0.1689426,"about_ca_system_score_codex":0.00019399774,"about_ca_system_score_gemma":0.00001618607,"threshold_uncertainty_score":0.5072553},"labels":[],"label_agreement":null},{"id":"W2109797003","doi":"10.1109/tcad.2003.818127","title":"Design and optimization of multithreshold cmos (mtcmos) circuits","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":187,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Electronic engineering; Subthreshold conduction; CMOS; Dissipation; Leakage (economics); Engineering; Very-large-scale integration; Computer science; Dynamic demand; Cluster analysis; Power (physics); Transistor; Electrical engineering; Voltage","score_opus":0.02538849318033979,"score_gpt":0.20657763934333515,"score_spread":0.18118914616299536,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109797003","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.013472283,0.00073059864,0.98306435,0.000002878977,0.0012249631,0.0011128854,0.000030149413,0.00024373137,0.00011815519],"genre_scores_gemma":[0.9823897,0.00046504152,0.016900359,0.000012352527,0.00002573271,0.000077725956,0.0000039117936,0.00007967545,0.000045524157],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976546,0.0003337147,0.0008949853,0.00041737902,0.0003318731,0.0003674092],"domain_scores_gemma":[0.9985959,0.00037955496,0.00018140845,0.00038519513,0.0002902844,0.00016767107],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006697161,0.00044383047,0.0007069589,0.00051972637,0.0001299172,0.00009230854,0.00018760344,0.00028339683,0.000023008539],"category_scores_gemma":[0.000009181674,0.00041012745,0.00007728457,0.0006197237,0.00012194499,0.00034606818,0.000001084917,0.00032426068,0.0000050346084],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016598251,0.00010393631,0.000011515822,0.00027152573,0.0001954773,0.0000064343217,0.00047489497,0.9598212,0.028643396,0.00012341725,0.0001231663,0.0102084195],"study_design_scores_gemma":[0.0011310604,0.0005105105,0.000011306216,0.00048901385,0.000078279925,0.00008900567,0.00011998789,0.90613,0.09101699,0.000013988708,0.00004090402,0.00036891276],"about_ca_topic_score_codex":0.000047616166,"about_ca_topic_score_gemma":0.0000013366924,"teacher_disagreement_score":0.96891737,"about_ca_system_score_codex":0.00010022575,"about_ca_system_score_gemma":0.000093293194,"threshold_uncertainty_score":0.9998351},"labels":[],"label_agreement":null},{"id":"W2109879410","doi":"10.1109/icvd.2005.64","title":"Charge-recovery power clock generators for adiabatic logic circuits","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Adiabatic circuit; CMOS; Logic gate; Adiabatic process; Electrical engineering; Electronic circuit; Pass transistor logic; Power (physics); Logic family; Electronic engineering; Computer science; Logic level; Engineering; Logic synthesis; Physics; Digital electronics","score_opus":0.01068937510976778,"score_gpt":0.20032652550475033,"score_spread":0.18963715039498255,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2109879410","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8347898,0.0021714931,0.09746309,0.0003336601,0.003369508,0.0013261887,0.000053817406,0.0020776396,0.058414772],"genre_scores_gemma":[0.9903363,0.00007918186,0.0061605135,0.0006951611,0.0004751821,0.00012391807,0.000016229931,0.000088636974,0.0020248487],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987615,0.000009614783,0.00030212477,0.0002370654,0.0001601392,0.0005295695],"domain_scores_gemma":[0.9994227,0.000059543818,0.00002642768,0.00031149422,0.000045228662,0.00013455281],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0001537452,0.00025342492,0.00023822646,0.0001551007,0.00007026244,0.000053779393,0.00020894717,0.0001366139,0.0014430505],"category_scores_gemma":[0.000022640186,0.00023065312,0.000112681504,0.00020257231,0.000017928849,0.00039693282,0.000015637124,0.00011980361,0.0013233079],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030784842,0.00029206887,0.0015195776,0.00051407184,0.00060661987,0.000016354154,0.0012015742,0.21829857,0.084323496,0.02093441,0.56165844,0.11060405],"study_design_scores_gemma":[0.0029423765,0.0005486624,0.0013298772,0.00007680395,0.00010843544,0.00003414244,0.000068677065,0.30399668,0.35881487,0.000920328,0.3288195,0.0023396448],"about_ca_topic_score_codex":0.0000015442834,"about_ca_topic_score_gemma":0.0000063629705,"teacher_disagreement_score":0.27449137,"about_ca_system_score_codex":0.00015203159,"about_ca_system_score_gemma":0.000028732964,"threshold_uncertainty_score":0.99946976},"labels":[],"label_agreement":null},{"id":"W2110638368","doi":"10.1109/asic.1998.722823","title":"Circuit techniques for high-speed and low-power multi-port SRAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Register file; Computer science; CMOS; Port (circuit theory); Power (physics); Computer hardware; Static random-access memory; Electrical engineering; Electronic engineering; Engineering; Instruction set","score_opus":0.019013776231564986,"score_gpt":0.20838819412917503,"score_spread":0.18937441789761006,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110638368","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5539625,0.0012534927,0.3789813,0.0002549032,0.0016287804,0.0030248284,0.000056331864,0.007853005,0.052984815],"genre_scores_gemma":[0.98093456,0.00014100851,0.015730862,0.00013428577,0.00009461715,0.000085262436,0.00000789349,0.00009076532,0.002780749],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988418,0.000006654355,0.0002961341,0.00027710057,0.00014953184,0.0004287789],"domain_scores_gemma":[0.99941796,0.00004495008,0.000028312483,0.00033708007,0.00005305051,0.00011866852],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014708257,0.00026402928,0.00026510857,0.00014337098,0.00007230441,0.00006444091,0.00017318208,0.00017150694,0.0005732744],"category_scores_gemma":[0.000016718981,0.00024153585,0.000054278025,0.00016323866,0.000052715644,0.00033744887,0.000028273804,0.00014425976,0.00013592791],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006619028,0.0010586522,0.00951534,0.0018772783,0.0008267559,0.00013633599,0.00515842,0.0018472837,0.42962846,0.019521784,0.3180301,0.2123334],"study_design_scores_gemma":[0.004480214,0.00064820424,0.0067172437,0.00022253164,0.00011380685,0.00008735158,0.00017433336,0.292184,0.6101392,0.0008384603,0.08161033,0.0027843157],"about_ca_topic_score_codex":0.000012262661,"about_ca_topic_score_gemma":0.0000056139593,"teacher_disagreement_score":0.426972,"about_ca_system_score_codex":0.00006401768,"about_ca_system_score_gemma":0.000005033725,"threshold_uncertainty_score":0.9849546},"labels":[],"label_agreement":null},{"id":"W2110796071","doi":"10.1145/2024724.2024879","title":"Power grid verification using node and branch dominance","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Scalability; Grid; Node (physics); Power grid; Dominance (genetics); Voltage; Power (physics); Distributed computing; Electrical engineering; Engineering; Mathematics","score_opus":0.01877508211899222,"score_gpt":0.19581398863924535,"score_spread":0.17703890652025311,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2110796071","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9393106,0.00024142665,0.037889577,0.0000064677192,0.00055402494,0.00010315765,0.0000019878637,0.0002351879,0.021657562],"genre_scores_gemma":[0.98795855,0.000065589455,0.011762156,0.000031890755,0.000043172255,0.000005764194,0.0000011401638,0.000025603093,0.00010614872],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994943,0.0000057316743,0.00012887275,0.00012835053,0.000069928494,0.0001728033],"domain_scores_gemma":[0.99970937,0.000007769814,0.000015606358,0.00020622584,0.000019245426,0.00004179656],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000075797536,0.00010536036,0.00009586219,0.000053895772,0.00003896153,0.00001698175,0.00007661948,0.000054441767,0.00022525483],"category_scores_gemma":[0.00000414984,0.00009923683,0.000015063607,0.0001097759,0.000027797383,0.0003121425,0.000012514661,0.00006841543,0.00009303635],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012491085,0.00015543822,0.047778156,0.0004197595,0.0001633191,0.000025070078,0.010442639,0.00672449,0.8998398,0.0069199335,0.011368518,0.016037954],"study_design_scores_gemma":[0.0014778988,0.000089379086,0.19922543,0.000105684216,0.00004148355,0.00006646625,0.00013782766,0.14599119,0.6364137,0.00036522397,0.0149569195,0.0011288058],"about_ca_topic_score_codex":0.000019082936,"about_ca_topic_score_gemma":0.0000018357109,"teacher_disagreement_score":0.26342613,"about_ca_system_score_codex":0.000029478471,"about_ca_system_score_gemma":0.0000065124023,"threshold_uncertainty_score":0.40467605},"labels":[],"label_agreement":null},{"id":"W2111207983","doi":"10.1109/async.2003.1199168","title":"Efficient self-timed interfaces for crossing clock domains","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":123,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Handshaking; Asynchronous communication; Computer science; FIFO (computing and electronics); Clock domain crossing; Skew; Clock skew; Synchronization (alternating current); Communication source; Digital clock manager; Parallel computing; Channel (broadcasting); Computer hardware; Synchronous circuit; Clock signal; Computer network; Telecommunications","score_opus":0.0072193719255520365,"score_gpt":0.21391381086785155,"score_spread":0.20669443894229952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111207983","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8308073,0.00037163685,0.15030287,0.000016974134,0.0008296265,0.00039432204,0.0000035576766,0.0009959321,0.016277738],"genre_scores_gemma":[0.9558635,0.000007238933,0.043360177,0.00003668082,0.00004758515,0.00004731843,0.0000015402579,0.000051595485,0.0005843618],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99901813,0.000013187984,0.00023026555,0.00018602578,0.0001293079,0.00042306728],"domain_scores_gemma":[0.99955535,0.000077122,0.000020765896,0.00023016117,0.000036970836,0.00007965903],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002158607,0.00018648512,0.00017150523,0.000089757996,0.00016561558,0.0001485793,0.00013485816,0.000079323145,0.000114181705],"category_scores_gemma":[0.000024247636,0.0001629018,0.000059174876,0.00017889716,0.000036552447,0.00007717004,0.000013508393,0.00009213565,0.0001544794],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004908183,0.00029722086,0.0010023734,0.0006317441,0.00036411424,0.000010561797,0.006351873,0.838336,0.10556905,0.013538862,0.027274953,0.0065742023],"study_design_scores_gemma":[0.0013925148,0.00009908674,0.00019765181,0.000040306208,0.000033503584,0.000013489252,0.00018173202,0.4921949,0.4058907,0.00012503823,0.099310204,0.00052089675],"about_ca_topic_score_codex":0.0000016015224,"about_ca_topic_score_gemma":0.0000034883499,"teacher_disagreement_score":0.34614107,"about_ca_system_score_codex":0.00012177907,"about_ca_system_score_gemma":0.0000308147,"threshold_uncertainty_score":0.6642942},"labels":[],"label_agreement":null},{"id":"W2111423786","doi":"10.1109/isvlsi.2008.67","title":"FSMD Partitioning for Low Power Using ILP","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Datapath; Idle; Computer science; Integer programming; Partition (number theory); Dynamic demand; Power (physics); Power gating; Clock gating; Sample (material); Sample and hold; Linear programming; Power optimization; Parallel computing; Electronic circuit; Clock skew; Real-time computing; Algorithm; Transistor; Power consumption; Engineering; Electrical engineering; Mathematics; Voltage; Clock signal","score_opus":0.022679755758782102,"score_gpt":0.20902756110956064,"score_spread":0.18634780535077855,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111423786","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.80621594,0.0000925561,0.1859992,0.000015087444,0.0005454127,0.00019536975,0.000004048724,0.00053181144,0.0064006],"genre_scores_gemma":[0.9810505,0.000023335253,0.018195162,0.00007765515,0.00011340295,0.00002545387,0.0000054274724,0.000048074988,0.00046100336],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99927574,0.000004745736,0.00017846534,0.00010909445,0.00011101437,0.00032090952],"domain_scores_gemma":[0.99967444,0.00003244932,0.000015301353,0.0001747505,0.00003863414,0.00006442261],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007403904,0.00013066485,0.00013175748,0.00007666907,0.00014064096,0.000021859296,0.00008747727,0.00006407273,0.0003170876],"category_scores_gemma":[0.000011091084,0.00012722718,0.00005729871,0.00014166253,0.000028043634,0.00030971394,0.000011492018,0.00007342973,0.00014397042],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054932327,0.00014708607,0.011960117,0.00036529495,0.00026148252,0.000060711594,0.0034883716,0.6875679,0.2360621,0.0032187074,0.05477822,0.0020350963],"study_design_scores_gemma":[0.0013489644,0.00010511741,0.0026864458,0.00010765509,0.00002867,0.00010639965,0.00017882138,0.70810086,0.26089585,0.00016748016,0.025420908,0.0008527977],"about_ca_topic_score_codex":0.000005628894,"about_ca_topic_score_gemma":0.0000022699467,"teacher_disagreement_score":0.17483456,"about_ca_system_score_codex":0.00006942579,"about_ca_system_score_gemma":0.000019368741,"threshold_uncertainty_score":0.51881737},"labels":[],"label_agreement":null},{"id":"W2111515250","doi":"10.1109/fpl.2007.4380636","title":"Clock-Aware Placement for FPGAs","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Clock network; Field-programmable gate array; Digital clock manager; Clock gating; Computer science; CPU multiplier; Embedded system; Clock rate; Power (physics); Electronic circuit; Clock skew; Computer hardware; Clock signal; Engineering; Electrical engineering; Telecommunications","score_opus":0.008848079481290395,"score_gpt":0.22165073589841447,"score_spread":0.21280265641712406,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111515250","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11551593,0.00013060951,0.84696877,0.000052857707,0.00091421657,0.00048391256,0.000006648049,0.00083224394,0.03509481],"genre_scores_gemma":[0.9883812,0.000014660296,0.0085507985,0.00011642205,0.00019223477,0.00003594316,0.000010680623,0.000043145803,0.0026549052],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999218,0.0000020078548,0.00018150009,0.00011677476,0.00012161071,0.0003601387],"domain_scores_gemma":[0.999647,0.000054878652,0.000010406183,0.00018102785,0.000029654535,0.0000769844],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024144124,0.00012453987,0.00010394988,0.00007751119,0.000041800206,0.00001757066,0.000110530586,0.00006233012,0.0002681775],"category_scores_gemma":[0.0000056253716,0.00011226966,0.000042222946,0.000105045605,0.0000097144275,0.00010269202,0.00001351648,0.00006486546,0.00020512061],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002361053,0.00019737493,0.0044027125,0.0010104374,0.0004009138,0.000040146646,0.0019759745,0.19274326,0.033216562,0.01796938,0.67193425,0.07587291],"study_design_scores_gemma":[0.0023243602,0.00023705163,0.0020954695,0.000053238608,0.000039313996,0.000011918512,0.00044050912,0.19249412,0.3522608,0.0001969351,0.44895545,0.0008908311],"about_ca_topic_score_codex":0.000004453305,"about_ca_topic_score_gemma":0.000026777325,"teacher_disagreement_score":0.87286526,"about_ca_system_score_codex":0.00009258564,"about_ca_system_score_gemma":0.000008422336,"threshold_uncertainty_score":0.45782238},"labels":[],"label_agreement":null},{"id":"W2111647680","doi":"10.5555/1870926.1871124","title":"Practical Monte-Carlo based timing yield estimation of digital circuits","year":2010,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Variance reduction; Monte Carlo method; Estimator; Control variates; Skew; Reduction (mathematics); Benchmark (surveying); Importance sampling; Electronic circuit; Computer science; Algorithm; Statistics; Digital electronics; Mathematics; Hybrid Monte Carlo; Markov chain Monte Carlo; Engineering","score_opus":0.02733436660208366,"score_gpt":0.239992344086552,"score_spread":0.21265797748446835,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111647680","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6991525,0.00003481724,0.2974826,0.0000806673,0.00031024538,0.00036843301,0.000012483861,0.0005106938,0.0020475425],"genre_scores_gemma":[0.9850419,0.000008971838,0.014802059,0.000018763176,0.000037045018,0.000014189575,0.0000087708195,0.0000385149,0.000029779263],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906766,0.00002509455,0.00036060013,0.00016642963,0.00018826142,0.00019197301],"domain_scores_gemma":[0.99865043,0.0008932528,0.00007185094,0.00021041617,0.000108181404,0.00006589244],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003115234,0.00015981993,0.00017082544,0.00020233366,0.0000471538,0.00010115149,0.00009600117,0.00009038947,0.00003679214],"category_scores_gemma":[0.001586621,0.00016055872,0.000017982456,0.0004290507,0.0000522171,0.0008456857,0.0000123776435,0.0002165108,0.000037086214],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036594443,0.00081209996,0.10393943,0.0010980233,0.000084588486,0.00012569659,0.0035283766,0.6581339,0.12990203,0.0019861185,0.008240552,0.09211256],"study_design_scores_gemma":[0.00031094972,0.00007107308,0.04052499,0.00006531865,0.000013187549,0.000020317753,0.000008759524,0.94797784,0.010587849,0.00003947239,0.00019412665,0.00018613461],"about_ca_topic_score_codex":0.0000047982835,"about_ca_topic_score_gemma":0.0000047112903,"teacher_disagreement_score":0.28984392,"about_ca_system_score_codex":0.000017882565,"about_ca_system_score_gemma":0.000060912742,"threshold_uncertainty_score":0.65473944},"labels":[],"label_agreement":null},{"id":"W2111880608","doi":"10.1145/545214.545218","title":"The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays","year":2002,"lang":"en","type":"article","venue":"ACM SIGARCH Computer Architecture News","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":242,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"PQ Corporation (Canada)","funders":"","keywords":"Clock skew; Pipeline (software); Timing failure; Digital clock manager; Computer science; Inverter; Clock rate; Overhead (engineering); Microprocessor; Skew; Integer (computer science); Instructions per cycle; Window (computing); Parallel computing; Clock signal; Computer hardware; Engineering; Electrical engineering; Telecommunications; Central processing unit; Chip; Operating system","score_opus":0.018564469084556903,"score_gpt":0.22378301787753827,"score_spread":0.20521854879298135,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2111880608","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09719463,0.0006715727,0.88989055,0.006374623,0.0011937917,0.0008835999,0.00002568471,0.0008159932,0.0029495754],"genre_scores_gemma":[0.7599857,0.0002697967,0.22197482,0.012792612,0.0021706498,0.00016326761,0.00001948806,0.00026571337,0.002357994],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971508,0.000105317595,0.0005028285,0.0005839381,0.0005735628,0.0010835625],"domain_scores_gemma":[0.9974596,0.00042886176,0.000046566005,0.0016152717,0.00007940445,0.00037030404],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00024953723,0.0005565807,0.000384017,0.00025946935,0.00030048768,0.00021137304,0.0016333624,0.00016007715,0.00040669576],"category_scores_gemma":[0.000045489174,0.00038724463,0.00019025472,0.0004366539,0.000107425156,0.0001633731,0.0006082274,0.00086097495,0.0012181663],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044334574,0.000056410525,0.00059542654,0.000066115004,0.0001386475,0.000058305282,0.007821876,0.30855444,0.0019802968,0.00009997935,0.254891,0.42569315],"study_design_scores_gemma":[0.00072958984,0.0003252803,0.00077943836,0.00003822558,0.000023769384,0.00006872448,0.000027759443,0.5502496,0.0020257174,0.00026739336,0.444762,0.0007025375],"about_ca_topic_score_codex":0.00002619563,"about_ca_topic_score_gemma":0.00012995924,"teacher_disagreement_score":0.6679157,"about_ca_system_score_codex":0.00011024418,"about_ca_system_score_gemma":0.000019523015,"threshold_uncertainty_score":0.99985796},"labels":[],"label_agreement":null},{"id":"W2112070682","doi":"10.1109/dft.2006.39","title":"Low Power SoC Memory BIST","year":2006,"lang":"en","type":"article","venue":"Proceedings","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia; Nortel (Canada)","funders":"","keywords":"Dissipation; Built-in self-test; System on a chip; Embedded system; Overhead (engineering); Computer science; Power (physics); Reduction (mathematics); Low-power electronics; Chip; Static random-access memory; Power consumption; Electronic engineering; Computer hardware; Engineering; Telecommunications","score_opus":0.00332469563156878,"score_gpt":0.16625224594492194,"score_spread":0.16292755031335315,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112070682","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.778032,0.0004555388,0.0004559821,0.000104266306,0.0006232436,0.00019658897,0.000003546232,0.0013550405,0.21877381],"genre_scores_gemma":[0.9967757,0.00002488954,0.0010972103,0.00007328232,0.00030614316,0.00003316149,0.0000034715242,0.0000752578,0.0016108868],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989267,0.0000010806772,0.00021879551,0.00020568373,0.00022936748,0.0004183715],"domain_scores_gemma":[0.99971986,0.00000931481,0.000030189613,0.000097025375,0.00007467907,0.00006891194],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012331308,0.00020941586,0.0001686349,0.00013426814,0.00007341093,0.00009403954,0.00021109132,0.0001044187,0.00019233399],"category_scores_gemma":[0.000008783639,0.00020744606,0.000055604374,0.00030684264,0.000045097055,0.00044559748,0.000029177587,0.00018911196,0.00066276785],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033685264,0.00019046899,0.008893952,0.0009502208,0.000100806086,0.000029252962,0.0021131216,0.001224887,0.32847494,0.0063294945,0.63762015,0.014039041],"study_design_scores_gemma":[0.0016023574,0.00015646173,0.015331617,0.00021507735,0.00005674149,0.000073480376,0.00035038384,0.023189226,0.79331464,0.001664298,0.16232947,0.0017162315],"about_ca_topic_score_codex":0.000010131882,"about_ca_topic_score_gemma":0.0000013781429,"teacher_disagreement_score":0.47529066,"about_ca_system_score_codex":0.00009697214,"about_ca_system_score_gemma":0.000011793071,"threshold_uncertainty_score":0.8518761},"labels":[],"label_agreement":null},{"id":"W2112137425","doi":"10.1109/ccece.2005.1557269","title":"Metastability analysis of CMOS current mode logic latches","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"CMOS; Current-mode logic; Electronic engineering; Metastability; SIGNAL (programming language); Logic gate; Clock signal; Electrical engineering; Computer science; Integrated injection logic; Voltage; Engineering; Pass transistor logic; Physics; Electronic circuit; Transistor","score_opus":0.01281672610574583,"score_gpt":0.23816767835226083,"score_spread":0.225350952246515,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112137425","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9060966,0.00062464626,0.086266726,0.000015064209,0.00015279485,0.00011503259,0.000026512535,0.00030014422,0.006402533],"genre_scores_gemma":[0.9970127,0.000029905283,0.002810419,0.0000045236034,0.00002555856,0.000010970009,0.000024697027,0.0000126579835,0.00006856959],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990951,0.000018868504,0.00032969768,0.00016150542,0.00018472082,0.00021011198],"domain_scores_gemma":[0.99948746,0.000045193683,0.000030927524,0.00035541627,0.000044662673,0.00003633573],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001644532,0.00014316347,0.00034039357,0.00023419668,0.000018333749,0.000011871527,0.00014284813,0.00004256022,0.00036166885],"category_scores_gemma":[0.000006806241,0.000115939925,0.00016797624,0.0009032816,0.000035664594,0.0001410791,0.000021071242,0.000088645706,0.00003371554],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000047038566,0.000111505746,0.035726584,0.000098647324,0.0004829823,7.277259e-7,0.000103700266,0.94883,0.0089232465,0.002164158,0.0010951008,0.002458635],"study_design_scores_gemma":[0.00021987346,0.00002047634,0.083498895,0.0000063366465,0.0008485758,3.0037788e-7,0.000027647993,0.8702913,0.04261306,0.0010782239,0.0010967983,0.0002985501],"about_ca_topic_score_codex":0.00020600841,"about_ca_topic_score_gemma":0.00020088848,"teacher_disagreement_score":0.09091615,"about_ca_system_score_codex":0.000066380664,"about_ca_system_score_gemma":0.000009758744,"threshold_uncertainty_score":0.4727893},"labels":[],"label_agreement":null},{"id":"W2112557314","doi":"10.1109/jssc.2007.897168","title":"Surfing Pipelines: Theory and Implementation","year":2007,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"CMC Microsystems","keywords":"Pipeline (software); Pipeline transport; Computer science; Chip; Computation; Attractor; Event (particle physics); Ring (chemistry); Path (computing); Embedded system; Algorithm; Engineering; Mathematics; Telecommunications; Programming language; Physics","score_opus":0.010748692690524234,"score_gpt":0.27454600954826375,"score_spread":0.2637973168577395,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112557314","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88421345,0.0007834298,0.11328617,0.000015460148,0.0012157231,0.000103297825,0.000010720625,0.000057697816,0.0003140696],"genre_scores_gemma":[0.9985227,0.0006668134,0.00022057985,0.000078426354,0.00041717288,9.922479e-7,0.0000014345392,0.00004746476,0.000044414835],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984369,0.000042968604,0.00072671927,0.00010258152,0.00030007263,0.00039072888],"domain_scores_gemma":[0.9991411,0.00020124669,0.00019794649,0.000116566865,0.00017500338,0.00016814211],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.002226163,0.00018086795,0.00026286,0.0003257138,0.0000689037,0.000047540987,0.00015175108,0.000058801663,0.00003890025],"category_scores_gemma":[0.000028176884,0.00016774582,0.00006383111,0.00021420489,0.000040113187,0.0006127444,0.000009024407,0.00027207905,0.000017720253],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012828973,0.00007508689,0.011007116,0.00042149395,0.00047412596,0.00054646085,0.0140783405,0.036462817,0.6031159,0.00039340506,0.0062044025,0.32709256],"study_design_scores_gemma":[0.0065661394,0.000625404,0.07049924,0.00058844656,0.0002804211,0.0018400648,0.0054063597,0.0036843112,0.8946179,0.006534684,0.007856205,0.0015008212],"about_ca_topic_score_codex":0.0000028862328,"about_ca_topic_score_gemma":0.000015885134,"teacher_disagreement_score":0.32559174,"about_ca_system_score_codex":0.00011749224,"about_ca_system_score_gemma":0.000043862754,"threshold_uncertainty_score":0.6840476},"labels":[],"label_agreement":null},{"id":"W2112969627","doi":"10.1109/newcas.2007.4487969","title":"Performance of Parallel Prefix Adders implemented with FPGA technology","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":57,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Computer science; Prefix; Parallel computing; Field-programmable gate array; Very-large-scale integration; Carry-save adder; Serial binary adder; Electronic circuit; Arithmetic; Computer hardware; Mathematics; Embedded system; Engineering; Telecommunications; Electrical engineering; Latency (audio)","score_opus":0.005431241179115118,"score_gpt":0.197659120596376,"score_spread":0.19222787941726088,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2112969627","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9564824,0.00008500794,0.023776315,0.00003669367,0.00009684827,0.00024857058,0.000002622468,0.00065676053,0.018614786],"genre_scores_gemma":[0.98484963,0.00006741386,0.014719365,0.000021035094,0.000020781852,0.000018820094,0.0000054974366,0.000038099595,0.00025935512],"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99888617,0.0000032125029,0.0003070115,0.00015398292,0.00018518952,0.00046446332],"domain_scores_gemma":[0.9994899,0.000019868416,0.000041669937,0.00033409594,0.000057771245,0.000056700832],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018628385,0.00018063078,0.00019981163,0.00033044978,0.00003682654,0.0000058459664,0.00022499693,0.00010456204,0.00023832047],"category_scores_gemma":[0.00000368348,0.00014272665,0.000024281735,0.0005907871,0.00008467513,0.0001966128,0.000029508417,0.00015744675,0.000054668963],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010540686,0.00041165747,0.519124,0.0016884472,0.0017432154,0.000083705185,0.0020010087,0.14615622,0.14377432,0.006428218,0.026106624,0.15142854],"study_design_scores_gemma":[0.0040042046,0.001662632,0.03842155,0.00016699205,0.00009348153,0.00008161456,0.0011102994,0.06972087,0.863955,0.000052274318,0.019604225,0.0011268272],"about_ca_topic_score_codex":0.000008961885,"about_ca_topic_score_gemma":0.000050434184,"teacher_disagreement_score":0.7201807,"about_ca_system_score_codex":0.000048830803,"about_ca_system_score_gemma":0.000020462761,"threshold_uncertainty_score":0.5820224},"labels":[],"label_agreement":null},{"id":"W2113134218","doi":"10.1145/2742060.2742075","title":"Voltage-Boosted Synchronizers","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Mean time between failures; Capacitor; Metastability; Voltage; Power (physics); Power consumption; Computer science; Electrical engineering; Charge pump; Physics; Failure rate; Engineering; Reliability engineering","score_opus":0.01705257801145085,"score_gpt":0.1951975431417198,"score_spread":0.17814496513026895,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113134218","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40265158,0.00073014316,0.11631422,0.00014051261,0.0029371,0.00042016187,0.000005739697,0.004737931,0.47206262],"genre_scores_gemma":[0.99533194,0.000013449657,0.0016649964,0.000082291626,0.00012327232,0.00001193185,0.0000051246425,0.000041854477,0.0027251218],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99928343,0.0000063628336,0.00014310719,0.00011435714,0.00017703777,0.00027570542],"domain_scores_gemma":[0.9995187,0.00001568096,0.000009380027,0.00025202794,0.000040180515,0.0001640202],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00012380486,0.00013388378,0.00012298493,0.000082170416,0.00002059742,0.000031397765,0.00015586986,0.00006761187,0.00028558713],"category_scores_gemma":[0.000016546679,0.00011891314,0.000028054403,0.00020403495,0.000023283626,0.00024488164,0.000022129694,0.000105936684,0.0021815174],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027342272,0.000053373547,0.0032187044,0.00013001643,0.00016809344,0.00008234347,0.0016705812,0.07236991,0.021244334,0.0028017946,0.86752754,0.030705981],"study_design_scores_gemma":[0.0032886881,0.00024535216,0.0017588452,0.00005771798,0.00005031609,0.00005523862,0.0006118892,0.46017364,0.0996063,0.00036594548,0.43241546,0.0013705995],"about_ca_topic_score_codex":0.000018067583,"about_ca_topic_score_gemma":0.000008671302,"teacher_disagreement_score":0.5926804,"about_ca_system_score_codex":0.00013839759,"about_ca_system_score_gemma":0.000031175063,"threshold_uncertainty_score":0.9985954},"labels":[],"label_agreement":null},{"id":"W2113207044","doi":"10.1109/newcas.2006.250939","title":"Distributed Current Mode Logic","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Current-mode logic; Pass transistor logic; Logic gate; Computer science; Logic family; CMOS; Electronic engineering; Resistor–transistor logic; Integrated injection logic; Pull-up resistor; Noise (video); Electronic circuit; Emitter-coupled logic; Logic synthesis; Electrical engineering; Digital electronics; Engineering","score_opus":0.0083018248085574,"score_gpt":0.21404601376022503,"score_spread":0.20574418895166763,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113207044","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24628173,0.0012220022,0.7054338,0.000090891765,0.0013606378,0.0002459236,0.000065582615,0.0024533584,0.042846113],"genre_scores_gemma":[0.9984678,0.00003526001,0.0010302431,0.0000118383705,0.00013064154,0.0000140295115,0.0000811778,0.000019823492,0.00020919669],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99936676,0.000005135929,0.00015171827,0.00010789257,0.00011374154,0.00025476157],"domain_scores_gemma":[0.9997421,0.00001196816,0.000009393248,0.00017919503,0.000017634258,0.000039712366],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000035165216,0.00012415161,0.00010276969,0.000046884907,0.000028689396,0.00002524466,0.000114343835,0.000041448224,0.0001765544],"category_scores_gemma":[0.0000024405704,0.0001044326,0.000034358218,0.00016507549,0.000014710151,0.00012454714,0.000015030232,0.00010185523,0.00050566456],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000064976607,0.00012417657,0.0039462172,0.00012556544,0.00002779204,0.000013123693,0.000044536988,0.6610892,0.008753899,0.025722198,0.29007033,0.010076511],"study_design_scores_gemma":[0.00070484873,0.000034386558,0.01064894,0.000028216242,0.000021581896,0.000008024953,0.000010643443,0.8230209,0.03147822,0.00450399,0.12886737,0.00067288027],"about_ca_topic_score_codex":0.00002634314,"about_ca_topic_score_gemma":0.000014407445,"teacher_disagreement_score":0.75218606,"about_ca_system_score_codex":0.00007089504,"about_ca_system_score_gemma":0.000006425298,"threshold_uncertainty_score":0.6499464},"labels":[],"label_agreement":null},{"id":"W2113918422","doi":"10.1109/ccece.2005.1557317","title":"Low power n-bit adders and multiplier using lowest-number-of-transistor 1-bit adders","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; Transistor; Serial binary adder; Transistor count; CMOS; Carry-save adder; Multiplier (economics); Computer science; Electronic engineering; Low-power electronics; 4-bit; Arithmetic; Electrical engineering; Voltage; Power (physics); Mathematics; Engineering; Physics; Power consumption","score_opus":0.004847152591605482,"score_gpt":0.1931838978662241,"score_spread":0.18833674527461863,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2113918422","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9493046,0.00032147046,0.027981635,0.00003323045,0.00061288825,0.00032792002,0.000019303017,0.00046394367,0.020935029],"genre_scores_gemma":[0.98184097,0.000027890253,0.017338619,0.000057207577,0.00008342584,0.000009915745,0.000009251791,0.00010345955,0.0005292532],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983989,0.00001736252,0.00045460998,0.0003173015,0.00028729916,0.00052451954],"domain_scores_gemma":[0.9993309,0.000074247706,0.000052947904,0.00035575582,0.00006208095,0.00012408476],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013554034,0.00035213464,0.00037089517,0.00017249631,0.00008146838,0.000043007014,0.0001557321,0.0001933094,0.0008583705],"category_scores_gemma":[0.000010234368,0.0003489544,0.000108425105,0.0003009396,0.00013824938,0.00041115907,0.00002668017,0.00020350615,0.00010059112],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002917897,0.00075664656,0.07541896,0.0020985564,0.000989398,0.0001886833,0.00404259,0.37692037,0.44351944,0.0022555247,0.08441805,0.009099989],"study_design_scores_gemma":[0.010910006,0.00035498262,0.036616575,0.00084255636,0.0005519168,0.00025677585,0.0017262846,0.5303984,0.37790683,0.00045667845,0.034339644,0.0056393063],"about_ca_topic_score_codex":0.00024062091,"about_ca_topic_score_gemma":0.00009609319,"teacher_disagreement_score":0.15347807,"about_ca_system_score_codex":0.00009587105,"about_ca_system_score_gemma":0.000035817295,"threshold_uncertainty_score":0.9998962},"labels":[],"label_agreement":null},{"id":"W2114464619","doi":"10.1145/1723112.1723141","title":"FPGA power reduction by guarded evaluation","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Application-specific integrated circuit; Embedded system; Overhead (engineering); Reduction (mathematics); Correctness; Electronic circuit; Computer hardware; Engineering; Electrical engineering; Algorithm","score_opus":0.005505382154790955,"score_gpt":0.21204959859650288,"score_spread":0.20654421644171192,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114464619","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92956,0.000068179324,0.003416623,0.00010794627,0.0029859159,0.00026603046,0.0000023266402,0.0006264509,0.06296653],"genre_scores_gemma":[0.9971454,0.000010094471,0.0014564471,0.000021047686,0.00012721149,0.00003583545,0.000020287574,0.000030794086,0.0011528473],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992344,0.000013184156,0.0001527003,0.00013880753,0.00027234695,0.00018860878],"domain_scores_gemma":[0.9995826,0.000009280889,0.000015889895,0.00026713964,0.000072631294,0.00005249636],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0003503308,0.00011487516,0.000082792285,0.000073241106,0.000042214284,0.000035154844,0.00009802364,0.000107237385,0.002997109],"category_scores_gemma":[0.000021383552,0.00010698232,0.00002788321,0.00014714962,0.000020019275,0.00031858985,0.000008440347,0.00020191871,0.0006976146],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000035320668,0.000016649636,0.00004269758,0.000006918731,0.000017753966,2.2770772e-7,0.00020172089,0.0017460564,0.82300407,0.00015551495,0.16342725,0.011377616],"study_design_scores_gemma":[0.00074516935,0.000054561995,0.0013128093,0.0000073263595,0.000033799224,0.00002097572,0.00008925878,0.09136507,0.84205806,0.00033468395,0.06356292,0.00041535558],"about_ca_topic_score_codex":0.000008685072,"about_ca_topic_score_gemma":0.000004521321,"teacher_disagreement_score":0.09986433,"about_ca_system_score_codex":0.00005355242,"about_ca_system_score_gemma":0.000017153689,"threshold_uncertainty_score":0.9979143},"labels":[],"label_agreement":null},{"id":"W2114514951","doi":"10.1109/fpt.2004.1393260","title":"Using multi-bit logic blocks and automated packing to improve field-programmable gate array density for implementing datapath circuits","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Logic block; Computer science; Field-programmable gate array; Logic synthesis; Programmable Array Logic; Block (permutation group theory); Computer architecture; Logic gate; Logic family; Programmable logic array; Programmable logic device; Parallel computing; Computer hardware; Algorithm; Mathematics","score_opus":0.04269604956238144,"score_gpt":0.29150788915031123,"score_spread":0.2488118395879298,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114514951","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.62040234,0.000064874315,0.37702656,0.000044161025,0.00021929726,0.00074150343,0.000016371834,0.0012584327,0.00022645037],"genre_scores_gemma":[0.8458945,0.000008410962,0.15352939,0.00021151565,0.00014893153,0.00004355243,0.000015902899,0.000053626136,0.00009418218],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981675,0.0000130886665,0.00038871117,0.0004059459,0.00014537892,0.0008793763],"domain_scores_gemma":[0.9992752,0.00007191663,0.000057771314,0.00034339033,0.00008097046,0.00017071702],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00043428378,0.0002911657,0.0002908325,0.00014038493,0.00024411119,0.00018408595,0.00018191674,0.00011774986,0.00004603984],"category_scores_gemma":[0.000050292056,0.00028241304,0.000052543033,0.00022319671,0.0000140106185,0.0004536902,0.0000977169,0.0001500073,0.000017096963],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015562591,0.000059962884,0.0050708815,0.0003269369,0.00016165958,0.000009662295,0.00115767,0.023021165,0.8903737,0.00009299546,0.0011705747,0.07853921],"study_design_scores_gemma":[0.00082874275,0.00007260796,0.00030201187,0.00004553363,0.000042516003,0.0000133064705,0.00011632316,0.7315792,0.26409099,0.000017442202,0.0024827605,0.00040859476],"about_ca_topic_score_codex":0.00008936532,"about_ca_topic_score_gemma":0.0002117781,"teacher_disagreement_score":0.708558,"about_ca_system_score_codex":0.00011781332,"about_ca_system_score_gemma":0.000021110154,"threshold_uncertainty_score":0.9999628},"labels":[],"label_agreement":null},{"id":"W2114771440","doi":"10.1109/mtdt.2003.1222355","title":"A multilevel DRAM with hierarchical bitlines and serial sensing","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Dram; Computer science; Offset (computer science); Overhead (engineering); Electronic engineering; Computer hardware; Embedded system; Engineering","score_opus":0.006093045212940987,"score_gpt":0.18306709228817294,"score_spread":0.17697404707523195,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114771440","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90720445,0.000034945086,0.09009619,0.000104099156,0.00021736397,0.00013367695,0.0000021752242,0.00053122896,0.0016758606],"genre_scores_gemma":[0.935043,0.000013958862,0.06456408,0.000054404896,0.00018309536,0.0000023270172,0.0000023476669,0.000038210725,0.000098602504],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99934816,0.0000058542055,0.00012682432,0.00015301172,0.00012014711,0.000245984],"domain_scores_gemma":[0.9997172,0.000022988668,0.000009002784,0.00013728793,0.000021629143,0.00009192296],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000053157306,0.00015445215,0.000142119,0.00007640848,0.000052869324,0.00005227653,0.000049648996,0.00006704869,0.000019204035],"category_scores_gemma":[0.000007748619,0.00011530089,0.000015208927,0.00011047316,0.00006039626,0.0001790409,0.000019499754,0.00013983723,0.000033239114],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00050507736,0.00018923258,0.0031292578,0.0006194557,0.00042914765,0.00048233554,0.007859847,0.6547831,0.20608644,0.0055802977,0.0019535588,0.11838219],"study_design_scores_gemma":[0.013008927,0.00068878214,0.017392354,0.00045023445,0.00009965586,0.00085170224,0.00030193882,0.72405154,0.23248835,0.0018386553,0.0065673376,0.0022605632],"about_ca_topic_score_codex":0.000034604614,"about_ca_topic_score_gemma":0.000056310102,"teacher_disagreement_score":0.116121635,"about_ca_system_score_codex":0.000034509456,"about_ca_system_score_gemma":0.000024243443,"threshold_uncertainty_score":0.4701834},"labels":[],"label_agreement":null},{"id":"W2114817142","doi":"10.5555/996070.1009975","title":"Statistical Verification of Power Grids Considering Process-Induced Leakage Current Variations","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage drop; Threshold voltage; Monte Carlo method; Transistor; Voltage; Grid; Electronic engineering; Scaling; Computer science; Exponential function; Log-normal distribution; Leakage (economics); Electrical engineering; Mathematics; Engineering; Statistics","score_opus":0.017974803159261067,"score_gpt":0.25517024889569306,"score_spread":0.237195445736432,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114817142","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.399333,0.0001332352,0.5770509,0.000018580226,0.0009620317,0.00032506016,0.000021013684,0.0004012088,0.02175493],"genre_scores_gemma":[0.9932904,0.000018012193,0.0065748175,0.000007458356,0.000017277143,0.000030772364,0.000010868046,0.000028320765,0.000022063841],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990887,0.000024291236,0.00032251343,0.0001554585,0.00019115291,0.00021786024],"domain_scores_gemma":[0.9995008,0.000074325384,0.00003670741,0.00023253697,0.00008546125,0.000070141075],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001596647,0.00013754336,0.00016048444,0.000103099694,0.000043776246,0.000021439819,0.00008356745,0.000056850367,0.000506866],"category_scores_gemma":[0.00011432257,0.00013497399,0.0000239825,0.00024236937,0.000026581156,0.00021418532,0.0000061502506,0.00014717311,0.00009896807],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026561856,0.00058378885,0.009680865,0.001245763,0.0002597837,0.000011070951,0.005096583,0.034890696,0.25157145,0.67773265,0.0063494355,0.012551371],"study_design_scores_gemma":[0.0025952328,0.00031601492,0.04920182,0.00020460499,0.00015813338,0.000037038855,0.0007135925,0.12117236,0.8022706,0.0062709847,0.015322737,0.0017368785],"about_ca_topic_score_codex":0.0000028954282,"about_ca_topic_score_gemma":0.0000021779395,"teacher_disagreement_score":0.67146164,"about_ca_system_score_codex":0.000056106495,"about_ca_system_score_gemma":0.00006689013,"threshold_uncertainty_score":0.5549828},"labels":[],"label_agreement":null},{"id":"W2114835190","doi":"10.1109/fpl.2011.21","title":"Latch-Based Performance Optimization for FPGAs","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Retiming; Computer science; Clock skew; Clock gating; Skew; Field-programmable gate array; Static timing analysis; Benchmark (surveying); Digital clock manager; Timing failure; Duty cycle; Power (physics); Embedded system; Logic synthesis; Exploit; Logic gate; Parallel computing; Clock signal; Algorithm; Jitter","score_opus":0.024329517934125463,"score_gpt":0.17230122237969403,"score_spread":0.14797170444556856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114835190","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1082118,0.00003752664,0.84869033,0.000016348298,0.0004942506,0.00038835013,0.000004218558,0.0009046031,0.041252594],"genre_scores_gemma":[0.8606551,0.000020036283,0.13869864,0.00007302552,0.000053271855,0.000082396466,0.000013673445,0.000045296383,0.0003585148],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99936515,0.0000042748234,0.00016448948,0.00012420057,0.00008879329,0.00025309526],"domain_scores_gemma":[0.9996507,0.00001912563,0.000017344903,0.00020834584,0.000049619477,0.000054823915],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010388344,0.0001350049,0.00011078817,0.00008991227,0.00005269708,0.000015270776,0.00013435734,0.00007128329,0.0006718862],"category_scores_gemma":[0.0000061161354,0.00012390538,0.000039855528,0.00014417894,0.000018372999,0.00029233305,0.000007134082,0.00005889645,0.00011189105],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022582459,0.000021735308,0.00094539893,0.00013475904,0.00001637632,4.996798e-7,0.00019311975,0.99269205,0.0002900531,0.00025909778,0.0028131686,0.0026111486],"study_design_scores_gemma":[0.000441264,0.00006719609,0.0005882749,0.000015613314,0.000010530948,7.513099e-7,0.000008132257,0.94500536,0.05216629,0.000014345092,0.0014995743,0.00018269038],"about_ca_topic_score_codex":0.000004228964,"about_ca_topic_score_gemma":0.0000022609606,"teacher_disagreement_score":0.7524434,"about_ca_system_score_codex":0.000040817013,"about_ca_system_score_gemma":0.00001640818,"threshold_uncertainty_score":0.7356683},"labels":[],"label_agreement":null},{"id":"W2114837206","doi":"10.5555/2616606.2616722","title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","year":2014,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":173,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Multiplier (economics); Adder; Digital signal processing; Computer science; CMOS; Error detection and correction; Logic gate; Low-power electronics; Electronic circuit; Power consumption; Arithmetic; Electronic engineering; Algorithm; Mathematics; Power (physics); Computer hardware; Electrical engineering; Engineering","score_opus":0.005500157376970747,"score_gpt":0.17575826831151423,"score_spread":0.1702581109345435,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2114837206","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90918577,0.000041225216,0.05222904,0.000039377774,0.00095045817,0.00047663064,0.0000093143735,0.0014498212,0.03561834],"genre_scores_gemma":[0.99119484,0.00005297237,0.006502046,0.00018016943,0.00016457711,0.00014654355,0.000020824407,0.00014457903,0.0015934308],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977753,0.000033651042,0.00044435763,0.0004553906,0.00039598587,0.0008952724],"domain_scores_gemma":[0.998812,0.000078699966,0.00007067905,0.00074484735,0.00008018712,0.0002135937],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00034262514,0.00048301442,0.00046558873,0.00017310014,0.00015352422,0.0001143738,0.000368049,0.00018614483,0.0007106669],"category_scores_gemma":[0.00001826318,0.00038165573,0.00006155094,0.00036397745,0.00010708828,0.00085141027,0.000039083116,0.0003448746,0.0011539974],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009797557,0.0004552713,0.004920504,0.0014213395,0.0006309597,0.000041633924,0.0011535333,0.8379013,0.09169458,0.003482938,0.02466924,0.032648977],"study_design_scores_gemma":[0.002814051,0.00064701645,0.0024357971,0.00018483719,0.000046258436,0.000030443432,0.000051946623,0.58115506,0.396369,0.000047032554,0.015048578,0.0011699962],"about_ca_topic_score_codex":0.000023809462,"about_ca_topic_score_gemma":0.000013078797,"teacher_disagreement_score":0.30467442,"about_ca_system_score_codex":0.000104484694,"about_ca_system_score_gemma":0.00003957353,"threshold_uncertainty_score":0.99986356},"labels":[],"label_agreement":null},{"id":"W2115095638","doi":"10.1109/tcad.2008.2003288","title":"Design-Specific Optimization Considering Supply and Threshold Voltage Variations","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science","score_opus":0.03502099396976653,"score_gpt":0.19715809126229353,"score_spread":0.162137097292527,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115095638","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010164789,0.00082554435,0.9862645,0.000008065579,0.0012854588,0.0008942245,0.000042037147,0.00043973426,0.00007564342],"genre_scores_gemma":[0.9760245,0.001595735,0.022074638,0.000016960777,0.00006492162,0.0000896082,0.000008511014,0.00007570675,0.00004943902],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980721,0.0001371199,0.000736417,0.00041113424,0.00028711886,0.0003561012],"domain_scores_gemma":[0.99878544,0.00037342074,0.000116143055,0.00034706082,0.00021456396,0.000163347],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003630925,0.00041097865,0.00055239064,0.0005267919,0.0003260736,0.00013639171,0.00015935602,0.00023095866,0.00002984914],"category_scores_gemma":[0.0000031251948,0.00039224306,0.000062969026,0.00052410207,0.00013411227,0.00043842098,0.0000017455035,0.00035282486,0.00000984443],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019851064,0.0000631849,0.000018415112,0.0000861413,0.00014482389,0.000023607368,0.00079251506,0.9707959,0.022823686,0.00013347987,0.00048351375,0.004614837],"study_design_scores_gemma":[0.00086952007,0.00030884595,0.000039606264,0.00028767277,0.00004274217,0.00031417861,0.00008785154,0.97717184,0.0203709,0.00001745468,0.00009603723,0.00039333515],"about_ca_topic_score_codex":0.00004584158,"about_ca_topic_score_gemma":0.0000014016277,"teacher_disagreement_score":0.9658597,"about_ca_system_score_codex":0.00012022389,"about_ca_system_score_gemma":0.000079990845,"threshold_uncertainty_score":0.99985296},"labels":[],"label_agreement":null},{"id":"W2115118158","doi":"10.1109/ccece.1997.608275","title":"Asynchronous design in dynamic CMOS","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Handshake; Asynchronous circuit; Asynchronous communication; Computer science; CMOS; Pipeline (software); Logic synthesis; Logic gate; Pass transistor logic; Dynamic logic (digital electronics); Design flow; Electronic engineering; Logic family; Computer architecture; Embedded system; Transistor; Engineering; Electrical engineering; Computer network; Voltage; Telecommunications","score_opus":0.010949629215555756,"score_gpt":0.1833807814860118,"score_spread":0.17243115227045605,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115118158","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25404066,0.0014883225,0.6573809,0.0001179407,0.0007966308,0.00063421985,0.000002327687,0.0017870098,0.08375198],"genre_scores_gemma":[0.9866896,0.0001700337,0.012294889,0.00004844806,0.000024553556,0.000030525858,0.0000010949879,0.000043547254,0.0006972768],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991745,0.000018690089,0.00019549008,0.00014551324,0.00011659106,0.00034925313],"domain_scores_gemma":[0.99964064,0.000044249326,0.000009615649,0.00023915245,0.000009009547,0.000057330653],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00011170066,0.00015431322,0.00014572463,0.00015719187,0.00002233984,0.000025196794,0.00016523265,0.00008200053,0.0015344355],"category_scores_gemma":[0.000007751006,0.00014819256,0.00002666441,0.0002857248,0.0000179242,0.00022294822,0.000013412844,0.00015316095,0.0021071844],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000117657455,0.00018897514,0.0023969165,0.00015332796,0.00007618272,0.00018521576,0.0018671022,0.84037477,0.021501973,0.0007035713,0.031547233,0.10099298],"study_design_scores_gemma":[0.00038868724,0.000041803858,0.0014853857,0.00001629651,0.0000037333364,0.000011304329,0.00001881963,0.99238694,0.004249078,0.00007718002,0.0010737613,0.00024699504],"about_ca_topic_score_codex":0.000009572779,"about_ca_topic_score_gemma":0.000025697842,"teacher_disagreement_score":0.73264897,"about_ca_system_score_codex":0.00018432255,"about_ca_system_score_gemma":0.0000054008374,"threshold_uncertainty_score":0.9993783},"labels":[],"label_agreement":null},{"id":"W2115597008","doi":"10.1109/iwsoc.2003.1213001","title":"Interconnection modelling using distributed RLC models","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"RLC circuit; Interconnection; Computer science; Transmission line; Resistive touchscreen; Topology (electrical circuits); Lossy compression; Electronic engineering; Electronic circuit; Time domain; SIGNAL (programming language); Transmission (telecommunications); Signal integrity; Voltage; Electrical engineering; Telecommunications; Engineering","score_opus":0.03268796613428738,"score_gpt":0.20417124359935232,"score_spread":0.17148327746506495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115597008","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3479561,0.000054916763,0.6497731,0.000010822731,0.00029590228,0.00007509649,0.0000040929012,0.00055205723,0.0012778797],"genre_scores_gemma":[0.9760333,0.00003014455,0.023752753,0.000018911269,0.00008246531,0.000006138393,0.000014224863,0.000041410738,0.000020705062],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991907,0.0000055522137,0.00020880286,0.00015552777,0.00012111516,0.00031831444],"domain_scores_gemma":[0.9996837,0.0000097547845,0.000015621381,0.00019017179,0.000034893787,0.00006590588],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008738638,0.00015870044,0.00013512309,0.000105667496,0.00007285642,0.000046986574,0.000106615946,0.000085698615,0.000035433422],"category_scores_gemma":[0.0000022333736,0.00015571427,0.000047916645,0.00023645768,0.000014532057,0.00070654246,0.000021783435,0.00014391707,0.000060196377],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003327713,0.000009861285,0.0000064684787,0.000017738837,0.000017864948,0.0000024749422,0.00016670063,0.9929925,0.004481543,0.0020495653,0.000044667715,0.0002072587],"study_design_scores_gemma":[0.0003256913,0.000014066279,0.000002596965,0.00003900719,0.000011676231,0.000012553754,0.000056325505,0.96861935,0.026743831,0.003888198,0.0000833012,0.00020341687],"about_ca_topic_score_codex":0.000103888815,"about_ca_topic_score_gemma":0.000009885418,"teacher_disagreement_score":0.62807715,"about_ca_system_score_codex":0.00031235928,"about_ca_system_score_gemma":0.000016774477,"threshold_uncertainty_score":0.6349844},"labels":[],"label_agreement":null},{"id":"W2115758710","doi":"10.1109/iedm.2005.1609540","title":"SOI 90-nm ring oscillator sub-ps model-hardware correlation and parasiticaware optimization leading to 1.94-ps switching delay","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Sugar Research and Development Corporation","keywords":"Ring oscillator; Inverter; Silicon on insulator; Monte Carlo method; Computer science; Reduction (mathematics); Population; Electronic engineering; Ring (chemistry); Voltage; Computer hardware; Physics; Electrical engineering; Engineering; Mathematics; Optoelectronics; Statistics","score_opus":0.006240389298138935,"score_gpt":0.19805792607512115,"score_spread":0.1918175367769822,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2115758710","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38669822,0.00010044137,0.60883677,0.00003837216,0.00021666725,0.00022918869,0.0000047301414,0.0005746006,0.0033010314],"genre_scores_gemma":[0.95956373,0.000030930987,0.039704885,0.000056443878,0.00018538904,0.000028828212,0.000031868934,0.00009766685,0.0003002615],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984014,0.000019620136,0.0004163042,0.0003717067,0.00028907243,0.000501913],"domain_scores_gemma":[0.99939144,0.00006291602,0.00004398786,0.0002618654,0.00007985526,0.00015993648],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00020131993,0.0003167154,0.00027477185,0.0002861435,0.00023371361,0.00017477028,0.00013091882,0.00016563409,0.00004065219],"category_scores_gemma":[0.000025719628,0.00033094277,0.000047581085,0.00035503603,0.000015241712,0.0008682955,0.000048969992,0.00022422515,0.00009438057],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007635762,0.000006569201,0.0057209036,0.00005515068,0.000014935828,0.000004671173,0.00026899387,0.98587984,0.005918107,0.00071122916,0.0004935008,0.00091843616],"study_design_scores_gemma":[0.00034215717,0.000020876416,0.0011092216,0.000082209284,0.00003415821,0.000016193244,0.00004908774,0.99091554,0.006770276,0.00007851681,0.0001368673,0.0004448917],"about_ca_topic_score_codex":0.000043621163,"about_ca_topic_score_gemma":0.000043845266,"teacher_disagreement_score":0.5728655,"about_ca_system_score_codex":0.00022263435,"about_ca_system_score_gemma":0.000025114825,"threshold_uncertainty_score":0.9999143},"labels":[],"label_agreement":null},{"id":"W2116036098","doi":"10.1142/s0218126611008031","title":"ERROR RECOVERY IN CONTINUOUS VALUED NUMBER SYSTEM","year":2011,"lang":"en","type":"article","venue":"Journal of Circuits Systems and Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary; University of Windsor","funders":"","keywords":"Redundancy (engineering); Computer science; Implementation; Error detection and correction; Computer hardware; Electronic circuit; Set (abstract data type); Arithmetic; Algorithm; Mathematics; Engineering; Electrical engineering","score_opus":0.01703311312161451,"score_gpt":0.19184772834467434,"score_spread":0.17481461522305983,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116036098","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9581155,0.0012256753,0.028398752,0.0000034151235,0.005757272,0.00020548292,0.0000027989129,0.00008680848,0.0062042936],"genre_scores_gemma":[0.9993056,0.00004071132,0.00031838942,0.000012056245,0.00024966476,0.0000036145552,3.2285243e-7,0.00003041052,0.000039214927],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99863225,0.000070234426,0.0007141081,0.00010879165,0.00022285098,0.0002517845],"domain_scores_gemma":[0.99940217,0.00004081648,0.00021386099,0.00014349585,0.000076248165,0.00012338666],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054391864,0.00017262311,0.00050126144,0.0002101403,0.000028079168,0.00006662236,0.00019087871,0.00010750762,0.0000060506536],"category_scores_gemma":[0.0000046256714,0.00014958334,0.000071492585,0.00015853898,0.000019248846,0.0003752011,0.0000149243915,0.00023671445,0.000021921978],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00060721213,0.0011255407,0.29942277,0.021170024,0.005774393,0.011342593,0.07011048,0.31273407,0.015029327,0.029014703,0.08514059,0.14852831],"study_design_scores_gemma":[0.020995613,0.0030633262,0.23527063,0.023042131,0.00060181273,0.036664836,0.015864167,0.6392777,0.0025066151,0.00032355663,0.01753412,0.004855502],"about_ca_topic_score_codex":0.000043328302,"about_ca_topic_score_gemma":0.0000018799874,"teacher_disagreement_score":0.32654363,"about_ca_system_score_codex":0.00014408314,"about_ca_system_score_gemma":0.000028014349,"threshold_uncertainty_score":0.60998315},"labels":[],"label_agreement":null},{"id":"W2116603654","doi":"10.1109/icm.2003.238360","title":"Leakage control for large fan-in Domino gates using substrate biasing","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Domino logic; Domino; Leakage (economics); Noise immunity; Logic gate; Fan-in; Electronic circuit; Electronic engineering; Electrical engineering; Computer science; Leakage power; Voltage; Transistor; Engineering; Pass transistor logic","score_opus":0.017116625838952498,"score_gpt":0.2286137864707766,"score_spread":0.2114971606318241,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116603654","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7672368,0.00030967643,0.22659627,0.000012379813,0.0004117717,0.0004834374,0.000011879195,0.00026569437,0.0046720724],"genre_scores_gemma":[0.9919643,0.00001603123,0.0076579014,0.000062397674,0.000059143415,0.000031098753,0.0000035504063,0.00006537648,0.00014020142],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986991,0.000029064127,0.00032519433,0.00020231973,0.000109055385,0.00063526415],"domain_scores_gemma":[0.99953735,0.00013075845,0.000029250592,0.00020029063,0.000031829208,0.000070531925],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00044634854,0.00022059525,0.00027775194,0.00017351622,0.000076100994,0.000069381305,0.00010860475,0.00010741708,0.00013145685],"category_scores_gemma":[0.0000405027,0.00021072927,0.0000728089,0.00023505297,0.000015086267,0.00034368725,0.0000052305204,0.00013257138,0.00005179256],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001249454,0.00021217509,0.040065255,0.0006404781,0.00024090488,0.00007681344,0.0015359917,0.20840567,0.71512747,0.030735424,0.0015583175,0.0012765451],"study_design_scores_gemma":[0.0060748486,0.000052948468,0.002093085,0.00009064266,0.000043728647,0.00001913101,0.00028412658,0.6498233,0.33641508,0.0003997944,0.004010545,0.0006927293],"about_ca_topic_score_codex":0.000016261689,"about_ca_topic_score_gemma":0.00006691116,"teacher_disagreement_score":0.44141766,"about_ca_system_score_codex":0.0001199909,"about_ca_system_score_gemma":0.00002653863,"threshold_uncertainty_score":0.85932904},"labels":[],"label_agreement":null},{"id":"W2116833435","doi":"10.1109/dsd.2007.22","title":"Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays","year":2007,"lang":"en","type":"article","venue":"Digital Systems Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"NMOS logic; PMOS logic; Logic gate; Computer science; Electronic engineering; Transistor; Pass transistor logic; Electrical engineering; Engineering; Voltage","score_opus":0.0359309534734655,"score_gpt":0.24234817032246309,"score_spread":0.20641721684899758,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2116833435","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12664326,0.00043999642,0.86891466,0.00000410431,0.0014849924,0.0010592862,0.000002955093,0.0002826785,0.0011680545],"genre_scores_gemma":[0.9965006,0.000022469723,0.0027511169,0.0000082207935,0.00025735734,0.00023688465,0.000009290613,0.000081526356,0.00013254407],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979925,0.00004383474,0.0006504729,0.0003324669,0.00019171157,0.0007890024],"domain_scores_gemma":[0.998926,0.00062188995,0.00008278712,0.00021831214,0.000046154717,0.00010489743],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011935077,0.0003070923,0.0003720532,0.00044084646,0.000052254254,0.00029827678,0.00024346325,0.00018205092,0.0000019545541],"category_scores_gemma":[0.000105226434,0.00032590915,0.00007246857,0.0004873003,0.000020014566,0.0011163438,0.00002345576,0.00027321838,0.000015997022],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014024717,0.000037944235,0.0076377373,0.00018801268,0.00004964783,0.000051145893,0.0010002374,0.96662885,0.00205613,0.0001799804,0.00019385468,0.021836212],"study_design_scores_gemma":[0.0018096433,0.00043006815,0.0014569147,0.0010562246,0.000010738799,0.000030858428,0.0010752294,0.97054064,0.0214086,0.00019844237,0.001128273,0.0008543685],"about_ca_topic_score_codex":0.00015550194,"about_ca_topic_score_gemma":0.000085498425,"teacher_disagreement_score":0.8698573,"about_ca_system_score_codex":0.0005455168,"about_ca_system_score_gemma":0.000018442075,"threshold_uncertainty_score":0.9999193},"labels":[],"label_agreement":null},{"id":"W2117268327","doi":"10.1145/775832.776047","title":"Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Voltage drop; Transistor; Voltage; Threshold voltage; Grid; Scaling; Power grid; Exponential function; Leakage power; Drop (telecommunication); Electrical engineering; Electronic engineering; Materials science; Power (physics); Physics; Engineering; Mathematics","score_opus":0.012111200240663415,"score_gpt":0.23948978896930875,"score_spread":0.22737858872864533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117268327","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2922638,0.000023203476,0.6922725,0.00001271875,0.00063434377,0.0002647755,0.000016759943,0.00038407417,0.014127823],"genre_scores_gemma":[0.96601105,0.0000031645507,0.033771705,0.000023370065,0.000020022027,0.000027445356,0.000012985858,0.00004670804,0.0000835325],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987801,0.000024716252,0.0004561328,0.0001930161,0.00026561963,0.00028043028],"domain_scores_gemma":[0.9993488,0.00013921046,0.00006397668,0.00025342774,0.00010006732,0.00009449568],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025255774,0.00019807045,0.00024074625,0.00014405638,0.000072361254,0.00003925715,0.00010242902,0.00009775376,0.00047506497],"category_scores_gemma":[0.00027974765,0.00019140531,0.00002846913,0.0002484218,0.000040535528,0.0003967914,0.000010906064,0.00019046436,0.00010229046],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025323374,0.00024822503,0.002326761,0.0008948566,0.00030407016,0.00005993356,0.0058217617,0.6966847,0.112360366,0.17720184,0.0022859853,0.0017861602],"study_design_scores_gemma":[0.00095015374,0.0001422187,0.002988392,0.00008589674,0.0000685494,0.00003212419,0.00036553893,0.69849414,0.2925427,0.0034550996,0.00026079165,0.00061438064],"about_ca_topic_score_codex":0.000013273104,"about_ca_topic_score_gemma":0.000010332682,"teacher_disagreement_score":0.67374724,"about_ca_system_score_codex":0.0000695635,"about_ca_system_score_gemma":0.000100143494,"threshold_uncertainty_score":0.78052825},"labels":[],"label_agreement":null},{"id":"W2117475675","doi":"10.1109/isvlsi.2009.23","title":"Comparative Analysis of Timing Yield Improvement under Process Variations of Flip-Flops Circuits","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"FLOPS; Flip-flop; Overhead (engineering); Computer science; Power–delay product; Power (physics); CMOS; Transmission gate; Process (computing); Logic gate; Electronic circuit; Electronic engineering; Parallel computing; Engineering; Transistor; Electrical engineering; Adder; Voltage","score_opus":0.031224233660612485,"score_gpt":0.26973616452979504,"score_spread":0.23851193086918254,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117475675","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6980914,0.00005901929,0.2771626,0.000043224813,0.00009666311,0.00027335822,0.000018363693,0.00015141741,0.024103964],"genre_scores_gemma":[0.99884605,0.000007999883,0.0009602466,0.000041176503,0.000015114696,0.000009812479,0.000012094333,0.0000072010107,0.00010029912],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906456,0.0000072059565,0.000395176,0.00013612486,0.00021952883,0.0001774088],"domain_scores_gemma":[0.99945515,0.00006109481,0.00008127182,0.0002279152,0.00013134233,0.00004324875],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000112182366,0.0001331568,0.0003837608,0.0003722342,0.000030044259,0.000010948839,0.00014736308,0.000056051216,0.00022094739],"category_scores_gemma":[0.000008231712,0.00012261601,0.00008345037,0.0012471387,0.000018484188,0.00019418493,0.000008429546,0.000079849015,0.0000073769315],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004168328,0.0001280892,0.00070543156,0.0000626745,0.0013097165,3.9508927e-7,0.003445551,0.86614174,0.12286015,0.0028407264,0.00022746164,0.0022739177],"study_design_scores_gemma":[0.0003204896,0.00017669899,0.041596044,0.00004117466,0.00076529983,3.303875e-7,0.00066817447,0.59385,0.36200804,0.00026825862,0.000018649505,0.00028679462],"about_ca_topic_score_codex":0.000022029428,"about_ca_topic_score_gemma":0.00003162031,"teacher_disagreement_score":0.3007547,"about_ca_system_score_codex":0.000051513074,"about_ca_system_score_gemma":0.000028372408,"threshold_uncertainty_score":0.5000136},"labels":[],"label_agreement":null},{"id":"W2117970988","doi":"10.1109/newcas.2005.1496746","title":"New Designs of Signed Multipliers","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Multiplier (economics); Adder; Power consumption; Network topology; Booth's multiplication algorithm; Arithmetic; Computer science; Reduction (mathematics); Multiplication (music); Power (physics); Mathematics; Topology (electrical circuits); Electronic engineering; Telecommunications; Engineering; Computer network","score_opus":0.011050709871271382,"score_gpt":0.19879858019540145,"score_spread":0.18774787032413007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2117970988","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.124123774,0.0003469539,0.80509335,0.00015312234,0.0003638017,0.00031921783,0.0000027303993,0.0010485888,0.068548456],"genre_scores_gemma":[0.9035515,0.000019754383,0.094240114,0.000052578052,0.000117068696,0.000004223595,0.0000014152906,0.000031931664,0.0019813767],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993159,0.0000063982425,0.00020862246,0.0001024608,0.00013465121,0.00023196767],"domain_scores_gemma":[0.9996036,0.000037318146,0.000017137827,0.00021990665,0.000017956378,0.000104068866],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007556757,0.00012735339,0.00014882916,0.000097402386,0.00001773955,0.000009860107,0.00015986459,0.000067593755,0.0008976995],"category_scores_gemma":[0.000007862913,0.00011673014,0.000045403005,0.0001758978,0.000016069629,0.00021075236,0.000012918089,0.00007250067,0.00041261455],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024585082,0.0000403992,0.0005676243,0.00007419593,0.00010873496,0.0000031827178,0.0012637444,0.23612003,0.55019623,0.0016160556,0.10143975,0.10854548],"study_design_scores_gemma":[0.0010898573,0.00007439647,0.0010872096,0.000021682563,0.000021352782,0.0000034195737,0.00006690934,0.15220326,0.8248027,0.00008112586,0.020170238,0.00037787846],"about_ca_topic_score_codex":0.000017182427,"about_ca_topic_score_gemma":0.000014188126,"teacher_disagreement_score":0.77942777,"about_ca_system_score_codex":0.00005341503,"about_ca_system_score_gemma":0.000025527022,"threshold_uncertainty_score":0.982918},"labels":[],"label_agreement":null},{"id":"W2118049955","doi":"10.1109/tcad.2009.2013270","title":"Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Voltage; Computer science; Chip; Partition (number theory); Power (physics); Heuristic; Reduction (mathematics); Table (database); Embedded system; Engineering; Electrical engineering; Mathematics; Data mining; Artificial intelligence","score_opus":0.017556278889061423,"score_gpt":0.2115064228087039,"score_spread":0.1939501439196425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118049955","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.007373954,0.00019678132,0.98779744,0.000011924187,0.0014455965,0.0022454357,0.00012091417,0.0006481363,0.00015983406],"genre_scores_gemma":[0.9959992,0.0000478198,0.0031625514,0.000043111737,0.00012944144,0.00046517726,0.000016336198,0.000080851,0.000055514054],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974946,0.00016437432,0.0009385712,0.00054257957,0.00035350936,0.000506359],"domain_scores_gemma":[0.99826616,0.00054558564,0.00019223886,0.0004986777,0.0003007356,0.00019663092],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00055822876,0.0005251497,0.0007365597,0.0004947167,0.00029440504,0.0001875441,0.00030790418,0.00029005815,0.000008422076],"category_scores_gemma":[0.0000056876984,0.00047329307,0.0001551513,0.0005047991,0.00006320259,0.000277565,8.1006715e-7,0.00035659265,0.000037353395],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008156281,0.00014375246,0.0000052304677,0.00028799335,0.00018730805,0.0000063934654,0.00035329207,0.95829296,0.02601014,0.0006397942,0.0009777722,0.013013782],"study_design_scores_gemma":[0.0012880679,0.0013821012,0.000044539018,0.0010897222,0.00008013,0.000054837914,0.00014609106,0.96108454,0.034122285,0.000052744876,0.00015591462,0.0004990368],"about_ca_topic_score_codex":0.000021338794,"about_ca_topic_score_gemma":0.0000020589414,"teacher_disagreement_score":0.9886252,"about_ca_system_score_codex":0.00024382235,"about_ca_system_score_gemma":0.00008280521,"threshold_uncertainty_score":0.9997719},"labels":[],"label_agreement":null},{"id":"W2118264426","doi":"10.1049/el.2011.0141","title":"Designing digital subthreshold CMOS circuits using parallel transistor stacks","year":2011,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Subthreshold conduction; CMOS; Transistor; Electronic circuit; Capacitance; Ring oscillator; Materials science; Threshold voltage; Optoelectronics; Electronic engineering; Electrical engineering; Subthreshold slope; Voltage; Physics; Engineering","score_opus":0.022149921807728613,"score_gpt":0.18659364089113478,"score_spread":0.16444371908340616,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118264426","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6958178,0.0010346536,0.29998714,0.00005792306,0.0003716497,0.0002807249,0.000007355504,0.0006239251,0.0018188006],"genre_scores_gemma":[0.99568635,0.000047712354,0.0035986053,0.00032714623,0.00012481614,0.000021679605,0.0000125210645,0.00014416777,0.00003700899],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99798626,0.000020618501,0.00033883858,0.00032923676,0.00028008068,0.0010449666],"domain_scores_gemma":[0.9993905,0.000024392915,0.000048734997,0.00037342438,0.000025407711,0.00013754395],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00015317924,0.00035860168,0.00028078016,0.00018422722,0.00013011949,0.00009961316,0.0003569253,0.00012318933,0.000066638895],"category_scores_gemma":[0.000006874277,0.0004010671,0.00012167433,0.00029998436,0.00006237717,0.0007818541,0.000016058308,0.00048655132,0.00008831204],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053311633,0.00008816725,0.0019818733,0.0001483474,0.0004129526,0.00014288159,0.004727755,0.060739066,0.9200742,0.00049104163,0.0060379943,0.0051023983],"study_design_scores_gemma":[0.006214029,0.0008974333,0.002292563,0.0003643193,0.00052247586,0.00044283553,0.00030792915,0.1764276,0.7680052,0.0008855657,0.03684059,0.006799443],"about_ca_topic_score_codex":0.0000071946406,"about_ca_topic_score_gemma":0.0000063159778,"teacher_disagreement_score":0.2998685,"about_ca_system_score_codex":0.00048688642,"about_ca_system_score_gemma":0.0000678818,"threshold_uncertainty_score":0.99984413},"labels":[],"label_agreement":null},{"id":"W2118477157","doi":"10.1109/82.877142","title":"An analytical model for current, delay, and power analysis of submicron CMOS logic circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":65,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; University of Toronto","funders":"","keywords":"CMOS; Waveform; Inverter; Voltage; Electronic engineering; MOSFET; Propagation delay; Transistor; Spice; Electrical engineering; Power (physics); Semiconductor device modeling; Computer science; Engineering; Physics","score_opus":0.027587658908803065,"score_gpt":0.2522416937849775,"score_spread":0.22465403487617444,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118477157","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4324106,0.0016640316,0.5650014,0.000003078614,0.000043423166,0.00019124513,0.00017702478,0.00007990375,0.0004292436],"genre_scores_gemma":[0.99958557,0.00018699709,0.000015315109,0.000013108005,0.000025228344,0.000026961916,0.000018830886,0.00003441104,0.00009359778],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99846214,0.000018623938,0.0005105974,0.0004290205,0.00021863372,0.00036098593],"domain_scores_gemma":[0.999385,0.00006245096,0.00006650196,0.0001519933,0.0000981228,0.00023592549],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001892904,0.0003044356,0.00056610676,0.00043660708,0.0003273161,0.00033901926,0.000097581906,0.00014759041,0.0000143606285],"category_scores_gemma":[0.0000016049721,0.00027408183,0.000111525595,0.00054636365,0.0001327157,0.0009282323,0.0000012245866,0.00017998676,8.6381067e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002808563,0.0001940047,0.00033916172,0.00055462896,0.00041524213,0.0000033053132,0.001041357,0.4829154,0.001762098,0.00010755806,0.000013692727,0.51262546],"study_design_scores_gemma":[0.00046562037,0.00024759467,0.0002221263,0.00013041016,0.0005114851,0.000027184074,0.00010476286,0.99764645,0.00015278251,0.00008777083,0.000061238825,0.0003425574],"about_ca_topic_score_codex":0.000010999232,"about_ca_topic_score_gemma":0.000009298208,"teacher_disagreement_score":0.567175,"about_ca_system_score_codex":0.0000374257,"about_ca_system_score_gemma":0.00004029933,"threshold_uncertainty_score":0.99997115},"labels":[],"label_agreement":null},{"id":"W2118482092","doi":"10.1145/503048.503067","title":"Constrained clock shifting for field programmable gate arrays","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Logic gate; Field (mathematics); Electronic engineering; Computer hardware; Engineering; Algorithm; Mathematics","score_opus":0.016302542119793133,"score_gpt":0.19827257134619086,"score_spread":0.18197002922639774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118482092","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15086538,0.0007257621,0.56826055,0.0009499944,0.0017621833,0.0022250097,0.000016139527,0.0047143647,0.2704806],"genre_scores_gemma":[0.963197,0.000030235367,0.03384839,0.00016337416,0.00016613178,0.000120198296,0.000004499385,0.000047175577,0.0024230257],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99902177,0.0000054870666,0.00023015859,0.00016610138,0.00010429802,0.00047218034],"domain_scores_gemma":[0.9995517,0.000104654246,0.000020956508,0.00020591154,0.00003194797,0.00008482604],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012014325,0.00016847298,0.00016704033,0.000063813066,0.00008123998,0.00006589329,0.00014465353,0.00009435507,0.00075134187],"category_scores_gemma":[0.000034822602,0.00015621984,0.000068008456,0.00016201117,0.000020628426,0.00019354405,0.000012717802,0.00012531024,0.00020452747],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000085123116,0.00034996588,0.003913468,0.0020539293,0.0006931153,0.00006394612,0.0052977437,0.09556556,0.045683865,0.0284429,0.36058113,0.45726925],"study_design_scores_gemma":[0.0009422813,0.00017746905,0.000017225886,0.00003955867,0.000020968515,0.000010722108,0.00010403922,0.8749743,0.05637475,0.00023691906,0.066677764,0.00042400893],"about_ca_topic_score_codex":0.000005649591,"about_ca_topic_score_gemma":0.000008431643,"teacher_disagreement_score":0.8123316,"about_ca_system_score_codex":0.00002934586,"about_ca_system_score_gemma":0.0000054571833,"threshold_uncertainty_score":0.82266665},"labels":[],"label_agreement":null},{"id":"W2118549500","doi":"10.1145/1228784.1228839","title":"A symmetric mos current-mode logic universal gate for high speed applications","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"NAND gate; Logic gate; XNOR gate; AND-OR-Invert; Electronic engineering; NOR gate; Current-mode logic; CMOS; Topology (electrical circuits); Computer science; Noise (video); Pass transistor logic; Waveform; Logic family; Electrical engineering; Logic synthesis; Transistor; Voltage; Engineering","score_opus":0.014675375912567052,"score_gpt":0.25337662152046336,"score_spread":0.23870124560789632,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118549500","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039372306,0.00030233632,0.94712245,0.000042494536,0.00048103603,0.00089899433,0.000026066795,0.0008734663,0.0108808195],"genre_scores_gemma":[0.98719895,0.00008784588,0.0117921,0.000034338143,0.00020780119,0.000043892935,0.00004130498,0.000044816465,0.0005489432],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990089,0.000004534955,0.00022326084,0.00020012418,0.00014072849,0.00042244836],"domain_scores_gemma":[0.9994137,0.00010771657,0.000028309838,0.0002723532,0.00006460081,0.0001133164],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016465508,0.00017216975,0.00015718296,0.00037244137,0.00007294175,0.00002562363,0.000227992,0.00007833459,0.00007302306],"category_scores_gemma":[0.000009725335,0.00016361437,0.00005727248,0.0008596762,0.00002577498,0.00018635523,0.000022158263,0.00013039545,0.00030290213],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012465173,0.00047124218,0.0014881714,0.00086412416,0.00031174225,0.00001437472,0.00059329084,0.09267996,0.025665976,0.6163095,0.03228318,0.22919378],"study_design_scores_gemma":[0.0055862,0.00031518986,0.0051761046,0.00006871412,0.00024961657,0.000020084473,0.0003071485,0.6470032,0.08176442,0.015290259,0.24194591,0.002273157],"about_ca_topic_score_codex":0.000019932813,"about_ca_topic_score_gemma":0.000013104276,"teacher_disagreement_score":0.9478266,"about_ca_system_score_codex":0.00016633127,"about_ca_system_score_gemma":0.000018839733,"threshold_uncertainty_score":0.6672001},"labels":[],"label_agreement":null},{"id":"W2118791262","doi":"10.5555/1509456.1509504","title":"Efficient block-based parameterized timing analysis covering all potentially critical paths","year":2008,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Parameterized complexity; Computer science; Robustness (evolution); Algorithm; Block (permutation group theory); Static timing analysis; Context (archaeology); Pruning; Parameter space; Mathematics","score_opus":0.06765599100544405,"score_gpt":0.2765163227698411,"score_spread":0.20886033176439706,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118791262","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15881275,0.000013926346,0.83838236,0.00017517434,0.0012289765,0.00020602181,0.000019556,0.00044313484,0.0007181115],"genre_scores_gemma":[0.89541847,0.0000140366865,0.10386272,0.00038267946,0.00017503409,0.000041556752,0.000032419837,0.000043782446,0.000029333618],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99752575,0.0001172086,0.0005665991,0.0005170507,0.0007912471,0.00048212547],"domain_scores_gemma":[0.9985853,0.00044261687,0.000075440264,0.0004096724,0.00029812646,0.00018884],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00029475492,0.00039138677,0.0004462366,0.0006795811,0.00012422589,0.00020498522,0.00064236304,0.00013302818,0.0003147696],"category_scores_gemma":[0.00005484461,0.0004020803,0.0002519192,0.00039907804,0.00010954336,0.00014387311,0.00006888572,0.0003217093,0.00023141102],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009381369,0.00011661399,0.000121770776,0.000015082198,0.0005389546,0.00021302274,0.0001676135,0.9878777,0.0079116775,0.0009672263,0.00042932198,0.001547147],"study_design_scores_gemma":[0.0007799212,0.00017002174,0.0011074082,0.000071881,0.00012042314,0.00003096692,0.0000044988874,0.99008954,0.006930501,0.000081740895,0.00016804585,0.00044505426],"about_ca_topic_score_codex":0.000013685831,"about_ca_topic_score_gemma":0.000001208758,"teacher_disagreement_score":0.7366057,"about_ca_system_score_codex":0.00021201705,"about_ca_system_score_gemma":0.000104352664,"threshold_uncertainty_score":0.9998431},"labels":[],"label_agreement":null},{"id":"W2118828191","doi":"10.1109/cicc.1991.164141","title":"Optimization of field-programmable gate array logic block architecture for speed","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Multiplexer; Programmable Array Logic; Programmable logic array; Logic block; Field-programmable gate array; Complex programmable logic device; Macrocell array; Programmable logic device; Simple programmable logic device; Routing (electronic design automation); Computer science; Block (permutation group theory); Logic synthesis; Logic gate; Gate array; Erasable programmable logic device; Logic family; Logic optimization; Set (abstract data type); Computer hardware; Algorithm; Embedded system; Multiplexing; Mathematics; Telecommunications","score_opus":0.014058490725366274,"score_gpt":0.20141090545635618,"score_spread":0.1873524147309899,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118828191","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01729354,0.00023584675,0.9595615,0.00024270154,0.0003332715,0.0005943988,0.0000053149347,0.00051766913,0.021215703],"genre_scores_gemma":[0.82344705,0.000088386034,0.17444758,0.00011018065,0.00010455242,0.00002673656,0.000009676191,0.000044536173,0.0017213247],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99930257,0.000006705556,0.00020479293,0.00012818926,0.00010078728,0.00025694113],"domain_scores_gemma":[0.99962145,0.000052821513,0.000029121431,0.00020735836,0.000042627846,0.000046642173],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006552576,0.00013649561,0.0001657193,0.000088884255,0.000031356252,0.000019945252,0.0001311074,0.00009315808,0.00051262975],"category_scores_gemma":[0.000020120708,0.00011601027,0.00006294381,0.00019287966,0.000014475372,0.000085800486,0.000008129673,0.00008868979,0.000027690086],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000758364,0.000020527019,0.00003442206,0.00009771398,0.000025814496,5.953431e-7,0.0001496632,0.9868497,0.005819943,0.000092134345,0.0036907245,0.0032111339],"study_design_scores_gemma":[0.0005399645,0.00018068233,0.000008856484,0.000020605055,0.00001985467,0.000005211415,0.000019217205,0.8797151,0.113237776,0.00018474714,0.0058631813,0.00020480147],"about_ca_topic_score_codex":0.0000046550967,"about_ca_topic_score_gemma":0.000004520065,"teacher_disagreement_score":0.8061535,"about_ca_system_score_codex":0.000017532044,"about_ca_system_score_gemma":0.0000029718651,"threshold_uncertainty_score":0.5612936},"labels":[],"label_agreement":null},{"id":"W2118847419","doi":"10.1109/newcas.2007.4487968","title":"Optimized realization of large-size two&amp;#x2019;s complement multipliers on FPGAs","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Operand; Realization (probability); Lookup table; Computer science; Field-programmable gate array; Complement (music); Parallel computing; Product (mathematics); Arithmetic; Mathematics; Computer hardware","score_opus":0.016114685742621336,"score_gpt":0.27310250141111114,"score_spread":0.2569878156684898,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118847419","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14545348,0.000030175317,0.8308697,0.000022142249,0.0004477564,0.00039933686,0.000017054203,0.00043516618,0.022325208],"genre_scores_gemma":[0.88581246,0.000043802545,0.113282256,0.00011744729,0.000072107,0.000011503461,0.000053787644,0.00005415979,0.00055249856],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99861825,0.000018880444,0.00045451827,0.0001809013,0.0003074106,0.00042004153],"domain_scores_gemma":[0.99924874,0.00016352508,0.000060540347,0.00036396677,0.0000656737,0.000097580334],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00058163225,0.0001986972,0.00025251135,0.00015904235,0.000052629475,0.000014118754,0.00016203483,0.00007081386,0.0006911767],"category_scores_gemma":[0.00003937984,0.00018329173,0.00006345902,0.00026721501,0.000025251602,0.00012026891,0.000027682163,0.00011143668,0.00017592845],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002475723,0.00021661664,0.0011748738,0.00015116084,0.00017145231,0.000002459647,0.0013600489,0.89946127,0.0700682,0.013557006,0.011700247,0.0018890939],"study_design_scores_gemma":[0.025031274,0.00053844025,0.01327459,0.00034273224,0.00016591886,0.000012098193,0.0010643415,0.32900712,0.40698665,0.0005425891,0.22072972,0.0023045328],"about_ca_topic_score_codex":0.000037861533,"about_ca_topic_score_gemma":0.00007186863,"teacher_disagreement_score":0.74035895,"about_ca_system_score_codex":0.00013464123,"about_ca_system_score_gemma":0.000011914293,"threshold_uncertainty_score":0.75679},"labels":[],"label_agreement":null},{"id":"W2118955459","doi":"10.1109/ismvl.1989.37806","title":"A CMOS binary adder using a quaternary ganged-logic internal node","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; CMOS; Binary number; Serial binary adder; Computer science; Logic gate; Electronic engineering; Arithmetic; Algorithm; Engineering; Mathematics","score_opus":0.020738844755980423,"score_gpt":0.22995448320208728,"score_spread":0.20921563844610686,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2118955459","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91459155,0.0005030178,0.052123185,0.000025412759,0.0014553356,0.00019018112,0.0000033646193,0.00072553765,0.030382402],"genre_scores_gemma":[0.9842419,0.000038640697,0.014148215,0.00024756676,0.00010317397,0.000014306586,0.0000023539483,0.00006956687,0.0011342673],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987978,0.000036444017,0.00026823484,0.00023389039,0.00020607193,0.000457608],"domain_scores_gemma":[0.99948174,0.000028568442,0.0000271847,0.0003196363,0.000029475803,0.0001133953],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00016849258,0.00025244398,0.0002059923,0.00017593827,0.00006352899,0.000055980152,0.00021886222,0.000105245796,0.0012885609],"category_scores_gemma":[0.00001581701,0.00022044657,0.00007529322,0.00025129836,0.000035708625,0.00035044563,0.000036279926,0.00022909566,0.0005621912],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011068429,0.00040925195,0.052175432,0.00054494786,0.0006503293,0.0012880183,0.0027730044,0.25496218,0.62661165,0.0041111996,0.05243465,0.003928646],"study_design_scores_gemma":[0.0016587588,0.00019432139,0.0023517495,0.00021373702,0.00007139677,0.0005160993,0.00031494122,0.8839741,0.09326487,0.0005012553,0.015591472,0.0013473094],"about_ca_topic_score_codex":0.000053831718,"about_ca_topic_score_gemma":0.000006146861,"teacher_disagreement_score":0.6290119,"about_ca_system_score_codex":0.00013184788,"about_ca_system_score_gemma":0.000027498732,"threshold_uncertainty_score":0.9996244},"labels":[],"label_agreement":null},{"id":"W2119084939","doi":"10.1109/pesw.2002.984987","title":"A message-passing distributed-memory parallel power flow algorithm","year":2003,"lang":"en","type":"article","venue":"2002 IEEE Power Engineering Society Winter Meeting. Conference Proceedings (Cat. No.02CH37309)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Computer science; Message passing; Parallel computing; Power (physics); Distributed computing","score_opus":0.00702276008910615,"score_gpt":0.18885114637869835,"score_spread":0.1818283862895922,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119084939","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3825323,0.0010773368,0.54357463,0.00040014868,0.012183417,0.0025128855,0.00033409137,0.009205373,0.048179787],"genre_scores_gemma":[0.7145,0.00042222027,0.2812221,0.00028065222,0.0005711545,0.0003629992,0.00005175967,0.0006151704,0.001973955],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99366325,0.000033399767,0.0013397511,0.0013868477,0.0010954704,0.0024812713],"domain_scores_gemma":[0.99730265,0.00015211635,0.00028576425,0.0007075341,0.00083674915,0.0007152137],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0010862035,0.0016372825,0.0012238094,0.0002887381,0.00037528755,0.00082115235,0.0012059403,0.00080376957,0.0008837997],"category_scores_gemma":[0.00027890925,0.0017674955,0.00075326546,0.0009957254,0.00024590836,0.0012706043,0.00016025118,0.0013043901,0.0008578568],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009643681,0.0007356903,0.0012373423,0.0027665757,0.002457766,0.00012662569,0.031949427,0.0924468,0.50650734,0.00073175237,0.3554893,0.0054549235],"study_design_scores_gemma":[0.001793474,0.00020505962,0.0002630719,0.0011823218,0.00016144793,0.00011390673,0.0015159776,0.93602467,0.028589971,0.000045313504,0.027353635,0.0027511627],"about_ca_topic_score_codex":0.000011157813,"about_ca_topic_score_gemma":0.0000011558885,"teacher_disagreement_score":0.84357786,"about_ca_system_score_codex":0.00079265964,"about_ca_system_score_gemma":0.00018350371,"threshold_uncertainty_score":0.99992007},"labels":[],"label_agreement":null},{"id":"W2119178797","doi":"10.1109/newcas.2005.1496753","title":"Compensation for Within-Die Variations in-Dynamic Logic by using Body-Bias","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Logic gate; Noise margin; Variance (accounting); Computer science; Compensation (psychology); Noise (video); Pass transistor logic; Noise reduction; Margin (machine learning); Reduction (mathematics); Control theory (sociology); Electronic engineering; Algorithm; Electronic circuit; Voltage; Mathematics; Engineering; Digital electronics; Electrical engineering; Transistor; Artificial intelligence","score_opus":0.025058389819930044,"score_gpt":0.24871156865066432,"score_spread":0.22365317883073427,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119178797","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41070402,0.00012993468,0.5850685,0.00016148735,0.0003578878,0.00048559473,0.000016588034,0.00037848865,0.0026974818],"genre_scores_gemma":[0.9469503,0.000015418776,0.052483942,0.00011175892,0.00005561043,0.000029831755,0.000041737145,0.000034346514,0.00027705124],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991689,0.000013522199,0.0003006148,0.00015094726,0.00010989961,0.00025615608],"domain_scores_gemma":[0.99965006,0.000071379094,0.000037126265,0.00016368319,0.00003603891,0.00004169557],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021399076,0.000142258,0.00014758979,0.00014052595,0.00006749673,0.000042056763,0.00010582058,0.0000870062,0.00007818528],"category_scores_gemma":[0.000020438603,0.00014052553,0.00003303031,0.00017194882,0.0000143081925,0.00038510808,0.000011512759,0.0001047306,0.00006846545],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012317289,0.000079616686,0.0009209101,0.00007368076,0.000047701807,0.0000013180654,0.00081701746,0.9092629,0.077974506,0.0060112905,0.0018676863,0.0029310503],"study_design_scores_gemma":[0.00050334027,0.000021816046,0.0007392131,0.000014134234,0.000013531753,0.0000025909656,0.000029720302,0.9917695,0.0049058786,0.00037553426,0.0014300748,0.000194698],"about_ca_topic_score_codex":0.000027475135,"about_ca_topic_score_gemma":0.00014364673,"teacher_disagreement_score":0.5362463,"about_ca_system_score_codex":0.00028928104,"about_ca_system_score_gemma":0.000023468026,"threshold_uncertainty_score":0.5730465},"labels":[],"label_agreement":null},{"id":"W2119192713","doi":"10.1109/iscas.2004.1329013","title":"Design and comparison of CMOS Current Mode Logic latches","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Current-mode logic; CMOS; Electronic engineering; Logic gate; Computer science; Logic family; Logic synthesis; Mode (computer interface); Electrical engineering; Engineering","score_opus":0.0397569196445473,"score_gpt":0.2774955512109007,"score_spread":0.2377386315663534,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119192713","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3465806,0.0015032584,0.6503833,0.000026895565,0.0001813214,0.00018422962,0.0000011715823,0.00023910726,0.00090012647],"genre_scores_gemma":[0.97339475,0.00014533882,0.026388016,0.000007864757,0.000020448639,0.000009347607,0.0000015629583,0.000017142023,0.000015504029],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99938476,0.000009578105,0.0002042572,0.00010951379,0.00011388787,0.00017800409],"domain_scores_gemma":[0.99973094,0.000032090145,0.00002141811,0.00014410603,0.00001877289,0.000052678417],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000076986624,0.00012631074,0.000199424,0.000063694,0.000022889806,0.000012976346,0.00009265439,0.000049212,0.000024863359],"category_scores_gemma":[0.000004201308,0.00010625791,0.00002077595,0.00010790036,0.00003569747,0.00012888946,0.000018175902,0.00010565435,0.000037081645],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008951172,0.00006582831,0.0016133935,0.00013132874,0.000023738132,9.605678e-7,0.0011034842,0.9747594,0.012794486,0.0018000973,0.0008085118,0.006889829],"study_design_scores_gemma":[0.001124054,0.0001790733,0.0016801892,0.000096135635,0.000032888864,0.000004563795,0.00012959317,0.62152565,0.3707117,0.0034592245,0.00064445444,0.00041248964],"about_ca_topic_score_codex":0.000014447253,"about_ca_topic_score_gemma":0.000005085896,"teacher_disagreement_score":0.6268142,"about_ca_system_score_codex":0.000045873177,"about_ca_system_score_gemma":0.0000145977365,"threshold_uncertainty_score":0.4333072},"labels":[],"label_agreement":null},{"id":"W2119216163","doi":"10.1109/mwscas.1994.519252","title":"PASSOS: a different approach for assignment and scheduling for power, area and speed optimization in high-level synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Scheduling (production processes); Processor scheduling; Parallel computing; Distributed computing; Mathematical optimization; Computer network; Mathematics","score_opus":0.03215140037220899,"score_gpt":0.19734942516067533,"score_spread":0.16519802478846635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119216163","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19191283,0.0002255182,0.8063519,0.000071182905,0.000083447696,0.00084158906,0.00002453967,0.00012178329,0.00036718993],"genre_scores_gemma":[0.82012194,0.00017753697,0.17925783,0.000018659879,0.000025022842,0.00025005057,0.000010967199,0.00004240597,0.00009559223],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990393,0.000011325878,0.00025890494,0.0002673004,0.00011206033,0.00031114547],"domain_scores_gemma":[0.999538,0.0001925351,0.000031336618,0.00014174363,0.000023155324,0.00007319875],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014611449,0.0002196604,0.00027705965,0.00015952392,0.000059046943,0.00007095325,0.00007217075,0.000109814544,0.000044313827],"category_scores_gemma":[0.00005159743,0.00018858623,0.000031361535,0.0000918354,0.000020417256,0.00019247422,0.000022039969,0.000067934154,6.955105e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006126463,0.00023420401,0.0024256627,0.00056917354,0.00013474372,0.0000011080502,0.0006562321,0.98164773,0.0045464793,0.00076860195,0.0008455853,0.008109237],"study_design_scores_gemma":[0.0011791484,0.00006816073,0.001030249,0.000044006214,0.000029503197,0.0000021536762,0.00011773092,0.9905662,0.006626314,0.000037394264,0.000038292055,0.0002608369],"about_ca_topic_score_codex":0.000004517163,"about_ca_topic_score_gemma":0.0000032435955,"teacher_disagreement_score":0.6282091,"about_ca_system_score_codex":0.00009824459,"about_ca_system_score_gemma":0.0000027995861,"threshold_uncertainty_score":0.7690323},"labels":[],"label_agreement":null},{"id":"W2119296295","doi":"10.1109/ccece.2005.1557319","title":"New designs of 14-transistor PPM adder","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Adder; Transistor count; Transistor; CMOS; Serial binary adder; Computer science; Carry-save adder; Electronic engineering; Reduction (mathematics); Power consumption; Power–delay product; Arithmetic; Power (physics); Computer hardware; Electrical engineering; Engineering; Mathematics; Voltage; Physics","score_opus":0.008140911982344404,"score_gpt":0.1759830708690585,"score_spread":0.1678421588867141,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119296295","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.114170335,0.0009826726,0.7135987,0.000100683756,0.00084860885,0.00030425424,0.000007925375,0.0010374271,0.1689494],"genre_scores_gemma":[0.96493036,0.000014316504,0.028206758,0.000033766628,0.00016072314,0.0000054296543,0.000004916296,0.000044286717,0.006599458],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99924916,0.0000072636585,0.00023499256,0.00011323299,0.0001601191,0.00023522883],"domain_scores_gemma":[0.9996418,0.00002663181,0.000016431099,0.00022696552,0.000026628346,0.000061560786],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00006272002,0.00014081773,0.00016781942,0.000094255796,0.000018910847,0.000011266539,0.0001396546,0.00007819451,0.0012166174],"category_scores_gemma":[0.0000027319907,0.00012937229,0.000059440892,0.00019832484,0.000018051987,0.00015936654,0.0000063450293,0.000081185804,0.0002164999],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002063909,0.000058513535,0.0015043477,0.00017653777,0.00008892818,0.000010721542,0.00033772795,0.06867281,0.2203677,0.0059397705,0.695292,0.007530328],"study_design_scores_gemma":[0.0017255308,0.00013978838,0.010213353,0.00006458667,0.00008287168,0.000012310933,0.000046004407,0.019741869,0.8552568,0.0010083031,0.11083369,0.00087489403],"about_ca_topic_score_codex":0.00017134595,"about_ca_topic_score_gemma":0.00007428147,"teacher_disagreement_score":0.85076,"about_ca_system_score_codex":0.000041335985,"about_ca_system_score_gemma":0.00003157733,"threshold_uncertainty_score":0.99969643},"labels":[],"label_agreement":null},{"id":"W2119581103","doi":"10.1109/tcad.2009.2016546","title":"Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alterra Power (Canada); University of Toronto","funders":"","keywords":"Estimator; Chip; Autocorrelation; Computer science; Leakage (economics); Mathematics; Statistics; Telecommunications","score_opus":0.03969273568825802,"score_gpt":0.2360475379050289,"score_spread":0.19635480221677087,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119581103","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03059149,0.00042104753,0.9650183,0.000011477355,0.002232936,0.0012004755,0.00005156892,0.00044457527,0.000028132368],"genre_scores_gemma":[0.9860286,0.000088096574,0.0136116035,0.00001704842,0.000058732516,0.00009940953,0.000015748392,0.000049254293,0.000031513726],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981614,0.00007943006,0.00083415944,0.00034876898,0.00025846838,0.00031777282],"domain_scores_gemma":[0.99894035,0.00025101932,0.00017324272,0.0002810183,0.00023012242,0.00012422001],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00042330456,0.00037972533,0.00050696795,0.00041176568,0.00018316096,0.00012755718,0.00014341269,0.00018976784,0.0000026874552],"category_scores_gemma":[0.000007964633,0.00035550003,0.000102317535,0.0002517855,0.000045013825,0.000395597,5.887e-7,0.0003411219,0.0000073686624],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000050784107,0.00006981249,0.0000012009568,0.00019343567,0.00007177364,0.0000015834768,0.0007324894,0.91640717,0.0117282495,0.00020529685,0.00016647526,0.070371754],"study_design_scores_gemma":[0.00092206907,0.0006274402,0.000010441662,0.0006421946,0.00007936224,0.0000385116,0.000052519066,0.985872,0.011168672,0.00021977148,0.000015423346,0.00035163283],"about_ca_topic_score_codex":0.000011407421,"about_ca_topic_score_gemma":0.0000032512808,"teacher_disagreement_score":0.9554371,"about_ca_system_score_codex":0.00016824229,"about_ca_system_score_gemma":0.000089567075,"threshold_uncertainty_score":0.9998897},"labels":[],"label_agreement":null},{"id":"W2119667572","doi":"10.1109/iscas.1992.229977","title":"Pipelining of GaAs dynamic logic circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Information Technology Research Centre","keywords":"Pipeline (software); Computer science; Domino; Clock skew; Electronic circuit; Logic gate; Set (abstract data type); Process (computing); Electronic engineering; Electrical engineering; Algorithm; Clock signal; Engineering","score_opus":0.010482019949533213,"score_gpt":0.20864630658192543,"score_spread":0.19816428663239222,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2119667572","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.52417696,0.00072666805,0.1565783,0.000015443555,0.00089689705,0.00020413412,0.000003041661,0.00072314526,0.31667542],"genre_scores_gemma":[0.99628174,0.000058520243,0.0028726915,0.000036231897,0.000011978959,0.000005711262,0.0000018426529,0.000030128915,0.0007011464],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99926215,0.000014463113,0.00023211095,0.00011732933,0.00012823065,0.00024568976],"domain_scores_gemma":[0.9996338,0.000037834772,0.000022504824,0.0002283142,0.000028591918,0.000048956892],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001586774,0.00012590732,0.00016599946,0.00010144263,0.000021462709,0.000010000519,0.00011807056,0.000070493705,0.00049062615],"category_scores_gemma":[0.000028260149,0.00011527927,0.000041418058,0.00022918459,0.000022759908,0.00012512128,0.000007915212,0.00010745305,0.00025256933],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010903476,0.00025559124,0.014590582,0.0011566078,0.0003767516,0.00007909042,0.002991338,0.35764673,0.47560826,0.07493822,0.012060918,0.060285],"study_design_scores_gemma":[0.0031478135,0.00037966325,0.012768312,0.00025804262,0.00011251213,0.00012577268,0.00081210304,0.5477121,0.4078673,0.005699053,0.018902373,0.0022149838],"about_ca_topic_score_codex":0.0000026443258,"about_ca_topic_score_gemma":0.0000041360536,"teacher_disagreement_score":0.47210482,"about_ca_system_score_codex":0.000044458673,"about_ca_system_score_gemma":0.00001630239,"threshold_uncertainty_score":0.53720117},"labels":[],"label_agreement":null},{"id":"W2120411114","doi":"10.1109/cicc.2002.1012892","title":"Passive closed-form time-domain macromodels for on-chip distributed RC interconnects","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Discretization; Spice; Computer science; Matrix exponential; Passivity; Electronic engineering; Transient (computer programming); Time domain; A priori and a posteriori; Exponential function; Matrix (chemical analysis); Interconnection; Admittance parameters; Control theory (sociology); Topology (electrical circuits); Algorithm; Mathematics; Engineering; Voltage; Electrical engineering; Mathematical analysis; Telecommunications","score_opus":0.008540221294068626,"score_gpt":0.20242512505998864,"score_spread":0.19388490376592002,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120411114","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47503227,0.00006329651,0.47725827,0.00021843599,0.0010352667,0.0013611072,0.00027801536,0.0013216755,0.043431677],"genre_scores_gemma":[0.9917118,0.0000100496745,0.0066154506,0.00017838144,0.00008775461,0.00016952236,0.00010559438,0.00009608108,0.001025365],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985109,0.000026178597,0.00033704384,0.0003021112,0.00019069588,0.0006330469],"domain_scores_gemma":[0.9991254,0.00019584039,0.00003925615,0.0004175299,0.00006119197,0.00016074357],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00020412829,0.00034338265,0.000321085,0.00012939122,0.00009912713,0.00006403858,0.00024361025,0.00015892033,0.00047982106],"category_scores_gemma":[0.000066269095,0.00030094842,0.00013361858,0.00023581515,0.00003534848,0.00028082676,0.000020176218,0.00019822521,0.00077793567],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00047925784,0.0007354283,0.00033428898,0.0009489642,0.0014060633,0.00014897327,0.0035010516,0.09954286,0.09307663,0.27279073,0.4999184,0.02711734],"study_design_scores_gemma":[0.005849544,0.0009697041,0.00028438502,0.00021594497,0.00008792857,0.000056664754,0.0003025902,0.26218516,0.60946983,0.03323143,0.08517767,0.0021691464],"about_ca_topic_score_codex":0.0000028294683,"about_ca_topic_score_gemma":0.000007174003,"teacher_disagreement_score":0.5166795,"about_ca_system_score_codex":0.00023007843,"about_ca_system_score_gemma":0.000032611188,"threshold_uncertainty_score":0.99994427},"labels":[],"label_agreement":null},{"id":"W2120872844","doi":"10.1109/tvlsi.2002.808429","title":"A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":52,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Low voltage; Low-power electronics; FLOPS; Dissipation; Dual (grammatical number); Power (physics); Power–delay product; Electronic engineering; Voltage; Energy consumption; Enhanced Data Rates for GSM Evolution; Figure of merit; Electrical engineering; Computer science; Power consumption; Engineering; Telecommunications; Physics; Parallel computing; Transistor","score_opus":0.013910848613255379,"score_gpt":0.22420077844403635,"score_spread":0.21028992983078099,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120872844","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36380908,0.00038879437,0.6276585,0.000015384332,0.0029274232,0.0007858317,0.00063139753,0.00056232244,0.003221246],"genre_scores_gemma":[0.9972066,0.00013476031,0.00018639604,0.000028733533,0.00009731786,0.00026530935,0.00006615126,0.00007564948,0.0019390531],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9964124,0.00019798554,0.001344037,0.00059593894,0.00079851743,0.00065115123],"domain_scores_gemma":[0.99800414,0.00023108428,0.00024179375,0.0009066898,0.00038149528,0.00023477961],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00044394558,0.0006294403,0.0012752188,0.0016070014,0.00027578024,0.00015408648,0.00033503235,0.00039220985,0.0011443921],"category_scores_gemma":[0.000008582588,0.00059323944,0.0006165264,0.0029845745,0.00011951854,0.000868054,0.0000025566906,0.000657349,0.00066414214],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015606408,0.0014280205,0.0001271877,0.0003961645,0.0039026544,0.000028255898,0.013648139,0.89563656,0.076479316,0.00020132799,0.0068917223,0.0011045947],"study_design_scores_gemma":[0.0011924438,0.00019032066,0.0003167206,0.0003807426,0.0006742173,0.000012628661,0.0019770213,0.8659087,0.12707563,0.0000032923851,0.0015568858,0.0007114374],"about_ca_topic_score_codex":0.000067699984,"about_ca_topic_score_gemma":0.00037996317,"teacher_disagreement_score":0.6333975,"about_ca_system_score_codex":0.00043822918,"about_ca_system_score_gemma":0.00003630939,"threshold_uncertainty_score":0.9997687},"labels":[],"label_agreement":null},{"id":"W2120982166","doi":"10.1109/socc.2008.4641496","title":"Performance evaluation of a FFT using adpative clocking","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Fast Fourier transform; Computer science; Field-programmable gate array; Clock rate; Power consumption; Power (physics); Electronic engineering; Computer hardware; Algorithm; Engineering; Chip; Telecommunications","score_opus":0.06635974962134339,"score_gpt":0.2579950460672701,"score_spread":0.1916352964459267,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2120982166","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9799347,0.0001501169,0.0053021256,0.000001952444,0.00023281711,0.00020058484,0.0000011183978,0.00015558348,0.014021013],"genre_scores_gemma":[0.9944288,0.000067921996,0.0053635915,0.000007747009,0.00005481691,0.000011451129,0.0000022904594,0.000025586454,0.000037776546],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989737,0.000026330938,0.00024283992,0.000112257905,0.00044759095,0.00019723688],"domain_scores_gemma":[0.9995316,0.000022321678,0.000042009648,0.00018626338,0.0001835931,0.000034157714],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036538305,0.00012390508,0.00015302209,0.0001371187,0.000072853865,0.0000047732437,0.00009809423,0.00005493543,0.000198351],"category_scores_gemma":[0.000018916839,0.00011694217,0.000034487544,0.00029524855,0.000040413164,0.0003784727,0.000016813103,0.00008960732,0.00003799358],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014102424,0.00003378168,0.033682894,0.000102894,0.00008018917,0.0000022813738,0.0033381674,0.87955034,0.06692431,0.00005359949,0.00041125764,0.015806202],"study_design_scores_gemma":[0.0003626839,0.000029468638,0.021823373,0.000043102416,0.000026993026,0.0000130492435,0.00004797705,0.9046517,0.07279893,0.0000052762957,0.00006075509,0.0001366656],"about_ca_topic_score_codex":0.000015511316,"about_ca_topic_score_gemma":0.000002674232,"teacher_disagreement_score":0.025101406,"about_ca_system_score_codex":0.00015188895,"about_ca_system_score_gemma":0.000063126616,"threshold_uncertainty_score":0.47687632},"labels":[],"label_agreement":null},{"id":"W2121008603","doi":"10.1109/tencon.2001.949602","title":"32-bit constant (k) coefficient multiplier","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Multiplier (economics); Field-programmable gate array; Application-specific integrated circuit; Constant (computer programming); Computer science; Constant coefficients; Arithmetic; Mathematics; Computer hardware","score_opus":0.012125368787074204,"score_gpt":0.17454928977090808,"score_spread":0.16242392098383387,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121008603","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2563488,0.00118992,0.068254836,0.00017131279,0.00185396,0.00055489776,0.000016726506,0.002676427,0.66893315],"genre_scores_gemma":[0.99408853,0.00008544153,0.0020998868,0.00012327559,0.00006005062,0.000015644238,0.0000020308312,0.000038976126,0.0034861844],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99907345,0.000007335283,0.00020742293,0.00016148639,0.00019056907,0.0003597189],"domain_scores_gemma":[0.99952745,0.00003693703,0.000012875848,0.00029210467,0.000026484791,0.00010412149],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00007469414,0.00016778016,0.00014870067,0.00009249905,0.00005339409,0.000036191213,0.00014855417,0.000070920476,0.0036935012],"category_scores_gemma":[0.000008891912,0.00014460986,0.000044318596,0.00021091434,0.00004759246,0.0001152236,0.000023414646,0.00013230667,0.003696523],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018208764,0.00043529616,0.0031583984,0.000226392,0.0002480839,0.0001552606,0.0034444348,0.32337257,0.06663944,0.01144116,0.5411852,0.04967555],"study_design_scores_gemma":[0.0006539609,0.000036175967,0.00021771059,0.00001839423,0.000010731027,0.000015521497,0.00006503545,0.8641978,0.025773792,0.000013236024,0.10863735,0.00036028077],"about_ca_topic_score_codex":0.000003603628,"about_ca_topic_score_gemma":0.000003621258,"teacher_disagreement_score":0.73773974,"about_ca_system_score_codex":0.00007493501,"about_ca_system_score_gemma":0.0000039860615,"threshold_uncertainty_score":0.99721724},"labels":[],"label_agreement":null},{"id":"W2121169595","doi":"10.1109/tvlsi.2004.826204","title":"A low-power reduced swing global clocking methodology","year":2004,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Swing; Clock network; CMOS; Power (physics); Clock gating; Electronic engineering; Computer science; Electrical engineering; Engineering; Electronic circuit; Synchronous circuit; Clock signal; Physics","score_opus":0.02117802753230498,"score_gpt":0.2565472739598578,"score_spread":0.23536924642755286,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121169595","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2286126,0.00018330598,0.75921917,0.000059013066,0.008436636,0.00057159545,0.000106757165,0.0010044838,0.0018064147],"genre_scores_gemma":[0.99521995,0.00005532794,0.0038147839,0.000086528555,0.00024254335,0.00024381881,0.00001858161,0.000101530786,0.00021692058],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9968731,0.00026556852,0.0009276803,0.00058973656,0.00054358254,0.0008003582],"domain_scores_gemma":[0.9986596,0.00014382062,0.00012407535,0.00066194753,0.00018783395,0.00022270219],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008243823,0.0005554712,0.00063422497,0.00039415192,0.00038078494,0.00019722921,0.0003598593,0.0004803301,0.00011206694],"category_scores_gemma":[0.000020207368,0.000543612,0.00030679835,0.00093328423,0.00007003404,0.0008331105,0.0000026247565,0.0007172275,0.0004985538],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013353261,0.00034460178,0.00002803499,0.00020630557,0.00030283866,0.000037609516,0.003091182,0.8844135,0.104383,0.0009081888,0.0006250511,0.00552616],"study_design_scores_gemma":[0.0052160667,0.0006855981,0.00038954278,0.0020013559,0.00028590817,0.00053184456,0.005331376,0.15024485,0.8288834,0.00036292555,0.003784781,0.0022823622],"about_ca_topic_score_codex":0.00014538068,"about_ca_topic_score_gemma":0.0003084394,"teacher_disagreement_score":0.76660734,"about_ca_system_score_codex":0.0012661248,"about_ca_system_score_gemma":0.0001236025,"threshold_uncertainty_score":0.99970156},"labels":[],"label_agreement":null},{"id":"W2121362349","doi":"10.1109/mwscas.2000.952900","title":"An area-time-efficient residue-to-binary converter","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Binary number; Residue number system; Chinese remainder theorem; Modulo; Power consumption; Converters; Residue (chemistry); 8-bit; Computer science; Voltage; Algorithm; Arithmetic; Power (physics); Electronic engineering; Electrical engineering; Mathematics; Computer hardware; Engineering; Chemistry; Discrete mathematics","score_opus":0.01044342960709009,"score_gpt":0.18872231305346082,"score_spread":0.17827888344637072,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121362349","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9016766,0.0001438478,0.012553162,0.00026382742,0.00058074365,0.0003801299,0.0000074048708,0.0016934907,0.082700774],"genre_scores_gemma":[0.9931014,0.000011917361,0.0017723957,0.00043184357,0.00008894169,0.000024562987,0.0000052887076,0.000058923408,0.004504724],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988842,0.000016669981,0.00021120609,0.00024561374,0.00022191163,0.0004203679],"domain_scores_gemma":[0.9991855,0.000023985875,0.000011311152,0.0005275976,0.000031189535,0.00022039653],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00010194126,0.00020843813,0.00017958322,0.00017192075,0.00005967624,0.00005079474,0.00026822262,0.000085860745,0.0064123985],"category_scores_gemma":[0.000005230491,0.00018651948,0.00004114189,0.00028304476,0.000023863495,0.00018474562,0.000027800344,0.00012833113,0.009415177],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021766728,0.00029410693,0.00084302545,0.000066081506,0.0000696961,0.00009371639,0.0023127445,0.3092124,0.10210553,0.00030202285,0.576553,0.008125925],"study_design_scores_gemma":[0.0003004151,0.00015409493,0.0019357287,0.00001785438,0.000009410961,0.000009901294,0.00003091005,0.96824276,0.019153146,0.000005686766,0.00979121,0.0003488507],"about_ca_topic_score_codex":0.000008649147,"about_ca_topic_score_gemma":0.000002426476,"teacher_disagreement_score":0.6590304,"about_ca_system_score_codex":0.00007996554,"about_ca_system_score_gemma":0.0000048555635,"threshold_uncertainty_score":0.99449587},"labels":[],"label_agreement":null},{"id":"W2121797451","doi":"10.1109/tvlsi.2008.2000730","title":"A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power gating; Computer science; Sleep mode; Leakage (economics); Dynamic demand; Low-power electronics; Electronic engineering; Embedded system; Power (physics); Power consumption; Engineering; Electrical engineering; Transistor; Voltage","score_opus":0.040451078007419275,"score_gpt":0.2696782906547411,"score_spread":0.22922721264732182,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121797451","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40504414,0.0000601574,0.5918906,0.000008841111,0.00048397333,0.001863191,0.0002059084,0.0003990939,0.000044129443],"genre_scores_gemma":[0.9955045,0.00003757882,0.0025068405,0.000016086853,0.00015122352,0.0013984153,0.00007919994,0.0000772157,0.00022896631],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997729,0.00021320902,0.0007777503,0.00045916263,0.00040240874,0.0004184631],"domain_scores_gemma":[0.99902296,0.0002015042,0.00011212687,0.00032573543,0.00020255284,0.0001351281],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004652679,0.00044658087,0.0006392929,0.00044655736,0.0005700915,0.00013755965,0.00016272187,0.00019529139,0.000022608228],"category_scores_gemma":[0.0000028352192,0.00041669444,0.00012291552,0.00036555761,0.00007181566,0.0007300051,0.0000014150439,0.0003791768,0.000032650125],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00044799596,0.0022608184,0.0009655688,0.0007283518,0.0015357474,0.000050397215,0.05286472,0.7005369,0.22257604,0.00007401163,0.003439948,0.014519524],"study_design_scores_gemma":[0.0011621838,0.0009865005,0.00028209883,0.00011391972,0.00014177007,0.00003599432,0.0023619668,0.89739543,0.096827075,0.0000071798154,0.00018032089,0.0005055423],"about_ca_topic_score_codex":0.000045477864,"about_ca_topic_score_gemma":0.00032839924,"teacher_disagreement_score":0.59046036,"about_ca_system_score_codex":0.00034968634,"about_ca_system_score_gemma":0.000048887025,"threshold_uncertainty_score":0.9998285},"labels":[],"label_agreement":null},{"id":"W2121845874","doi":"10.1109/tcad.2008.923635","title":"A Linear-Time Approach for Static Timing Analysis Covering All Process Corners","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":25,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Process (computing); Process corners; Computer science; Network analysis; Static analysis; Delay calculation; Algorithm; Control theory (sociology); Engineering; Propagation delay; Embedded system; Electrical engineering; Artificial intelligence","score_opus":0.04499501525916132,"score_gpt":0.23578543633198518,"score_spread":0.19079042107282385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121845874","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06938383,0.00011958871,0.9285807,0.0000023096752,0.0003911029,0.0010047501,0.00009574688,0.00035247413,0.000069513495],"genre_scores_gemma":[0.98755616,0.00007974942,0.011859425,0.000019659987,0.000049721722,0.0002227001,0.000034019424,0.00007599632,0.00010256382],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979424,0.000101459955,0.0007715952,0.00043956647,0.0003171456,0.00042785532],"domain_scores_gemma":[0.9988095,0.00029680657,0.00014887245,0.00032371754,0.0002615687,0.00015951852],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003829125,0.0004163729,0.00084714004,0.0007273041,0.00018137235,0.00007106637,0.00024316087,0.00018644663,0.00000934249],"category_scores_gemma":[0.000004706299,0.0003773808,0.00019261483,0.0010510058,0.00008127235,0.00028687753,9.090596e-7,0.00027866894,0.0000070685587],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000038044192,0.0001059376,0.000012894745,0.00044319095,0.001340431,0.0000069481243,0.0011759474,0.98581254,0.00824203,0.0000051054863,0.00016589409,0.0026510328],"study_design_scores_gemma":[0.0008002382,0.00036861165,0.000012636626,0.0001575749,0.00041852935,0.00006469522,0.00016642014,0.9858489,0.011737591,0.0000032069236,0.00002774463,0.00039383437],"about_ca_topic_score_codex":0.00006425494,"about_ca_topic_score_gemma":0.0000011476869,"teacher_disagreement_score":0.91817236,"about_ca_system_score_codex":0.00015210123,"about_ca_system_score_gemma":0.000090064364,"threshold_uncertainty_score":0.9998678},"labels":[],"label_agreement":null},{"id":"W2121884091","doi":"10.1109/aps.2000.873728","title":"An efficient method for frequency-domain and transient analysis of interconnect networks","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Padé approximant; Moment (physics); Frequency domain; Lossy compression; Interconnection; Computer science; Transfer function; Time domain; Algorithm; Method of moments (probability theory); Matching (statistics); Point set registration; Transient (computer programming); Transmission line; Point (geometry); Topology (electrical circuits); Mathematics; Mathematical analysis; Telecommunications; Engineering; Physics","score_opus":0.010187877805358955,"score_gpt":0.2319177912146355,"score_spread":0.22172991340927653,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2121884091","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2807263,0.00037503935,0.7172944,0.00001554933,0.00009273986,0.00017382191,0.000008992312,0.00010422968,0.0012088938],"genre_scores_gemma":[0.8675363,0.000042920277,0.13230121,0.000027635539,0.000022158312,0.00002565344,0.0000071981503,0.000021665912,0.0000152562925],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991248,0.00003502782,0.00029077884,0.00020192626,0.000099509685,0.00024793443],"domain_scores_gemma":[0.9994621,0.00012621956,0.00002516283,0.00026685873,0.000033328884,0.00008627338],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003639168,0.00014996018,0.000333589,0.00031566824,0.00003170401,0.000019334884,0.00012562539,0.000075105905,0.00024104449],"category_scores_gemma":[0.000005835217,0.00012948923,0.000119153025,0.0006020261,0.00002615668,0.00008544946,0.000005973867,0.00007228281,0.0000017298078],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006764958,0.000050088292,0.00024075959,0.000040416413,0.00044508456,0.0000011423596,0.001571274,0.9812029,0.0070115444,0.0011624582,0.00024729664,0.008020256],"study_design_scores_gemma":[0.00032660156,0.00012107335,0.00077924266,0.000008953101,0.00032669088,0.0000013983637,0.0001308419,0.9957107,0.002247543,0.000033952572,0.0001484578,0.00016455931],"about_ca_topic_score_codex":0.00002111472,"about_ca_topic_score_gemma":0.00006161561,"teacher_disagreement_score":0.58681,"about_ca_system_score_codex":0.000034753906,"about_ca_system_score_gemma":0.0000020018379,"threshold_uncertainty_score":0.5280418},"labels":[],"label_agreement":null},{"id":"W2122035961","doi":"10.1109/tcad.2006.882595","title":"Dual-Threshold CAD Framework for Subthreshold Leakage Power Aware FPGAs","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Computer science; Subthreshold conduction; Dual (grammatical number); CAD; Embedded system; Leakage (economics); Computer architecture; Transistor; Engineering; Electrical engineering; Voltage","score_opus":0.028174232161904938,"score_gpt":0.23851146466711085,"score_spread":0.21033723250520592,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122035961","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05045468,0.00055123284,0.94234765,0.000014099139,0.0043008127,0.0013916973,0.00016002281,0.0005963941,0.0001833949],"genre_scores_gemma":[0.9948066,0.00010909798,0.0044408916,0.00005538905,0.00018688073,0.000119642886,0.000011547393,0.00014566255,0.00012429428],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970776,0.00007467622,0.0010935189,0.00055954116,0.00043594217,0.0007587593],"domain_scores_gemma":[0.99790406,0.0007139944,0.000163818,0.0006092519,0.00033114405,0.00027771245],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00097155734,0.00060749194,0.0008153457,0.00066842046,0.00024080758,0.00016721673,0.00031754482,0.00055667985,0.000031118412],"category_scores_gemma":[0.000007969026,0.0005545317,0.00021177683,0.000698036,0.0001165064,0.00033095822,0.0000019108345,0.00071767665,0.000024087158],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019655096,0.00032706835,0.000045285888,0.0007328799,0.00071142166,0.00008118109,0.0014892188,0.93516827,0.034775287,0.0028090426,0.0030936939,0.020570073],"study_design_scores_gemma":[0.002389486,0.0019476434,0.00012383936,0.0019758896,0.00018946695,0.00024757255,0.0007875822,0.8454676,0.1437224,0.0003640711,0.0013228311,0.0014615665],"about_ca_topic_score_codex":0.00005977398,"about_ca_topic_score_gemma":0.000012406936,"teacher_disagreement_score":0.9443519,"about_ca_system_score_codex":0.00021684263,"about_ca_system_score_gemma":0.000083417144,"threshold_uncertainty_score":0.9996906},"labels":[],"label_agreement":null},{"id":"W2122128979","doi":"10.1109/mcmc.1992.201446","title":"Simulation and optimization of interconnect delay and crosstalk in multi-chip modules","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Crosstalk; Interconnection; Computer science; Limiting; Electronic engineering; Lossy compression; Computer engineering; Engineering; Telecommunications; Artificial intelligence","score_opus":0.016849193485652728,"score_gpt":0.23768919225615778,"score_spread":0.22083999877050506,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122128979","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5953118,0.00016468015,0.40415183,0.0000015738433,0.000031486994,0.00007160752,8.256984e-7,0.000036266218,0.00022990715],"genre_scores_gemma":[0.95213306,0.00005575412,0.047764268,0.000005891919,0.0000027840022,0.0000031813288,0.0000019611748,0.0000134146085,0.000019690524],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99960846,0.000014269607,0.00015434876,0.00008980305,0.000042059943,0.000091078335],"domain_scores_gemma":[0.99981207,0.00006056371,0.0000145116,0.00007155565,0.000018199085,0.000023128858],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010046582,0.000078391364,0.000097398195,0.000103380706,0.000014064737,0.000017486575,0.000020778254,0.000049007038,0.000023740891],"category_scores_gemma":[0.00004395748,0.0000738782,0.000007674356,0.000097043034,0.000022981227,0.00023972518,0.00000731168,0.000043167583,9.811272e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000033616259,0.000009225285,0.0059372247,0.000038489154,0.0000050173753,5.693162e-7,0.00033945005,0.9918763,0.0009102129,0.000112156755,0.0000019209015,0.00076604896],"study_design_scores_gemma":[0.00056023546,0.000017291692,0.004123694,0.000019889885,0.000003034022,0.00000147605,0.000050960298,0.9897142,0.00538524,0.00001958758,0.000018721074,0.00008568847],"about_ca_topic_score_codex":0.000014914607,"about_ca_topic_score_gemma":0.000034174933,"teacher_disagreement_score":0.35682124,"about_ca_system_score_codex":0.000017123813,"about_ca_system_score_gemma":0.0000029225464,"threshold_uncertainty_score":0.30126652},"labels":[],"label_agreement":null},{"id":"W2122302387","doi":"10.1109/ismvl.2005.17","title":"Estimation of Average Multiple-Valued Logic Circuit Size Using Monte Carlo Simulation Technique","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Monte Carlo method; Benchmark (surveying); Computer science; Algorithm; Logic synthesis; Logic gate; Combinational logic; Range (aeronautics); Logic optimization; Logic simulation; Sequential logic; Mathematics; Statistics; Engineering","score_opus":0.02318324009937821,"score_gpt":0.2500831454682345,"score_spread":0.2268999053688563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122302387","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42381474,0.000034672117,0.574544,0.000004864113,0.00007208181,0.00035798948,0.0000029247071,0.00039798612,0.0007707311],"genre_scores_gemma":[0.92383194,0.000004938291,0.07595468,0.000021263288,0.000056381814,0.000019025349,0.0000020893413,0.00003872971,0.00007093289],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99902064,0.00002261376,0.0003741327,0.00015574318,0.00020495885,0.00022193784],"domain_scores_gemma":[0.9994324,0.00013935685,0.00006286602,0.00026187729,0.000057741414,0.000045792254],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019805897,0.00017792411,0.00020517169,0.000132974,0.00004475172,0.000020028363,0.000115450726,0.00013607797,0.000106600004],"category_scores_gemma":[0.00009557108,0.00017624043,0.000056849683,0.00023906233,0.000022057351,0.0004932826,0.000017452601,0.00012349943,0.000027764489],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000046407836,0.000016057515,0.00018445805,0.000055329372,0.000013699284,0.000001008112,0.00018319725,0.9355354,0.058993597,0.000062342755,0.000015730046,0.0049345787],"study_design_scores_gemma":[0.00033728464,0.000017848492,0.0008570899,0.00003710176,0.00001435166,0.0000033877086,0.00000769892,0.91850257,0.07992446,0.000065509936,0.000046810525,0.00018588902],"about_ca_topic_score_codex":0.00003993069,"about_ca_topic_score_gemma":0.000008573244,"teacher_disagreement_score":0.5000172,"about_ca_system_score_codex":0.00020744483,"about_ca_system_score_gemma":0.00001660383,"threshold_uncertainty_score":0.7186876},"labels":[],"label_agreement":null},{"id":"W2122554189","doi":"10.1109/isscc.1995.535570","title":"A 1.5 V-supply 200 MHz pipelined multiplier using multiple-valued current-mode MOS differential logic circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"University of Toronto","keywords":"Logic level; Current-mode logic; Pull-up resistor; Dissipation; Emitter-coupled logic; Multiplier (economics); Logic family; Electronic circuit; Pass transistor logic; Logic gate; Electronic engineering; Computer science; Electrical engineering; Voltage; Interconnection; Logic synthesis; Engineering; Transistor; Physics; Telecommunications","score_opus":0.038724570274998066,"score_gpt":0.25078074959829455,"score_spread":0.21205617932329648,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122554189","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.65970534,0.00092431856,0.33273917,0.000023175446,0.0024564634,0.0007804172,0.000050585353,0.0015779084,0.0017426121],"genre_scores_gemma":[0.99232954,0.00016837979,0.0060775084,0.000058922586,0.00056284224,0.00005689212,0.0000343866,0.00016001584,0.00055153127],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971578,0.000056968416,0.00067936734,0.0005617974,0.000514946,0.0010290915],"domain_scores_gemma":[0.9987921,0.000087431945,0.00007665806,0.00065458077,0.00009970917,0.00028953678],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000105062216,0.0006185915,0.00053075346,0.0003244802,0.00018435497,0.00012725315,0.00046649177,0.00024367914,0.0024332248],"category_scores_gemma":[0.000065688844,0.00056867866,0.00019887518,0.00045480777,0.000074807096,0.0005142713,0.00009021544,0.0005068282,0.0011417457],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007595855,0.0012530541,0.021159915,0.0007828952,0.00048369236,0.00006512262,0.0032722643,0.4408441,0.40911636,0.0004326576,0.021493113,0.1010209],"study_design_scores_gemma":[0.002393234,0.00003503063,0.001144129,0.00008038934,0.00006807529,0.000017457693,0.000029148328,0.9872064,0.0065757018,0.00003322435,0.0016369328,0.0007802706],"about_ca_topic_score_codex":0.000047584457,"about_ca_topic_score_gemma":0.000022631299,"teacher_disagreement_score":0.54636234,"about_ca_system_score_codex":0.00024230286,"about_ca_system_score_gemma":0.000019487472,"threshold_uncertainty_score":0.99967647},"labels":[],"label_agreement":null},{"id":"W2122903569","doi":"10.1109/iscas.2005.1465122","title":"Explicit Delay Metric for Interconnect Optimization","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Metric (unit); Interconnection; Impulse (physics); Computer science; Elmore delay; Impulse response; Algorithm; Mathematics; Topology (electrical circuits); Delay calculation; Telecommunications; Mathematical analysis; Engineering","score_opus":0.009647188071544117,"score_gpt":0.20996996193333078,"score_spread":0.20032277386178668,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122903569","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.016052818,0.00022736765,0.97270125,0.000071005765,0.00027067648,0.00025948984,0.000002713407,0.00058589486,0.009828756],"genre_scores_gemma":[0.86398244,0.000067786495,0.13491012,0.00011022323,0.00017486764,0.000078355464,0.000011121096,0.000042086303,0.00062297954],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993993,0.000004745624,0.0001794926,0.000120717916,0.00007857325,0.00021716057],"domain_scores_gemma":[0.99967504,0.0000652858,0.000013473297,0.00016137623,0.000036257792,0.000048570466],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010946744,0.00011835302,0.00011421672,0.00023676788,0.00003250482,0.000032090455,0.00012426554,0.000061649334,0.00041157447],"category_scores_gemma":[0.0000242511,0.00010781399,0.000046788085,0.00033045706,0.0000045753327,0.00037866275,0.000011913146,0.000055308155,0.0001593868],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004325272,0.000010031209,0.000022189679,0.000018729294,0.000022392613,2.596229e-7,0.00010016524,0.9741448,0.0005497327,0.00057563174,0.0071136835,0.017438026],"study_design_scores_gemma":[0.00035093492,0.00003902009,0.00001459692,0.0000063253483,0.000011425293,0.0000032490746,0.000021904349,0.9539739,0.026044711,0.000012102407,0.019360542,0.00016127617],"about_ca_topic_score_codex":0.0000025045522,"about_ca_topic_score_gemma":0.000006459349,"teacher_disagreement_score":0.84792966,"about_ca_system_score_codex":0.00009665467,"about_ca_system_score_gemma":0.00000596618,"threshold_uncertainty_score":0.45064518},"labels":[],"label_agreement":null},{"id":"W2122938731","doi":"10.1109/iscas.1999.777845","title":"A Low-Voltage High-Performance Differential Static Logic (LVDSL) family","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Logic level; Pull-up resistor; Pass transistor logic; Adder; Logic family; CMOS; Logic gate; Voltage; Digital signal processing; Electrical engineering; Low voltage; Computer science; Energy consumption; Low-power electronics; Electronic engineering; Energy (signal processing); Resistor–transistor logic; Power (physics); Engineering; Power consumption; Logic synthesis; Transistor; Physics","score_opus":0.008511729324981919,"score_gpt":0.18589321227969488,"score_spread":0.17738148295471295,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122938731","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8965343,0.00011861358,0.08116815,0.000010674262,0.001347945,0.000309264,0.000008856214,0.0009739862,0.019528203],"genre_scores_gemma":[0.9951835,0.00023958975,0.0025146883,0.00019988364,0.00009820149,0.00006280557,0.000016561682,0.00009506972,0.0015896875],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980351,0.000035229874,0.00045063643,0.000342015,0.00036831663,0.0007687496],"domain_scores_gemma":[0.9991413,0.00006283605,0.00004264983,0.0005329944,0.000047546204,0.00017267923],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00015962974,0.0004241374,0.00038174097,0.00019918331,0.00011694896,0.000086875465,0.00031827323,0.00015215602,0.0011579876],"category_scores_gemma":[0.000020729818,0.00036151992,0.00007280725,0.00040406408,0.00006869169,0.00045504418,0.000032186363,0.00032570644,0.0014759194],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013887,0.00089469913,0.007532492,0.0025539768,0.0007532572,0.00020365429,0.0017273781,0.17488985,0.6651108,0.06623467,0.051190555,0.028769761],"study_design_scores_gemma":[0.0064847223,0.0008980024,0.050977137,0.000311168,0.00018636699,0.00006351383,0.00039472524,0.3019328,0.61454284,0.0022722916,0.018008744,0.003927666],"about_ca_topic_score_codex":0.000013138528,"about_ca_topic_score_gemma":0.000004881924,"teacher_disagreement_score":0.12704296,"about_ca_system_score_codex":0.0001413736,"about_ca_system_score_gemma":0.000039478415,"threshold_uncertainty_score":0.99988365},"labels":[],"label_agreement":null},{"id":"W2122960224","doi":"10.1109/iscas.2000.857014","title":"A pipelined multiply-accumulate unit design for energy recovery DSP systems","year":2000,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Pipeline (software); NMOS logic; Computer science; Energy (signal processing); 32-bit; CMOS; Power (physics); Clock rate; Embedded system; Logic gate; Process (computing); Computer hardware; Electronic engineering; Engineering; Electrical engineering; Transistor; Voltage; Algorithm; Mathematics; Physics","score_opus":0.025867909855948907,"score_gpt":0.21626404518864256,"score_spread":0.19039613533269364,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2122960224","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.036155757,0.0006964471,0.948171,0.000027457038,0.0012281556,0.000810093,0.000028975912,0.0016991053,0.011182997],"genre_scores_gemma":[0.9496206,0.0004580243,0.022447342,0.00013869345,0.00040812782,0.00036198768,0.00004453267,0.00018491378,0.026335796],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99848425,0.00004659527,0.0004515911,0.0002835036,0.00017686914,0.0005572089],"domain_scores_gemma":[0.99910307,0.00022639254,0.00003108108,0.000431356,0.00006802322,0.00014005108],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00028252206,0.00031799063,0.00033573998,0.00016302199,0.00009174069,0.00010728987,0.00027703264,0.0001785204,0.00054676004],"category_scores_gemma":[0.00001811475,0.00029282284,0.000102230944,0.00029244175,0.00002005795,0.000408554,0.000012657077,0.000100343765,0.00036603987],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000102980266,0.000025668645,0.000016206128,0.000091095026,0.000086514316,0.0000065101904,0.00007147247,0.96022046,0.0047239205,0.00024081487,0.015688581,0.018725801],"study_design_scores_gemma":[0.0010541497,0.00010387658,0.000025802676,0.000050463987,0.000025175172,0.000011060873,0.000021838165,0.88442004,0.011746976,0.00006104721,0.102082714,0.00039685232],"about_ca_topic_score_codex":0.00012537577,"about_ca_topic_score_gemma":0.0000123646205,"teacher_disagreement_score":0.9257237,"about_ca_system_score_codex":0.000093552284,"about_ca_system_score_gemma":0.000035235676,"threshold_uncertainty_score":0.9999524},"labels":[],"label_agreement":null},{"id":"W2123228218","doi":"10.1109/iscas.2006.1693264","title":"Power-oriented delay budgeting for combinational circuits","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Combinational logic; Power (physics); Computer science; Electronic circuit; Power optimization; Sequential logic; Reduction (mathematics); Electronic engineering; Logic gate; Algorithm; Mathematics; Engineering; Electrical engineering; Power consumption","score_opus":0.004786490110414154,"score_gpt":0.19069670675236564,"score_spread":0.18591021664195148,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123228218","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38821518,0.00017897344,0.4559047,0.00010046922,0.0019218074,0.00057095353,0.00002702078,0.0013519663,0.15172894],"genre_scores_gemma":[0.99642783,0.0000018979912,0.0020999725,0.000051397765,0.00012843701,0.000056417084,0.000058384245,0.00004358468,0.0011320903],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999121,0.0000062330896,0.00023498012,0.0001483035,0.00017932497,0.00031013283],"domain_scores_gemma":[0.99957496,0.00008560216,0.000022433314,0.00013512153,0.00013940399,0.00004248869],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014829283,0.00014113703,0.00012045654,0.000108239314,0.00008315535,0.000029431316,0.000108431916,0.00007105156,0.00018194251],"category_scores_gemma":[0.00002630336,0.00014164824,0.00005295316,0.0001928135,0.000017921784,0.00020491719,0.000012011339,0.00007899848,0.0001096003],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012980362,0.00054720533,0.021503616,0.0004919204,0.00029857492,0.000028392502,0.00076239556,0.17094864,0.08001182,0.2480668,0.4466374,0.030690283],"study_design_scores_gemma":[0.006180067,0.00030180402,0.05350645,0.00008602498,0.000050853894,0.000039362225,0.00013654478,0.60362667,0.095144205,0.002939084,0.23619474,0.001794198],"about_ca_topic_score_codex":0.00000792818,"about_ca_topic_score_gemma":0.0000048567927,"teacher_disagreement_score":0.60821265,"about_ca_system_score_codex":0.00008596186,"about_ca_system_score_gemma":0.000015706579,"threshold_uncertainty_score":0.57762474},"labels":[],"label_agreement":null},{"id":"W2123282679","doi":"10.1109/tvlsi.2010.2047123","title":"IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power network design; Cluster analysis; Field-programmable gate array; Computer science; Voltage drop; Drop (telecommunication); Grid; Very-large-scale integration; Electronic circuit; Chip; Voltage; Embedded system; Electronic engineering; Parallel computing; Engineering; Electrical engineering; Artificial intelligence; Mathematics; Telecommunications","score_opus":0.010147033978595444,"score_gpt":0.2193356172416236,"score_spread":0.20918858326302814,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2123282679","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037220918,0.000041283503,0.9494369,0.000045167788,0.009717901,0.0018693332,0.00031664377,0.0007308265,0.0006210037],"genre_scores_gemma":[0.9932409,0.000029423543,0.0038161613,0.0000332569,0.0002767403,0.0018631171,0.00004423224,0.0001449089,0.00055127847],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99764943,0.000071082926,0.00081146846,0.00047957076,0.00035702775,0.00063141936],"domain_scores_gemma":[0.99882877,0.00012388818,0.0000923169,0.00062518707,0.00017623976,0.00015361073],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00064944394,0.0004673481,0.00047605034,0.00067537813,0.00024265914,0.00017128715,0.00033123203,0.0005180215,0.00012570052],"category_scores_gemma":[0.000010417605,0.00045683773,0.000214051,0.00056986284,0.000048362486,0.0007922388,0.0000023385658,0.0010473614,0.00012050825],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000120507495,0.00031157208,0.0000811918,0.00042824628,0.00008526812,0.000012377678,0.0011989351,0.7520548,0.24072774,0.00006419164,0.0032920951,0.0016230659],"study_design_scores_gemma":[0.0012482952,0.0002037542,0.000108591914,0.00052302197,0.000037297592,0.00008036263,0.00081347255,0.77130926,0.2190528,0.000009069156,0.005871366,0.0007427165],"about_ca_topic_score_codex":0.000097708034,"about_ca_topic_score_gemma":0.0022963968,"teacher_disagreement_score":0.95601994,"about_ca_system_score_codex":0.00035250373,"about_ca_system_score_gemma":0.00006009706,"threshold_uncertainty_score":0.99978834},"labels":[],"label_agreement":null},{"id":"W2124021899","doi":"10.1145/968280.968287","title":"Active leakage power optimization for FPGAs","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Xilinx (Canada); University of Toronto","funders":"","keywords":"Field-programmable gate array; Leakage (economics); Leakage power; CMOS; Computer science; Electronic engineering; Digital electronics; Sequential logic; Logic gate; Embedded system; Electronic circuit; Logic synthesis; Electrical engineering; Engineering; Transistor; Voltage","score_opus":0.005663221138393075,"score_gpt":0.19097095418216165,"score_spread":0.18530773304376857,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124021899","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.046439674,0.000031702348,0.92629045,0.000090235844,0.00041438424,0.0003503787,0.000006971436,0.0005912429,0.02578496],"genre_scores_gemma":[0.94129443,0.000017035947,0.05801329,0.00008332734,0.000055942033,0.000053812277,0.000014719075,0.00004801546,0.0004194277],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994644,0.0000027532992,0.000115825365,0.00011813422,0.00008473889,0.00021412798],"domain_scores_gemma":[0.99973744,0.000018957962,0.00001242762,0.00014586031,0.00003906648,0.000046254023],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000048699876,0.0001168318,0.00009823059,0.000071884926,0.000042820542,0.000024392348,0.00008817261,0.00006829893,0.00030106757],"category_scores_gemma":[0.0000112239295,0.000108665256,0.000040143816,0.00012830363,0.00001242272,0.0003345959,0.000008915494,0.000062844396,0.0001101041],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009160296,0.000013458175,0.000005091531,0.000017164743,0.000021074422,9.302274e-7,0.0002868692,0.99468917,0.0015670452,0.0012645379,0.0013396797,0.00078583765],"study_design_scores_gemma":[0.0035890078,0.00025382492,0.00048566973,0.00005968065,0.000040433704,0.00001063577,0.00028311313,0.56830007,0.41292533,0.0009534536,0.012248417,0.00085036346],"about_ca_topic_score_codex":0.0000043186183,"about_ca_topic_score_gemma":0.000003891997,"teacher_disagreement_score":0.8948548,"about_ca_system_score_codex":0.00012359874,"about_ca_system_score_gemma":0.000015870477,"threshold_uncertainty_score":0.44312403},"labels":[],"label_agreement":null},{"id":"W2124051711","doi":"10.1109/cicc.2012.6330709","title":"A 148ps 135mW 64-bit adder with Constant-Delay logic in 65nm CMOS","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Adder; Logic gate; Pass transistor logic; CMOS; Logic family; Constant (computer programming); Computer science; Logic level; Dynamic logic (digital electronics); Arithmetic; Logic synthesis; Electronic engineering; Mathematics; Electrical engineering; Algorithm; Digital electronics; Transistor; Engineering; Electronic circuit; Voltage","score_opus":0.010168047392998916,"score_gpt":0.19236538694148414,"score_spread":0.18219733954848522,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124051711","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.77300537,0.0011940873,0.021088723,0.00014744874,0.00069927494,0.00066410186,0.000010559356,0.001158358,0.20203207],"genre_scores_gemma":[0.9946548,0.00003147406,0.0040571904,0.00023312654,0.00011062461,0.00004935529,0.0000052159194,0.000059687547,0.0007985322],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99865603,0.000020844218,0.0002578108,0.00017605608,0.00018714643,0.00070210634],"domain_scores_gemma":[0.99940276,0.000056606248,0.000024706333,0.00032663796,0.0000295482,0.00015973604],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000205491,0.00025867965,0.0002519929,0.00016767286,0.00003497456,0.00003215449,0.00017239629,0.00012632803,0.0011891056],"category_scores_gemma":[0.0000097975035,0.00019227603,0.00003329239,0.00039020655,0.00005985658,0.00055833964,0.00003033054,0.0002631614,0.0009205243],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004575291,0.0012814327,0.5254172,0.0011434918,0.0009987948,0.0005510463,0.01367567,0.15655535,0.032410778,0.08505019,0.16607448,0.016384019],"study_design_scores_gemma":[0.025205094,0.0021532,0.11821305,0.0014721162,0.00048723043,0.0018787828,0.005888656,0.3853151,0.114604354,0.001675257,0.33054903,0.012558159],"about_ca_topic_score_codex":0.000029400846,"about_ca_topic_score_gemma":0.000080377366,"teacher_disagreement_score":0.40720415,"about_ca_system_score_codex":0.000110364526,"about_ca_system_score_gemma":0.000029461278,"threshold_uncertainty_score":0.99985737},"labels":[],"label_agreement":null},{"id":"W2124196553","doi":"10.1109/ccece.1998.685579","title":"Low power implementation of fast addition algorithms","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Adder; Computer science; Digital signal processing; Power (physics); Algorithm; Process (computing); Electronic circuit; Carry-save adder; Computer hardware; Telecommunications; Electrical engineering; Engineering","score_opus":0.007810370055872329,"score_gpt":0.20953301777820754,"score_spread":0.20172264772233522,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124196553","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.83830535,0.0001774629,0.095320135,0.00009818647,0.0012244522,0.0005385788,0.00013239063,0.00097583275,0.063227594],"genre_scores_gemma":[0.9968831,0.00004357754,0.002651708,0.000025938649,0.000044166296,0.000015311249,0.00002555352,0.000021402737,0.00028926783],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994043,0.0000061024807,0.0001943598,0.00008574041,0.00014657638,0.00016293144],"domain_scores_gemma":[0.9997643,0.000011636254,0.000022884009,0.00013592004,0.00003038161,0.0000348773],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000045211957,0.000096976866,0.000095858544,0.00009051165,0.000019771946,0.000011648976,0.00006874117,0.00003892228,0.013421586],"category_scores_gemma":[0.0000014495511,0.00008956265,0.000032945092,0.00015710373,0.000013245943,0.00028110304,0.000008155742,0.000052196963,0.00039148238],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007648565,0.00021819641,0.0019884042,0.0002804008,0.0002422337,0.000014279166,0.005609647,0.009811004,0.10399643,0.0014204975,0.3622939,0.51411736],"study_design_scores_gemma":[0.0016377473,0.0002798532,0.012878707,0.000048905484,0.000029538704,0.000012513019,0.0013127088,0.17230558,0.7991316,0.000074133204,0.011696564,0.00059216697],"about_ca_topic_score_codex":0.00001057709,"about_ca_topic_score_gemma":0.0000077925515,"teacher_disagreement_score":0.6951352,"about_ca_system_score_codex":0.000041681727,"about_ca_system_score_gemma":0.000002579452,"threshold_uncertainty_score":0.9874803},"labels":[],"label_agreement":null},{"id":"W2124313993","doi":"10.1109/spi.2005.1500939","title":"Efficient projection based macromodel for interconnect networks","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Interconnection; Singular value decomposition; Computer science; Projection (relational algebra); Reduction (mathematics); Model order reduction; Simple (philosophy); Port (circuit theory); Electronic engineering; Algorithm; Mathematics; Engineering; Telecommunications","score_opus":0.008532736953565047,"score_gpt":0.2051127331050373,"score_spread":0.19657999615147226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124313993","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10631819,0.00007384679,0.8883675,0.00008783349,0.00048384702,0.000456797,0.0000024953042,0.0007003808,0.0035091445],"genre_scores_gemma":[0.977253,0.0000040999785,0.021895902,0.000121801415,0.0002649495,0.00013257067,0.000008360923,0.000043252872,0.00027605434],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999282,0.000007254733,0.00017801003,0.00015491225,0.000082410945,0.0002953882],"domain_scores_gemma":[0.99968994,0.000045304572,0.000014092182,0.00017098064,0.000032574913,0.000047081357],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016216103,0.00014059879,0.00011493459,0.000102520535,0.000049538114,0.00003215714,0.00009827099,0.000077263096,0.00010509058],"category_scores_gemma":[0.0000067232827,0.0001249384,0.000063951244,0.00014495486,0.000011029543,0.00007274822,0.000009159945,0.000095501506,0.00006432962],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000151562745,0.000023095801,0.000014798846,0.000026330628,0.000011378361,2.3577067e-7,0.000059386322,0.9749371,0.0009935431,0.000110707,0.004570014,0.019238276],"study_design_scores_gemma":[0.0005147967,0.00005372259,0.000028367831,0.000017377359,0.000009651978,0.000002108191,0.000012162333,0.9799248,0.012948166,0.000004710042,0.006309248,0.00017486743],"about_ca_topic_score_codex":0.0000050209796,"about_ca_topic_score_gemma":0.000024697498,"teacher_disagreement_score":0.87093484,"about_ca_system_score_codex":0.00013855423,"about_ca_system_score_gemma":0.00001255149,"threshold_uncertainty_score":0.509484},"labels":[],"label_agreement":null},{"id":"W2124467884","doi":"10.1109/cicc.1990.124665","title":"ROOMMS-a relaxation-based, object-oriented, mixed-mode simulator","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Simulation; Computer architecture simulator; Relaxation (psychology); Iterated function; Electronic circuit simulation; Code (set theory); Mode (computer interface); Object (grammar); Programming language; Electronic circuit; Engineering; Artificial intelligence; Operating system; Electrical engineering","score_opus":0.00797265000050924,"score_gpt":0.19836005798493875,"score_spread":0.19038740798442952,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124467884","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.70589685,0.0008299058,0.20268163,0.00021685871,0.0028454033,0.0005895468,0.000023863156,0.0036521833,0.08326377],"genre_scores_gemma":[0.9934717,0.000030317342,0.0034847327,0.00015505358,0.00015145312,0.000030265346,0.000013824443,0.00007698244,0.0025857075],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986986,0.00001865254,0.00031065906,0.00024359336,0.00030455604,0.00042394624],"domain_scores_gemma":[0.9991807,0.000100869984,0.00003447087,0.0004881332,0.000058158235,0.00013768219],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00009334259,0.00025019044,0.0001975885,0.00018183579,0.0000937681,0.000044574674,0.00019736754,0.00013655139,0.001747764],"category_scores_gemma":[0.000039524024,0.00023718394,0.0000861029,0.00042834107,0.000030209454,0.00033507383,0.00001845876,0.00021033842,0.002834358],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000073441006,0.000079817815,0.003812126,0.000071748094,0.00005185721,0.000013630183,0.00029800562,0.9248689,0.0016584237,0.0009863056,0.06348616,0.004665717],"study_design_scores_gemma":[0.0006644368,0.00004212441,0.0005503214,0.00002090755,0.000015367117,0.000002697894,0.00002675669,0.93491846,0.016565632,0.000023324314,0.04682589,0.0003440615],"about_ca_topic_score_codex":0.000023534298,"about_ca_topic_score_gemma":0.000030380754,"teacher_disagreement_score":0.28757483,"about_ca_system_score_codex":0.00014186118,"about_ca_system_score_gemma":0.000012395415,"threshold_uncertainty_score":0.99916476},"labels":[],"label_agreement":null},{"id":"W2124618249","doi":"10.5555/1326073.1326083","title":"A geometric approach for early power grid verification using current constraints","year":2007,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Grid; Power (physics); Work (physics); Power grid; Current (fluid); Computer engineering; Electrical engineering; Engineering; Mathematics","score_opus":0.0928472050160651,"score_gpt":0.29777777901821156,"score_spread":0.20493057400214648,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124618249","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02933818,0.00003837401,0.96382445,0.000017067501,0.0034272172,0.00064426713,0.000031327778,0.00027190754,0.0024072353],"genre_scores_gemma":[0.842897,0.000016480704,0.15644455,0.000047980586,0.00044686755,0.000040452782,0.000051056493,0.000039702027,0.00001589044],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981905,0.000035326124,0.0004833187,0.0004029783,0.00047304825,0.0004147845],"domain_scores_gemma":[0.99891293,0.00020571337,0.00010767781,0.0002700708,0.0003755967,0.00012802928],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00064247707,0.00029241893,0.00023413019,0.00075055193,0.000078688296,0.00019476176,0.0005209329,0.0001129798,0.000089790905],"category_scores_gemma":[0.000030237836,0.00030269,0.000096964075,0.00037286498,0.000079470155,0.00035618732,0.000034022192,0.00026050262,0.000067749774],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000889382,0.0010163545,0.0017274038,0.00025651645,0.0008849603,0.00004138629,0.0016583636,0.40477982,0.030313674,0.07135125,0.011602949,0.47547793],"study_design_scores_gemma":[0.0010461236,0.00022018167,0.003229872,0.00008767936,0.000017694854,0.000021310203,0.000019559715,0.98483884,0.00877109,0.00050157,0.0007926609,0.00045344088],"about_ca_topic_score_codex":0.0000035588982,"about_ca_topic_score_gemma":1.7052142e-7,"teacher_disagreement_score":0.8135588,"about_ca_system_score_codex":0.0002933939,"about_ca_system_score_gemma":0.00007630786,"threshold_uncertainty_score":0.99994254},"labels":[],"label_agreement":null},{"id":"W2124879637","doi":"10.1049/iet-cdt:20060074","title":"Optimised realisations of large integer multipliers and squarers using embedded blocks","year":2007,"lang":"en","type":"article","venue":"IET Computers & Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Royal Military College of Canada","funders":"","keywords":"Multiplier (economics); Field-programmable gate array; Arithmetic; Integer (computer science); Multiplication (music); Computer science; Mathematics; Adder; Parallel computing; Computer hardware; Combinatorics","score_opus":0.009338906035856749,"score_gpt":0.24396789190980128,"score_spread":0.23462898587394454,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2124879637","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35009837,0.0000608863,0.6452391,0.000010733933,0.0001639262,0.00032493458,0.00003893473,0.0010847604,0.002978349],"genre_scores_gemma":[0.9096219,0.000017600907,0.09019194,0.000035557772,0.000047365666,0.0000066763237,0.000022062137,0.00004561127,0.000011320651],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988501,0.000007718858,0.0003896085,0.00021194028,0.00017929834,0.00036134946],"domain_scores_gemma":[0.9993803,0.00009353564,0.000068510046,0.00027394318,0.00007283802,0.00011087728],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000224557,0.0002320307,0.0002601451,0.00031084134,0.000055932545,0.000093070405,0.00019057922,0.0001303705,0.0000048029497],"category_scores_gemma":[0.000015668073,0.00024123224,0.00007308412,0.0002827739,0.00010884731,0.0005704383,0.0000764597,0.0001644974,0.0000014327185],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056879426,0.0014623464,0.021404933,0.001957255,0.0017980625,0.00036699668,0.033492696,0.10043491,0.30660474,0.0054744445,0.07394762,0.4524872],"study_design_scores_gemma":[0.0013637599,0.00035964727,0.00096740614,0.00064247934,0.00006618305,0.00009884951,0.00081398163,0.52361673,0.46409774,0.00061472866,0.006000378,0.0013581357],"about_ca_topic_score_codex":0.000008885674,"about_ca_topic_score_gemma":0.0000019870267,"teacher_disagreement_score":0.55952346,"about_ca_system_score_codex":0.00010245864,"about_ca_system_score_gemma":0.000016466922,"threshold_uncertainty_score":0.9837165},"labels":[],"label_agreement":null},{"id":"W2125319116","doi":"10.1142/s0218126607003472","title":"SPTPL: A NEW PULSED LATCH TYPE FLIP-FLOP IN HIGH-PERFORMANCE SYSTEM-ON-A-CHIP (SoC)","year":2007,"lang":"en","type":"article","venue":"Journal of Circuits Systems and Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Ministry of Education and Human Resources Development; Canadian Pulmonary Fibrosis Foundation","keywords":"FLOPS; Pipeline (software); Flip-flop; Power (physics); Computer science; Clock network; Chip; Electronic engineering; Flip chip; Clock signal; Embedded system; Electronic circuit; Engineering; Electrical engineering; CMOS; Clock skew; Parallel computing; Materials science; Physics","score_opus":0.010846038483360524,"score_gpt":0.1975802509786788,"score_spread":0.18673421249531827,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125319116","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9758957,0.0013659053,0.015008139,0.000026104044,0.0062080827,0.00024146747,0.0000013883493,0.00010827092,0.0011449337],"genre_scores_gemma":[0.9984238,0.00014253268,0.0002064204,0.00004296866,0.0010422975,0.0000014715822,0.0000010355902,0.000053826076,0.000085605076],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977877,0.000044702476,0.0010114571,0.00018596317,0.00047862614,0.0004915361],"domain_scores_gemma":[0.9989705,0.00012197386,0.0002610933,0.00024730206,0.00011903997,0.0002800898],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010326338,0.00029638704,0.00063419645,0.00056183053,0.00006146288,0.00012426125,0.00032345304,0.00016510469,0.0000032852274],"category_scores_gemma":[0.0000101165315,0.0002570145,0.00006715271,0.00054381526,0.000024165629,0.0003976666,0.00002187941,0.0004533248,0.00003227361],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033430746,0.00020214843,0.045646112,0.0035591545,0.00076446123,0.0012969235,0.00440112,0.7890688,0.011145365,0.0032262686,0.017279861,0.123075485],"study_design_scores_gemma":[0.019790357,0.004802307,0.4405838,0.019027147,0.00026429273,0.00651085,0.001994782,0.47127306,0.0077740266,0.000078966266,0.024341658,0.003558761],"about_ca_topic_score_codex":0.000051842017,"about_ca_topic_score_gemma":0.0000063750194,"teacher_disagreement_score":0.39493766,"about_ca_system_score_codex":0.0003167587,"about_ca_system_score_gemma":0.00008646417,"threshold_uncertainty_score":0.9999882},"labels":[],"label_agreement":null},{"id":"W2125514963","doi":"10.5555/2016802.2016844","title":"Design and analysis of metastable-hardened flip-flops in sub-threshold region","year":2011,"lang":"en","type":"article","venue":"International Symposium on Low Power Electronics and Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Metastability; FLOPS; Spice; Transconductance; Flip-flop; Inverter; Electronic engineering; Threshold voltage; Asynchronous communication; Power (physics); Reduction (mathematics); Transistor; Computer science; Voltage; CMOS; Topology (electrical circuits); Electrical engineering; Engineering; Physics; Mathematics; Parallel computing; Telecommunications","score_opus":0.014831967875704,"score_gpt":0.2059437841799641,"score_spread":0.19111181630426008,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125514963","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6169893,0.0026473713,0.37503695,0.00011998892,0.0004753871,0.00069980137,0.000016749418,0.000167837,0.0038465858],"genre_scores_gemma":[0.99478215,0.0024939876,0.0024738126,0.00006541927,0.000017392254,0.00004623954,0.000015578167,0.000044119522,0.00006127414],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99835795,0.00007295206,0.0004561102,0.00037623712,0.000331428,0.00040531709],"domain_scores_gemma":[0.9993106,0.00013957603,0.00009640316,0.00025942823,0.00009805104,0.00009590558],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00055646966,0.0002870088,0.0004151881,0.0007075595,0.00003948717,0.000054567507,0.0002662063,0.0001315862,0.000052340452],"category_scores_gemma":[0.000012645376,0.00028075042,0.00008352186,0.0005797999,0.00005819836,0.00029362564,0.000035346635,0.00023683587,0.000007731102],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002875722,0.00089225784,0.00972584,0.00011182471,0.0072576106,0.00019913231,0.004935783,0.6879541,0.2598361,0.019907987,0.0025166222,0.0037869574],"study_design_scores_gemma":[0.002020188,0.0010965582,0.006503117,0.00011461274,0.0005303913,0.000035296584,0.000034343164,0.63626856,0.3502458,0.0013636743,0.00092099595,0.00086644985],"about_ca_topic_score_codex":0.000018302802,"about_ca_topic_score_gemma":0.000011084061,"teacher_disagreement_score":0.37779284,"about_ca_system_score_codex":0.00017771899,"about_ca_system_score_gemma":0.000044002554,"threshold_uncertainty_score":0.9999645},"labels":[],"label_agreement":null},{"id":"W2125630634","doi":"10.1109/tcad.2006.883926","title":"Generalized Power-Delay Metrics in Deep Submicron CMOS Designs","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"CMOS; Metric (unit); Set (abstract data type); Computer science; Power (physics); Product (mathematics); Algorithm; Electrical engineering; Mathematics; Engineering; Physics; Programming language","score_opus":0.029103809409067597,"score_gpt":0.22690948213104978,"score_spread":0.19780567272198218,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125630634","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15580977,0.00094037375,0.8397318,0.000004074,0.002138027,0.0008622889,0.000025843829,0.00033307855,0.00015471519],"genre_scores_gemma":[0.9941931,0.00030038753,0.005192238,0.000031787353,0.000060521652,0.00005506374,0.000006528638,0.00010302949,0.000057393387],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99682313,0.00024777203,0.0012734968,0.00049918785,0.00044375952,0.0007126787],"domain_scores_gemma":[0.9983794,0.0005122557,0.00015956044,0.00047102396,0.00024126892,0.00023648102],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0014284839,0.0005553366,0.000835959,0.0016218147,0.00012224315,0.00012788424,0.0003589546,0.00040698465,0.000028433578],"category_scores_gemma":[0.000007832835,0.00051499676,0.00013910279,0.0018018568,0.000086827735,0.00033489376,0.0000018013076,0.00061180786,0.00002587292],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000987091,0.00023559085,0.000076451295,0.00019996017,0.000259703,0.000100373414,0.0010087783,0.8563114,0.098553926,0.00019671059,0.0002951291,0.04266329],"study_design_scores_gemma":[0.0023587935,0.00082165055,0.00019888909,0.00044771688,0.00007378105,0.00018807841,0.0002902551,0.8730885,0.12142482,0.000025572188,0.0002772808,0.0008046928],"about_ca_topic_score_codex":0.00025720903,"about_ca_topic_score_gemma":0.00004456414,"teacher_disagreement_score":0.83838326,"about_ca_system_score_codex":0.00041769067,"about_ca_system_score_gemma":0.00008388417,"threshold_uncertainty_score":0.99973017},"labels":[],"label_agreement":null},{"id":"W2125860136","doi":"10.1109/pesc.2007.4342226","title":"A Quick Capacitor Charge Balance Control Method to Achieve Optimal Dynamic Response for Buck Converters","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Control theory (sociology); Settling time; Transient response; Converters; Buck converter; Capacitor; Controller (irrigation); Computer science; Transient (computer programming); Voltage; Bandwidth (computing); Step response; Electronic engineering; Engineering; Control engineering; Control (management); Electrical engineering","score_opus":0.005598765591844185,"score_gpt":0.25173453298834503,"score_spread":0.24613576739650084,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125860136","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16983545,0.00005135941,0.82685447,0.00037793466,0.00087756023,0.000971456,0.0000726245,0.0005550623,0.00040409196],"genre_scores_gemma":[0.8448674,0.0000044610947,0.15244429,0.00079523516,0.00013791551,0.00015049009,0.000007632955,0.000094280535,0.001498306],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980766,0.00006636812,0.00041915188,0.0003546058,0.00022751286,0.00085576356],"domain_scores_gemma":[0.9985237,0.0006645693,0.00004023144,0.00040055328,0.000081539416,0.00028941082],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0018795297,0.0003278652,0.00040825925,0.00025985835,0.00008200274,0.00004475406,0.00031833816,0.000166206,0.00012552866],"category_scores_gemma":[0.00008193137,0.0003099975,0.00012107151,0.00027889485,0.00003148853,0.00024342278,0.000019387582,0.00020067762,0.00039048132],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.011660377,0.00009514982,0.00039654825,0.00024775355,0.00038279718,0.000042047424,0.0024257447,0.021353807,0.92410135,0.00091243314,0.022837743,0.015544268],"study_design_scores_gemma":[0.003722713,0.00071252626,0.0021375131,0.00003918734,0.000043651646,0.000025037441,0.00018213043,0.91883105,0.052100822,0.000017138327,0.021455465,0.00073276693],"about_ca_topic_score_codex":0.000014431144,"about_ca_topic_score_gemma":0.00001243042,"teacher_disagreement_score":0.89747727,"about_ca_system_score_codex":0.00031172528,"about_ca_system_score_gemma":0.000038468977,"threshold_uncertainty_score":0.9999352},"labels":[],"label_agreement":null},{"id":"W2125915721","doi":"10.1109/7260.993291","title":"Efficient simulation of interconnect networks with frequency-dependent lossy transmission lines","year":2002,"lang":"en","type":"article","venue":"IEEE Microwave and Wireless Components Letters","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Manitoba","funders":"","keywords":"Lossy compression; Moment (physics); Electronic engineering; Transmission line; Electric power transmission; Computation; Interconnection; Computer science; Transmission (telecommunications); Reduction (mathematics); Method of moments (probability theory); Topology (electrical circuits); Algorithm; Mathematics; Engineering; Physics; Electrical engineering; Telecommunications","score_opus":0.012186668721195476,"score_gpt":0.18609769903807424,"score_spread":0.17391103031687877,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2125915721","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.77970374,0.00042093624,0.2192154,0.00007678626,0.00025015287,0.00018951914,0.0000037846028,0.00009557735,0.000044125147],"genre_scores_gemma":[0.99898475,0.00014266862,0.00058385736,0.00012690437,0.0000866142,0.000007734093,0.0000087965245,0.00004985595,0.000008792639],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99887484,0.00003480806,0.0003350098,0.0002464982,0.00020215222,0.00030666625],"domain_scores_gemma":[0.9995424,0.00006797304,0.00006617165,0.00020380763,0.000033920875,0.000085729494],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000833855,0.00026240593,0.00029130807,0.00015526624,0.00006541324,0.000031867123,0.0001435186,0.000089723864,0.000019717092],"category_scores_gemma":[8.4684694e-7,0.0002229612,0.00005347589,0.00015961709,0.000085065956,0.00009467389,0.0000117937625,0.00019923905,0.000009788901],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001732359,0.00002904107,0.00030834996,0.000058440117,0.00003505238,0.000011435072,0.00029616532,0.4854014,0.51004255,0.0000011543548,0.00006288872,0.0037362094],"study_design_scores_gemma":[0.0007500571,0.00005305145,0.00061866414,0.0002477146,0.00002830443,0.000013318314,0.0000105388735,0.81166345,0.18631244,0.0000011714609,0.00005137424,0.00024990347],"about_ca_topic_score_codex":0.000018793762,"about_ca_topic_score_gemma":0.0000035693076,"teacher_disagreement_score":0.3262621,"about_ca_system_score_codex":0.000050160706,"about_ca_system_score_gemma":0.000002298951,"threshold_uncertainty_score":0.9092094},"labels":[],"label_agreement":null},{"id":"W2126005511","doi":"10.1109/iscas.2005.1465115","title":"A Mathematical Programming Approach to Designing MOS Current-Mode Logic Circuits","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Power–delay product; Electronic engineering; CMOS; Computer science; Current-mode logic; Electronic circuit; Logic gate; Logic synthesis; Power (physics); Integrated circuit design; Electrical engineering; Engineering; Adder","score_opus":0.029469726274305975,"score_gpt":0.2591086329350217,"score_spread":0.2296389066607157,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126005511","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01972682,0.00024350923,0.94293064,0.000041831387,0.00015146057,0.00074747,0.0000012961423,0.0014306918,0.03472628],"genre_scores_gemma":[0.75687873,0.000008415257,0.24237001,0.000064365486,0.00020871573,0.0002242637,0.000004833585,0.00006558821,0.00017507638],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982956,0.00002043731,0.00036739488,0.00031294647,0.00031692733,0.00068671856],"domain_scores_gemma":[0.9993066,0.000045882432,0.000022395909,0.00034552248,0.00003724579,0.00024230657],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00025666904,0.0002921899,0.00028383455,0.00018015681,0.00007721499,0.0001123547,0.0003181148,0.000097736585,0.00009464299],"category_scores_gemma":[0.00003286982,0.0002557169,0.00007132707,0.00042587938,0.000024661422,0.00034029168,0.00004930132,0.00027095573,0.0012900928],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000075943653,0.0005929697,0.00026425443,0.00090017327,0.00010541828,0.000006928978,0.0048332736,0.23244235,0.013994102,0.021452533,0.00757832,0.7178221],"study_design_scores_gemma":[0.0007055532,0.00008717826,0.00009166697,0.00016961314,0.00005203762,0.0000609285,0.00023033503,0.9558458,0.0200661,0.00075108896,0.020842673,0.0010970568],"about_ca_topic_score_codex":0.0000013012839,"about_ca_topic_score_gemma":0.0000010490838,"teacher_disagreement_score":0.7371519,"about_ca_system_score_codex":0.00015401361,"about_ca_system_score_gemma":0.000020679061,"threshold_uncertainty_score":0.9999895},"labels":[],"label_agreement":null},{"id":"W2126045600","doi":"10.1109/iscas.1999.780140","title":"Multi-point multi-port reduction of high-speed distributed interconnects using Krylov-space techniques","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Interconnection; Reduction (mathematics); Model order reduction; Discretization; Port (circuit theory); Signal integrity; Point (geometry); Transmission (telecommunications); Krylov subspace; Electronic engineering; Parallel computing; Iterative method; Algorithm; Telecommunications; Engineering; Mathematics","score_opus":0.02098917908725463,"score_gpt":0.24323753568015966,"score_spread":0.22224835659290504,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126045600","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4868713,0.00006993568,0.5108399,0.00001690231,0.0005813924,0.00037663596,0.000016214917,0.0008561661,0.00037158089],"genre_scores_gemma":[0.8227888,0.000038813647,0.17688516,0.0000066055436,0.000040541952,0.000012213425,0.000024151012,0.000068257614,0.00013549844],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985225,0.000049634382,0.00053594785,0.00028016383,0.0001852378,0.00042649792],"domain_scores_gemma":[0.999125,0.000026325679,0.00010684521,0.00048011183,0.00014999803,0.000111715206],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031095496,0.00033232055,0.00040388314,0.00026876963,0.00006207882,0.000032452626,0.00018161177,0.00020705545,0.00014013288],"category_scores_gemma":[0.000084529536,0.00031917525,0.00009556832,0.0005067004,0.00008054069,0.0004990407,0.000035995537,0.0002544841,0.000027786846],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001808429,0.0002045437,0.0006622613,0.00014807511,0.00010797684,0.000009711015,0.0005392695,0.015607812,0.9802322,0.00066561665,0.0009938771,0.0008106062],"study_design_scores_gemma":[0.0007134368,0.00006917785,0.0006386475,0.00010641162,0.00003646934,0.000057725552,0.0003393533,0.06982802,0.9273573,0.00002959209,0.00041528392,0.00040856085],"about_ca_topic_score_codex":0.00018035206,"about_ca_topic_score_gemma":0.000018141349,"teacher_disagreement_score":0.33591747,"about_ca_system_score_codex":0.0002931437,"about_ca_system_score_gemma":0.000038971026,"threshold_uncertainty_score":0.99992603},"labels":[],"label_agreement":null},{"id":"W2126091841","doi":"10.1109/iscas.2007.378584","title":"Multi-level Order Reduction with Nonlinear Port Constraints","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Reduction (mathematics); Krylov subspace; Model order reduction; Nonlinear system; Computer science; Transformation (genetics); Congruence (geometry); Singular value decomposition; Subspace topology; Dimensionality reduction; Interconnection; Algorithm; Mathematical optimization; Mathematics; Iterative method; Artificial intelligence; Telecommunications","score_opus":0.019822999960920462,"score_gpt":0.23128460619866092,"score_spread":0.21146160623774046,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126091841","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35057703,0.000034836565,0.62292314,0.000030083735,0.0006247207,0.0002577096,0.000007004312,0.000823125,0.024722349],"genre_scores_gemma":[0.74101424,0.000010856138,0.25730404,0.00004128253,0.00012787164,0.000004396074,0.000012147699,0.000041411426,0.0014437392],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991325,0.0000035734822,0.00020632958,0.00016152869,0.00017059725,0.00032545024],"domain_scores_gemma":[0.99958694,0.000011285849,0.000020450594,0.00020069815,0.00008673656,0.000093897506],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021122675,0.00016104867,0.00012566967,0.00011636762,0.000042237178,0.000018656845,0.000086529886,0.00008575881,0.0003005459],"category_scores_gemma":[0.0000065605313,0.00013036073,0.000019681487,0.00030022333,0.000088059125,0.0002176018,0.000008964462,0.00015912937,0.0002484874],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003199595,0.00084007846,0.013769399,0.00045629957,0.0009311658,0.0005333158,0.0031192366,0.06610794,0.38195193,0.0011173929,0.022914357,0.5079389],"study_design_scores_gemma":[0.008619886,0.00054513215,0.08431365,0.00022847654,0.00014217588,0.001431424,0.002519747,0.3220871,0.5401729,0.000021268543,0.03683017,0.0030880729],"about_ca_topic_score_codex":0.000010221834,"about_ca_topic_score_gemma":0.000024415074,"teacher_disagreement_score":0.50485086,"about_ca_system_score_codex":0.0000617532,"about_ca_system_score_gemma":0.00003399596,"threshold_uncertainty_score":0.5315956},"labels":[],"label_agreement":null},{"id":"W2126115306","doi":"10.1109/ccece.2011.6030428","title":"Mapping the AWE-RLC model into a simple RC circuit with its application to buffer insertion","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"RLC circuit; Simple (philosophy); Equivalent circuit; Computer science; Interconnection; Buffer (optical fiber); Electronic engineering; Electronic circuit; Network analysis; Engineering; Telecommunications; Electrical engineering; Voltage; Capacitor","score_opus":0.033988920241806844,"score_gpt":0.19496506755918733,"score_spread":0.16097614731738047,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126115306","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32914302,0.00003179405,0.66089547,0.000063084226,0.000037766327,0.00046111434,8.5374165e-7,0.00038765187,0.00897923],"genre_scores_gemma":[0.9960461,0.000008833445,0.0030812847,0.00028542362,0.000046702593,0.00029798722,0.000004595834,0.00004708842,0.00018196022],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991644,0.0000097778575,0.00018535728,0.00020282397,0.00017735302,0.00026028237],"domain_scores_gemma":[0.999416,0.000010782528,0.000022329636,0.00040776606,0.00006304858,0.00008010849],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014767535,0.00016590994,0.00011686077,0.00010990214,0.00009365142,0.000027694847,0.0002495358,0.00006476219,0.000052979518],"category_scores_gemma":[0.000005535728,0.000112895395,0.000023757253,0.0003834883,0.0000143272,0.00030690362,0.00003250271,0.00012076113,0.00041256947],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008280606,0.0001231516,0.0034307702,0.00033601242,0.00018819931,0.0000036770214,0.03793316,0.5407937,0.34749258,0.019172525,0.006123268,0.044320125],"study_design_scores_gemma":[0.000257913,0.000056495574,0.006156142,0.000025519646,0.000013954232,0.0000044700146,0.00024425567,0.94081527,0.048515514,0.001857316,0.0017150396,0.00033808665],"about_ca_topic_score_codex":0.00010303738,"about_ca_topic_score_gemma":0.00010414134,"teacher_disagreement_score":0.6669031,"about_ca_system_score_codex":0.0001012774,"about_ca_system_score_gemma":0.000018892315,"threshold_uncertainty_score":0.53028834},"labels":[],"label_agreement":null},{"id":"W2126241630","doi":"10.1109/ccece.2007.411","title":"Low-Voltage Single-Phase Clocked Quasi-Adiabatic Pass-Gate Logic","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Adiabatic circuit; Logic gate; Pass transistor logic; Logic family; Logic level; Adder; CMOS; Electronic engineering; Voltage; Electrical engineering; Low-power electronics; Adiabatic process; Computer science; Resistor–transistor logic; AND-OR-Invert; Logic synthesis; Power (physics); Engineering; Physics; Transistor","score_opus":0.015041115852986496,"score_gpt":0.23808642014540424,"score_spread":0.22304530429241773,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126241630","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6640905,0.00020168227,0.30311885,0.000046804053,0.0010506712,0.0003696851,0.0000067344467,0.0016119224,0.029503122],"genre_scores_gemma":[0.9946635,0.000027592841,0.0034013274,0.00028462286,0.00023940978,0.000015854792,0.000019074532,0.00009549654,0.0012531539],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99796396,0.000017342125,0.000533324,0.00030761972,0.0003175521,0.0008601702],"domain_scores_gemma":[0.9989679,0.00014377476,0.00005013627,0.0005184598,0.000052606767,0.00026710748],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00048204177,0.00036313606,0.00033722087,0.00028137697,0.000089432506,0.00007536,0.00030851856,0.00018673242,0.0006946962],"category_scores_gemma":[0.00004613137,0.00032766836,0.0001048265,0.0005181419,0.00006770535,0.00036394162,0.000037457514,0.00028602267,0.0015648986],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019694873,0.0024301847,0.0014334229,0.0009773823,0.00043152127,0.0010142509,0.002551786,0.02074068,0.79683053,0.009309958,0.028081037,0.1360023],"study_design_scores_gemma":[0.00772116,0.001673652,0.0021809659,0.00023578212,0.00014642914,0.00009177817,0.0005511521,0.25361583,0.6889928,0.0015098098,0.04039905,0.0028816157],"about_ca_topic_score_codex":0.00001450276,"about_ca_topic_score_gemma":0.00004052451,"teacher_disagreement_score":0.33057293,"about_ca_system_score_codex":0.00021190883,"about_ca_system_score_gemma":0.000021022675,"threshold_uncertainty_score":0.9999175},"labels":[],"label_agreement":null},{"id":"W2126607849","doi":"10.1109/iscas.2007.378156","title":"Variability in VLSI Circuits: Sources and Design Considerations","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; CMOS; Process variation; Computer science; Integrated circuit design; Electronic circuit; Process (computing); Circuit design; Architecture; Computer architecture; Electronic engineering; Engineering; Electrical engineering; Embedded system","score_opus":0.016515502436003544,"score_gpt":0.21219762797136,"score_spread":0.19568212553535644,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126607849","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44042036,0.00012269829,0.5426625,0.00004534862,0.00015053312,0.00027104482,0.0000013252479,0.00034208517,0.01598412],"genre_scores_gemma":[0.9900579,0.000017837288,0.009722163,0.00007942677,0.000034184966,0.00001062441,8.866959e-7,0.000016748547,0.000060269005],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99920213,0.00004091929,0.0002505015,0.00015409928,0.000092056966,0.000260314],"domain_scores_gemma":[0.99913013,0.00059216376,0.000011317612,0.0001725386,0.000022616956,0.00007123036],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013135133,0.00011715973,0.00013210191,0.00013000453,0.0000508037,0.00004421748,0.000048208916,0.000081536986,0.0002074188],"category_scores_gemma":[0.00011805105,0.00011227243,0.000013239684,0.0001820317,0.000047816942,0.00022880798,0.000012631413,0.00013103212,0.000031346215],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004898542,0.00055365975,0.36325532,0.00070571626,0.00030767755,0.000271522,0.022532037,0.28348154,0.16043383,0.07690606,0.018678645,0.07282499],"study_design_scores_gemma":[0.0036683693,0.00022857173,0.34634745,0.00012077817,0.00006810565,0.00017973891,0.0012152841,0.36245054,0.2461862,0.031896632,0.0054048267,0.0022334924],"about_ca_topic_score_codex":0.000021489297,"about_ca_topic_score_gemma":0.00008011993,"teacher_disagreement_score":0.5496375,"about_ca_system_score_codex":0.000062278465,"about_ca_system_score_gemma":0.000020843485,"threshold_uncertainty_score":0.45783368},"labels":[],"label_agreement":null},{"id":"W2126617044","doi":"10.1109/isqed.2009.4810325","title":"Timing yield estimation of digital circuits using a control variate technique","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Quantile; Latin hypercube sampling; Estimator; Monte Carlo method; Computer science; Algorithm; Sampling (signal processing); Control variates; Process variation; Random variate; Process (computing); Statistics; Random variable; Mathematics; Markov chain Monte Carlo; Hybrid Monte Carlo; Detector","score_opus":0.017974612148660283,"score_gpt":0.22309012606942685,"score_spread":0.20511551392076657,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126617044","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07549342,0.000024508112,0.9147403,0.000012844205,0.000077344994,0.000259963,0.0000044749745,0.00039298678,0.00899411],"genre_scores_gemma":[0.98949116,0.0000016683637,0.0103986915,0.000026245596,0.000028087037,0.000006707004,0.0000023962584,0.00001849547,0.000026522303],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993243,0.000004589448,0.00025157808,0.00010135742,0.00012626838,0.0001919033],"domain_scores_gemma":[0.99968344,0.000043019292,0.00003727729,0.00016579547,0.000030879204,0.00003959094],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010805899,0.00012529817,0.00017327142,0.00013173667,0.000028430033,0.000041919826,0.00009630161,0.000082801605,0.00004428149],"category_scores_gemma":[0.000034098877,0.00012198372,0.00003906524,0.00018903834,0.000012577697,0.0005478483,0.0000057348884,0.00009163325,0.000015714702],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000061724904,0.000036828274,0.0002066329,0.000065995664,0.000037584527,0.000006381114,0.00018466814,0.63005215,0.3354345,0.00085799984,0.00017484678,0.032936223],"study_design_scores_gemma":[0.00025738782,0.000058338865,0.00048366172,0.00008294666,0.000019981426,0.00001765556,0.00000635172,0.8919437,0.106432684,0.00050655816,0.000016033711,0.00017473797],"about_ca_topic_score_codex":0.000004864612,"about_ca_topic_score_gemma":2.769814e-7,"teacher_disagreement_score":0.91399777,"about_ca_system_score_codex":0.000054356955,"about_ca_system_score_gemma":0.000015821592,"threshold_uncertainty_score":0.49743518},"labels":[],"label_agreement":null},{"id":"W2126836781","doi":"10.1109/acssc.1994.471513","title":"Circuit driven delay optimization of EMODL carry lookahead adders","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Adder; Domino logic; Domino; Computer science; Carry (investment); Critical path method; CMOS; Transistor; Tree (set theory); Minification; Logic synthesis; Sizing; Path (computing); Logic gate; Parallel computing; Algorithm; Arithmetic; Electronic engineering; Mathematics; Electrical engineering; Engineering; Logic family; Computer network; Combinatorics","score_opus":0.014901429270536278,"score_gpt":0.17566832781580446,"score_spread":0.16076689854526818,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126836781","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11960269,0.0006470377,0.70287895,0.00006658557,0.0007844938,0.0004242958,0.000011906979,0.0010442631,0.17453979],"genre_scores_gemma":[0.99215806,0.00014307234,0.0067643323,0.00003379413,0.000051824914,0.000009509725,0.000007118898,0.000043109016,0.0007891926],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992188,0.000010829069,0.00023697261,0.00013166358,0.00017249175,0.00022923548],"domain_scores_gemma":[0.9995862,0.000023321265,0.000026869775,0.00025515605,0.00004409116,0.00006431839],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000049757156,0.00013820024,0.000165251,0.00013231083,0.000028324404,0.000014192633,0.0001465373,0.000092567985,0.0020273624],"category_scores_gemma":[0.0000062713802,0.00013763821,0.00004931682,0.00024132825,0.00003148537,0.00025867912,0.000013314671,0.00009490218,0.0001820847],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.841494e-7,0.00001576181,0.0004877951,0.00004165509,0.000035892182,0.0000030312829,0.0004185019,0.9870116,0.0015294534,0.00013762036,0.0077389143,0.0025787558],"study_design_scores_gemma":[0.0003134124,0.000033677632,0.00014046794,0.00002080136,0.000017752422,0.0000056093213,0.000050806306,0.99246323,0.006033311,0.000011935555,0.0007197843,0.00018918491],"about_ca_topic_score_codex":0.000011299633,"about_ca_topic_score_gemma":0.000005165246,"teacher_disagreement_score":0.8725554,"about_ca_system_score_codex":0.0000557913,"about_ca_system_score_gemma":0.0000064631286,"threshold_uncertainty_score":0.9988849},"labels":[],"label_agreement":null},{"id":"W2126944111","doi":"10.1109/ismvl.1992.186784","title":"Towards the realization of 4-valued CMOS circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"CMOS; Multiplexer; Variable (mathematics); Computer science; Realization (probability); Multivariable calculus; Electronic circuit; Table (database); Component (thermodynamics); Algorithm; Computer engineering; Electronic engineering; Arithmetic; Mathematics; Multiplexing; Electrical engineering; Engineering; Data mining; Control engineering; Telecommunications; Statistics","score_opus":0.017403511570540486,"score_gpt":0.20801073515988433,"score_spread":0.19060722358934384,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2126944111","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.127133,0.00029669335,0.42958266,0.000028807906,0.0007567777,0.00036832198,0.0000036628542,0.00046517712,0.44136488],"genre_scores_gemma":[0.99902475,0.000048605085,0.00039338472,0.00004363598,0.000023580726,0.000010449513,0.000002599281,0.000021645254,0.00043135675],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994297,0.00002538575,0.00016952169,0.00007390847,0.00015686601,0.00014462291],"domain_scores_gemma":[0.9996515,0.000016211798,0.000019265482,0.00024627027,0.00004053407,0.000026213012],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020265889,0.00008586252,0.00009583736,0.000044293472,0.000029749262,0.000011955194,0.00011842232,0.000047857033,0.00026822757],"category_scores_gemma":[0.000034194694,0.0000587996,0.000028578013,0.00027066199,0.000021448497,0.00010696317,0.0000058794444,0.000057738827,0.00005190617],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006578764,0.00009544085,0.0035670989,0.0003862598,0.0002331623,0.0000055557284,0.004497503,0.12341721,0.05340379,0.7270811,0.053595398,0.033710886],"study_design_scores_gemma":[0.0013935034,0.00013103071,0.012075855,0.00007559049,0.00008314228,0.000030437846,0.00042213587,0.105326705,0.8279747,0.004739257,0.047000635,0.0007470268],"about_ca_topic_score_codex":0.000015130652,"about_ca_topic_score_gemma":0.000003847849,"teacher_disagreement_score":0.87189174,"about_ca_system_score_codex":0.000030477682,"about_ca_system_score_gemma":0.000021349462,"threshold_uncertainty_score":0.29369038},"labels":[],"label_agreement":null},{"id":"W2127080159","doi":"10.1109/isvlsi.2008.102","title":"Energy Recovery from High-Frequency Clocks Using DC-DC Converters","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Electrical engineering; Converters; Clock rate; Charge pump; Clock network; Boost converter; Capacitor; Electronic engineering; Computer science; Power (physics); CPU multiplier; Buck converter; Voltage; Forward converter; Chip; Clock signal; Synchronous circuit; Engineering; Physics; Electronic circuit","score_opus":0.013329159282245743,"score_gpt":0.179420149022846,"score_spread":0.16609098974060027,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127080159","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8394732,0.00038757353,0.14873256,0.000025390395,0.002047456,0.00008041674,0.000019477211,0.00080217724,0.008431756],"genre_scores_gemma":[0.9864189,0.00044014523,0.01177296,0.00029954404,0.00029856502,0.000010193808,0.000035291414,0.00008633333,0.0006380817],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99861234,0.000024006033,0.00035107584,0.00029887276,0.00024833463,0.0004653506],"domain_scores_gemma":[0.9992537,0.00006450014,0.000038509592,0.00046734564,0.00003805225,0.0001378936],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00005479281,0.000296357,0.00030995693,0.00016287832,0.000112973175,0.00003289911,0.00026559058,0.00018264186,0.0009790853],"category_scores_gemma":[0.0000069979346,0.0002917627,0.00008952292,0.0002606041,0.00006132529,0.0005646554,0.00003567808,0.00017158428,0.00025580171],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009712927,0.00021047864,0.02600405,0.00013654424,0.0013292884,0.000907306,0.0017812189,0.12972787,0.7331549,0.0029369423,0.07018889,0.033525415],"study_design_scores_gemma":[0.003253161,0.00021144073,0.009354339,0.0001716477,0.00014991942,0.00018681244,0.00013602283,0.5165099,0.4535639,0.0021637056,0.011444149,0.0028550117],"about_ca_topic_score_codex":0.0024448147,"about_ca_topic_score_gemma":0.00005819544,"teacher_disagreement_score":0.38678202,"about_ca_system_score_codex":0.00023841028,"about_ca_system_score_gemma":0.00005355114,"threshold_uncertainty_score":0.99995345},"labels":[],"label_agreement":null},{"id":"W2127599966","doi":"10.1145/2228360.2228390","title":"Incremental power grid verification","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Grid; Context (archaeology); Key (lock); Power (physics); Formal verification; Construct (python library); Runtime verification; Iterative method; Port (circuit theory); Power grid; Distributed computing; Algorithm; Electronic engineering; Engineering","score_opus":0.007849072261300837,"score_gpt":0.1901918339375433,"score_spread":0.18234276167624247,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127599966","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89034456,0.00021779344,0.004618887,0.000026411912,0.0018321371,0.00012412887,0.000003110759,0.00062200945,0.10221097],"genre_scores_gemma":[0.9978622,0.000017937504,0.0016046459,0.00005616264,0.00019163385,0.000013151612,0.0000087723865,0.000022227734,0.00022327686],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994812,0.000005891924,0.00010800468,0.000060014467,0.00011019325,0.00023470158],"domain_scores_gemma":[0.9997355,0.0000075767243,0.000008458212,0.00017009511,0.0000094984125,0.00006889953],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00011061507,0.00008542475,0.00006009956,0.00004821522,0.00002739122,0.000014380572,0.00008036764,0.00004071361,0.001113888],"category_scores_gemma":[0.000003180401,0.00007793001,0.000019692892,0.00009720917,0.000010690775,0.00045016457,0.000012020181,0.00006429311,0.0019541187],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023201033,0.00023394615,0.07197321,0.00010229312,0.00015926582,0.0000024944377,0.0026906265,0.0016930753,0.57626116,0.011366208,0.32405338,0.011441117],"study_design_scores_gemma":[0.00065388397,0.000058832324,0.17715743,0.0000148786285,0.000022042868,0.000016520162,0.00027286756,0.0067282273,0.5715942,0.00002268851,0.24278732,0.00067113695],"about_ca_topic_score_codex":0.000004993823,"about_ca_topic_score_gemma":7.225737e-7,"teacher_disagreement_score":0.10751764,"about_ca_system_score_codex":0.00006916876,"about_ca_system_score_gemma":0.00000333174,"threshold_uncertainty_score":0.99979925},"labels":[],"label_agreement":null},{"id":"W2127693127","doi":"10.1109/ias.1991.178097","title":"Input-port control of two-port networks","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Atomic Energy (Canada); Xerox (Canada)","funders":"","keywords":"Port (circuit theory); Computer science; Control (management); Control theory (sociology); Set (abstract data type); Voltage; Engineering; Electronic engineering; Electrical engineering; Artificial intelligence","score_opus":0.008305124333674418,"score_gpt":0.18616595834868477,"score_spread":0.17786083401501035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2127693127","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22164917,0.0017735381,0.52926636,0.00010587969,0.0018314917,0.00061750796,0.000008073111,0.0014923671,0.24325563],"genre_scores_gemma":[0.99723,0.000114783456,0.00095823745,0.00014206253,0.00018651749,0.000016585784,0.0000031478603,0.000044405493,0.0013042918],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989446,0.000009703746,0.0003674197,0.00014447642,0.00018985236,0.00034394284],"domain_scores_gemma":[0.99943703,0.00003643474,0.00003996829,0.00035235132,0.000043038148,0.000091194015],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00015599294,0.00017792237,0.00027942559,0.00009258386,0.000025378982,0.000014237453,0.00018148102,0.00009249582,0.0017322863],"category_scores_gemma":[0.000006517372,0.00016050063,0.00007009504,0.00023423354,0.00003720757,0.00019328047,0.000015074862,0.00016899066,0.00022952935],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013087086,0.00009984132,0.030796476,0.00008276273,0.00024279783,0.000048670227,0.00025006954,0.8701197,0.0034237537,0.001810533,0.0788352,0.014277105],"study_design_scores_gemma":[0.0012288318,0.000052013598,0.0021723735,0.000018177236,0.000030086774,0.000014174675,0.000008941005,0.98591334,0.0031545463,0.000025211313,0.007116494,0.00026583628],"about_ca_topic_score_codex":0.0000134792745,"about_ca_topic_score_gemma":0.0000070878727,"teacher_disagreement_score":0.7755808,"about_ca_system_score_codex":0.000035985846,"about_ca_system_score_gemma":0.000005717597,"threshold_uncertainty_score":0.99918026},"labels":[],"label_agreement":null},{"id":"W2128264388","doi":"10.1145/1278480.1278563","title":"Using negative edge triggered ffs to reduce glitching power in FPGA circuits","year":2007,"lang":"en","type":"article","venue":"Proceedings - ACM IEEE Design Automation Conference","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Electronic circuit; Dissipation; Signal edge; Routing (electronic design automation); Enhanced Data Rates for GSM Evolution; Logic gate; Power (physics); Electronic engineering; Macrocell array; Electrical engineering; Logic synthesis; Computer hardware; Engineering; Embedded system; Algorithm; Logic family; Physics; Telecommunications","score_opus":0.07454332034314884,"score_gpt":0.29713680182728286,"score_spread":0.22259348148413402,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128264388","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6270569,0.000035208916,0.3672094,0.000058177255,0.00066307036,0.00094299146,0.0000038941253,0.0008943901,0.003135973],"genre_scores_gemma":[0.9589927,0.000012844314,0.040523756,0.00009950511,0.00014552372,0.00008098612,0.000002552002,0.00009622057,0.00004586181],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9969411,0.000031988064,0.0009097837,0.0006039191,0.0005759181,0.0009372833],"domain_scores_gemma":[0.99840796,0.00028735553,0.0002044757,0.00032696218,0.00048273994,0.00029053618],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0016832589,0.0005040307,0.000499367,0.0009922356,0.00016754078,0.0003341757,0.0007867631,0.00027691812,0.00008114466],"category_scores_gemma":[0.000842713,0.000562383,0.000066217166,0.0017104405,0.000057221045,0.0016694607,0.00007008948,0.0004971085,0.00017358472],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000737219,0.00006613424,0.00052145263,0.0002101227,0.000048118163,0.00001596894,0.016832495,0.009990109,0.9525678,0.00083632214,0.00093096774,0.017906792],"study_design_scores_gemma":[0.0011221289,0.00013051291,0.008622322,0.0006114977,0.000028168519,0.000038609796,0.00080804655,0.26941907,0.7163592,0.001740158,0.00015335623,0.0009669165],"about_ca_topic_score_codex":0.000025003972,"about_ca_topic_score_gemma":0.0000047209637,"teacher_disagreement_score":0.33193588,"about_ca_system_score_codex":0.0007398143,"about_ca_system_score_gemma":0.00017953363,"threshold_uncertainty_score":0.9996828},"labels":[],"label_agreement":null},{"id":"W2128473621","doi":"10.1109/fpl.2006.311199","title":"Activity Estimation for Field-Programmable Gate Arrays","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":86,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Computer science; Context (archaeology); Power (physics); Estimation; Field (mathematics); Gate array; Embedded system; Reliability engineering; Computer engineering; Engineering; Mathematics; Systems engineering","score_opus":0.006045024678329392,"score_gpt":0.20461650531731276,"score_spread":0.19857148063898336,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128473621","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19056304,0.000021862626,0.79410803,0.00007465252,0.00027424164,0.00029012305,0.0000021426013,0.0006592132,0.014006687],"genre_scores_gemma":[0.95018625,0.0000037871168,0.04846212,0.000021992186,0.00009994013,0.00009228204,0.000010459898,0.000024867848,0.0010983181],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994424,0.0000039250986,0.00011146824,0.00011070728,0.00008186681,0.00024961104],"domain_scores_gemma":[0.999721,0.000053733165,0.000015419873,0.00015898756,0.000022049344,0.000028805449],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000087854285,0.000109954475,0.0001032552,0.00004942484,0.000053728898,0.000046786743,0.00007461577,0.00006724306,0.00006871889],"category_scores_gemma":[0.000008873415,0.00010304644,0.000042033174,0.000109184315,0.0000073102833,0.0003001231,0.000006885428,0.00006399687,0.00007970702],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000040406016,0.000079953024,0.00050509133,0.00029191005,0.000042020663,0.0000025022339,0.00007653463,0.7601732,0.047197226,0.0035498121,0.050670065,0.1373713],"study_design_scores_gemma":[0.00027705706,0.00004647946,0.00035868963,0.000006977394,0.000008388762,0.0000012377046,0.0000030932938,0.7596855,0.23216355,0.0009796475,0.006322209,0.00014717488],"about_ca_topic_score_codex":0.00007103545,"about_ca_topic_score_gemma":0.000041155556,"teacher_disagreement_score":0.75962317,"about_ca_system_score_codex":0.00004195251,"about_ca_system_score_gemma":0.000007562608,"threshold_uncertainty_score":0.42021117},"labels":[],"label_agreement":null},{"id":"W2128521819","doi":"10.1109/icecs.1999.814466","title":"An analytical current, delay, and power model for the submicron CMOS inverter","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Inverter; Waveform; MOSFET; Electronic engineering; CMOS; Power (physics); Transistor; Voltage; Computer science; Semiconductor device modeling; Electrical engineering; Engineering; Physics","score_opus":0.022938743580524543,"score_gpt":0.2528878449001994,"score_spread":0.22994910131967483,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128521819","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2418749,0.0006484972,0.7534152,0.00005356112,0.00034380678,0.0003828447,0.000009533325,0.00021356187,0.0030580927],"genre_scores_gemma":[0.99743414,0.00008404061,0.0019969721,0.0001333721,0.000025964557,0.00003176373,0.000002844438,0.00003558772,0.000255289],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992838,0.000010920397,0.0001521698,0.00016650818,0.00009303894,0.00029357403],"domain_scores_gemma":[0.9995367,0.00004826695,0.000009519122,0.00028036168,0.000029476543,0.000095663105],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017289446,0.00015275006,0.00012082617,0.00005067823,0.000069618116,0.00005984274,0.0001309167,0.000062067855,0.00007980098],"category_scores_gemma":[0.000009752239,0.00010171964,0.000039432944,0.00009162893,0.000042526757,0.00026046,0.000010408708,0.00012647916,0.000025616828],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001625086,0.00052876916,0.020962192,0.00049298204,0.0006586793,0.000010250631,0.0054140086,0.45947224,0.01908796,0.14590472,0.2972531,0.050052576],"study_design_scores_gemma":[0.00033148087,0.00003150349,0.00021698105,0.000004325417,0.000028174063,0.0000062380163,0.00002303038,0.9898709,0.0010990455,0.0002623771,0.007954625,0.00017130788],"about_ca_topic_score_codex":0.000002716282,"about_ca_topic_score_gemma":0.0000128718275,"teacher_disagreement_score":0.75555927,"about_ca_system_score_codex":0.000027472724,"about_ca_system_score_gemma":0.000017171842,"threshold_uncertainty_score":0.41480064},"labels":[],"label_agreement":null},{"id":"W2128615782","doi":"10.1109/iscas.2005.1464831","title":"Parametric Model Order Reduction Technique For Design Optimization","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Orthonormal basis; Model order reduction; Parametric statistics; Singular value decomposition; Basis function; Linear subspace; Computer science; Reduction (mathematics); Mathematical optimization; Algorithm; Transformation (genetics); Applied mathematics; Basis (linear algebra); Mathematics; Mathematical analysis","score_opus":0.019845170582288258,"score_gpt":0.22611351544358504,"score_spread":0.20626834486129678,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128615782","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0004226455,0.00006327131,0.99572515,0.00006369065,0.00012620272,0.00092196406,0.0000016947162,0.000766836,0.0019085644],"genre_scores_gemma":[0.24149628,0.00006913782,0.75729597,0.000020477046,0.000089630914,0.0003881889,0.000008440417,0.000046174344,0.00058572175],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999295,0.000009419103,0.00020212686,0.00015751921,0.00010466868,0.0002312418],"domain_scores_gemma":[0.9996241,0.000028970151,0.000021414311,0.00019043045,0.0000898248,0.00004530021],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002136807,0.000140718,0.00011439389,0.00028701502,0.00005455104,0.000030324329,0.00010137093,0.00012576781,0.00006438834],"category_scores_gemma":[0.000026673233,0.00013604728,0.000031514825,0.0006121953,0.00001204566,0.00044938838,0.0000072088565,0.00008299294,0.000031837455],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008415985,0.000016340478,9.1641783e-7,0.000017365377,0.000009679742,5.6019044e-8,0.000031531457,0.9807045,0.008784335,0.00022074059,0.007254276,0.0029518504],"study_design_scores_gemma":[0.00019937633,0.00003258912,8.039922e-7,0.0000055493006,0.000011124683,0.0000054910115,0.0000052661007,0.86287576,0.13609348,0.00014118574,0.00046412615,0.00016526427],"about_ca_topic_score_codex":0.0000013624046,"about_ca_topic_score_gemma":2.977329e-7,"teacher_disagreement_score":0.24107362,"about_ca_system_score_codex":0.00014316414,"about_ca_system_score_gemma":0.000026112204,"threshold_uncertainty_score":0.5547847},"labels":[],"label_agreement":null},{"id":"W2128947381","doi":"10.1109/tvlsi.2008.917545","title":"Practical Asynchronous Interconnect Network Design","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Asynchronous communication; Clock skew; Computer science; Pipeline (software); Interconnection; Asynchronous system; Design flow; Block (permutation group theory); Asynchronous circuit; Integrated circuit design; Computer architecture; Embedded system; Design space exploration; Skew; Electronic engineering; Synchronous circuit; Engineering; Clock signal; Computer network; Jitter; Telecommunications","score_opus":0.02544457164438078,"score_gpt":0.23704163308622728,"score_spread":0.2115970614418465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2128947381","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017514257,0.00025634217,0.97120816,0.000068773064,0.0074290405,0.0009506383,0.000052218595,0.0012351903,0.0012853805],"genre_scores_gemma":[0.99018884,0.00030966618,0.0075593754,0.0000836022,0.0005634613,0.00040512747,0.000019144934,0.00013829995,0.00073247135],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969001,0.0003402127,0.0008647606,0.0005186228,0.0005641993,0.00081213715],"domain_scores_gemma":[0.9983814,0.0004088804,0.00011377449,0.0006635375,0.00018040775,0.00025202482],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0006842877,0.0005467222,0.0005758047,0.0003416898,0.0005421336,0.0001526396,0.0002784724,0.0004057978,0.0002770552],"category_scores_gemma":[0.00001799754,0.0005152707,0.0002497291,0.0006866178,0.000099506564,0.0011027016,0.0000020258858,0.00092545047,0.0012981639],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015353905,0.00031987161,0.00003124879,0.000092925366,0.00023640115,0.000082144295,0.0014367398,0.9682564,0.0030689593,0.00016898762,0.024032898,0.0021198452],"study_design_scores_gemma":[0.0012453543,0.00052350404,0.000062377614,0.00041255713,0.000111031746,0.0007352482,0.0006950269,0.9424744,0.045543365,0.0000206275,0.007264725,0.00091173686],"about_ca_topic_score_codex":0.000045766315,"about_ca_topic_score_gemma":0.000113404196,"teacher_disagreement_score":0.9726746,"about_ca_system_score_codex":0.00058700243,"about_ca_system_score_gemma":0.00014176687,"threshold_uncertainty_score":0.9997299},"labels":[],"label_agreement":null},{"id":"W2129128599","doi":"10.1109/mwscas.2006.381828","title":"Reference-Based Clock Distribution Architectures","year":2006,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Clock skew; Digital clock manager; Clock domain crossing; Clock gating; CPU multiplier; Computer science; Timing failure; Clock drift; Skew; Clock synchronization; Synchronous circuit; Synchronizing; Clock signal; Computer hardware; Electronic engineering; Synchronization (alternating current); Engineering; Jitter; Transmission (telecommunications); Telecommunications","score_opus":0.010746845393427075,"score_gpt":0.1912299290233618,"score_spread":0.18048308362993473,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129128599","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94553584,0.0001545963,0.021263616,0.00014789656,0.00022494854,0.00027194712,0.000044351433,0.0012410289,0.031115772],"genre_scores_gemma":[0.99864036,0.00001035349,0.0007893201,0.00003242805,0.00017919722,0.000070817485,0.000086048254,0.000035895704,0.00015555463],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99871445,0.0000038938124,0.0002741673,0.00027855104,0.0002629703,0.00046595297],"domain_scores_gemma":[0.99951786,0.000020803305,0.000050381772,0.00013183232,0.00019049858,0.000088598885],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00011053791,0.00027294512,0.00021134259,0.00010766632,0.000102841914,0.0001621413,0.00029650258,0.00014997846,0.00011760745],"category_scores_gemma":[0.000023731242,0.0002563227,0.00004741378,0.0003081505,0.00008712139,0.00016602056,0.000025200823,0.00031013112,0.00015139244],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000282245,0.00040979608,0.09882198,0.0024102558,0.00015341093,0.00003230391,0.0017292163,0.02874424,0.35929704,0.28088495,0.18218066,0.045053937],"study_design_scores_gemma":[0.002138467,0.00033582535,0.100894876,0.00048980594,0.00009549806,0.0000338169,0.00018242725,0.3642954,0.41940737,0.01661632,0.09327476,0.0022354599],"about_ca_topic_score_codex":0.000029902058,"about_ca_topic_score_gemma":0.000008406218,"teacher_disagreement_score":0.33555114,"about_ca_system_score_codex":0.00011442741,"about_ca_system_score_gemma":0.000054278702,"threshold_uncertainty_score":0.9999889},"labels":[],"label_agreement":null},{"id":"W2129444536","doi":"10.1109/mt.1993.263137","title":"Dynamic reconfiguration schemes for mega bit BiCMOS SRAMs","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Control reconfiguration; Static random-access memory; BiCMOS; Chip; Embedded system; Computer science; System on a chip; Electronic engineering; Engineering; Computer hardware; Transistor; Electrical engineering; Telecommunications","score_opus":0.013979605743268774,"score_gpt":0.19567973958143614,"score_spread":0.18170013383816735,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129444536","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39536202,0.0012658234,0.49813813,0.00075665384,0.0023905644,0.0016453761,0.000029405244,0.0034335733,0.09697845],"genre_scores_gemma":[0.98161507,0.00011763294,0.012198972,0.00007474966,0.00006956329,0.00010592685,0.00001976074,0.000054018885,0.005744287],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992191,0.000005612499,0.00021941363,0.0001656359,0.000107249725,0.0002829833],"domain_scores_gemma":[0.9996096,0.00004144764,0.000020751537,0.00023321365,0.000037924525,0.000057052177],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00008500853,0.00015800665,0.00014098115,0.00010977701,0.00006155103,0.000054009834,0.00012910755,0.00009794615,0.00120877],"category_scores_gemma":[0.000016993316,0.00014570958,0.00005659048,0.00018278915,0.000015846921,0.0003633393,0.000006807987,0.00008744856,0.0005148474],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003919726,0.00019584839,0.00056018267,0.00079942355,0.00041217,0.000009789494,0.0015391121,0.031375468,0.25247213,0.008388186,0.2230922,0.4811163],"study_design_scores_gemma":[0.00041850389,0.000052308893,0.000076896664,0.000015972337,0.000012056834,0.0000040943264,0.000025988933,0.8809865,0.038737517,0.00010130326,0.079321906,0.0002469481],"about_ca_topic_score_codex":0.0000031039128,"about_ca_topic_score_gemma":0.000013664195,"teacher_disagreement_score":0.84961104,"about_ca_system_score_codex":0.00008032346,"about_ca_system_score_gemma":0.0000043884743,"threshold_uncertainty_score":0.99970424},"labels":[],"label_agreement":null},{"id":"W2129745413","doi":"10.1109/iscas.2005.1464520","title":"Concentrator Access Networks for Programmable Logic Cores on SoCs","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Concentrator; Programmable logic device; Computer science; Simple programmable logic device; Programmable logic array; Programmable Array Logic; Logic synthesis; Erasable programmable logic device; Logic gate; Embedded system; Computer architecture; Telecommunications; Logic family","score_opus":0.0233523821031484,"score_gpt":0.2636184932602388,"score_spread":0.24026611115709037,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129745413","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27160087,0.0019850794,0.6541926,0.00088102807,0.0032195055,0.004445137,0.000027459295,0.0055297837,0.058118515],"genre_scores_gemma":[0.99250144,0.00009629998,0.005630196,0.00051309244,0.00051901076,0.00018499476,0.000015642676,0.000049534123,0.0004897668],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99898756,0.0000067469373,0.00019601783,0.00017919297,0.00011814961,0.0005123464],"domain_scores_gemma":[0.9995709,0.0000655968,0.000023232615,0.00020828558,0.000037788534,0.00009419817],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000104507264,0.00018461767,0.00016956996,0.00004197093,0.000071795665,0.00013967851,0.0002714608,0.00010816597,0.00028643062],"category_scores_gemma":[0.000008221171,0.00015136835,0.000056211302,0.00015317685,0.00003093618,0.00035047784,0.000020565547,0.00012536379,0.000106768566],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000060128623,0.00008857352,0.0016667951,0.00009218757,0.000078407546,0.0000033541924,0.000077978824,0.77494055,0.000361004,0.011713779,0.16598491,0.044932313],"study_design_scores_gemma":[0.0008778869,0.00016107754,0.0004008475,0.000025649408,0.000017073013,0.0000019556135,0.000020419673,0.8663641,0.014722816,0.00017988277,0.116867766,0.0003605144],"about_ca_topic_score_codex":0.0000031456832,"about_ca_topic_score_gemma":0.000013341762,"teacher_disagreement_score":0.7209006,"about_ca_system_score_codex":0.000091927104,"about_ca_system_score_gemma":0.00001589518,"threshold_uncertainty_score":0.61726224},"labels":[],"label_agreement":null},{"id":"W2129774788","doi":"10.1002/cta.779","title":"Low power Wallace multiplier design based on wide counters","year":2011,"lang":"en","type":"article","venue":"International Journal of Circuit Theory and Applications","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Multiplier (economics); Computer science; Field-programmable gate array; Booth's multiplication algorithm; Critical path method; Dynamic demand; Arithmetic; Electronic engineering; Power (physics); Adder; Computer hardware; Mathematics; CMOS; Engineering","score_opus":0.013611040051187788,"score_gpt":0.21191653738970292,"score_spread":0.19830549733851513,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129774788","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.018425474,0.000094414325,0.97275865,0.00003767546,0.00036623466,0.00017771313,0.000012132287,0.00005360395,0.008074089],"genre_scores_gemma":[0.9986593,0.000054232038,0.0006306388,0.00038325647,0.0001165546,0.00003488269,0.0000023383616,0.000026399008,0.00009238102],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9991255,0.000049511695,0.0003143128,0.00010720608,0.00027268735,0.00013082208],"domain_scores_gemma":[0.9990772,0.0003665585,0.000115620314,0.00015716236,0.00019077524,0.00009270859],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005834041,0.00013372624,0.00012872422,0.00020795762,0.000049487746,0.00004021578,0.00038827772,0.000057239984,0.00025229936],"category_scores_gemma":[0.000038404512,0.00012036758,0.00006620492,0.00008463559,0.000059693033,0.00022243788,0.00001079115,0.00019497583,0.000060749484],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014431983,0.0012898324,0.0028798839,0.00008779266,0.0013692713,0.0001318538,0.0062022028,0.12547389,0.035763077,0.7449743,0.0069169994,0.07346772],"study_design_scores_gemma":[0.01373662,0.0017047989,0.030485405,0.0015495847,0.0005082498,0.0008773846,0.001754385,0.048554607,0.269451,0.5004629,0.1275575,0.0033575683],"about_ca_topic_score_codex":5.379157e-7,"about_ca_topic_score_gemma":2.5409415e-7,"teacher_disagreement_score":0.98023385,"about_ca_system_score_codex":0.00011429037,"about_ca_system_score_gemma":0.000036308767,"threshold_uncertainty_score":0.49084476},"labels":[],"label_agreement":null},{"id":"W2129897591","doi":"10.1109/tvlsi.2004.842901","title":"POMR: a power-aware interconnect optimization methodology","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Context (archaeology); Very-large-scale integration; Interconnection; Routing (electronic design automation); Power optimization; Power (physics); Process variation; Dynamic demand; Chip; Sizing; Reliability engineering; Power consumption; Embedded system; Process (computing); Computer network; Engineering; Telecommunications","score_opus":0.02021337781904257,"score_gpt":0.24371657513193598,"score_spread":0.22350319731289342,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129897591","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01575405,0.00027462354,0.9740646,0.00013711424,0.0056837946,0.0007289783,0.00015999284,0.0012189827,0.0019778635],"genre_scores_gemma":[0.9884579,0.00015606004,0.00947469,0.00012796359,0.00027683293,0.00030901816,0.000050070714,0.00012903166,0.0010184301],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99718094,0.0003850767,0.00089547905,0.0005168821,0.00041469306,0.0006069109],"domain_scores_gemma":[0.9985833,0.00026365308,0.00012226721,0.0006234885,0.00022228586,0.00018501397],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007846726,0.0005080972,0.0005702107,0.00068616006,0.00027113713,0.00017435035,0.0003330124,0.00044606556,0.00065338006],"category_scores_gemma":[0.000017221535,0.0004887156,0.0002534764,0.0006477549,0.000056946366,0.0011247976,0.0000022556692,0.0006720128,0.0006525672],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000063669424,0.00014753712,0.000007975921,0.00006681103,0.0001221383,0.0000043420614,0.0016899764,0.98701644,0.0043667927,0.00010604339,0.0016217727,0.004786513],"study_design_scores_gemma":[0.0009206237,0.00022193274,0.000012889592,0.00022893529,0.00007059036,0.00008417164,0.0015087298,0.93834835,0.051747847,0.000006613684,0.006294083,0.00055520766],"about_ca_topic_score_codex":0.00004920258,"about_ca_topic_score_gemma":0.0003205191,"teacher_disagreement_score":0.9727039,"about_ca_system_score_codex":0.0005943427,"about_ca_system_score_gemma":0.00005574256,"threshold_uncertainty_score":0.99975646},"labels":[],"label_agreement":null},{"id":"W2129984271","doi":"10.1145/1013235.1013325","title":"Efficient adaptive voltage scaling system through on-chip critical path emulation","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Qualcomm","keywords":"Parasitic extraction; Emulation; Computer science; Scaling; Interconnection; Critical path method; Voltage; System on a chip; Electronic engineering; Very-large-scale integration; Path (computing); Chip; Embedded system; Engineering; Electrical engineering; Mathematics; Computer network; Telecommunications","score_opus":0.015330135723899218,"score_gpt":0.22766341363098105,"score_spread":0.21233327790708184,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2129984271","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36182296,0.000074090705,0.6181643,0.000027029864,0.000726964,0.000228316,0.0000061574738,0.0009712266,0.017978922],"genre_scores_gemma":[0.9921698,0.0000020846562,0.007496947,0.000055587345,0.00017345436,0.000021272142,0.0000037742955,0.000051143612,0.000025968102],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99873775,0.000015884232,0.00028479027,0.00024494145,0.00033002673,0.00038661214],"domain_scores_gemma":[0.99947494,0.000100444464,0.000016906264,0.00026801162,0.000053023075,0.00008667078],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001480074,0.00021788076,0.00020096551,0.00007959185,0.00011394884,0.00004858853,0.00011850732,0.000111161215,0.000034457425],"category_scores_gemma":[0.000028125862,0.00019095089,0.000064536,0.00022213768,0.00003831398,0.00013208915,0.000019916533,0.00019906761,0.0006446786],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011904759,0.000036273006,0.000024254998,0.00009517658,0.00001486462,0.000019799669,0.000654746,0.9027805,0.0015121797,0.09459296,0.00006849508,0.00018889781],"study_design_scores_gemma":[0.0006850325,0.00012644322,0.000759841,0.00037136968,0.000022929049,0.0000139164695,0.0005878915,0.9784611,0.018186565,0.00030878733,0.00009806131,0.000378054],"about_ca_topic_score_codex":0.00002930282,"about_ca_topic_score_gemma":0.0000018346587,"teacher_disagreement_score":0.6303468,"about_ca_system_score_codex":0.00042392555,"about_ca_system_score_gemma":0.000021666789,"threshold_uncertainty_score":0.8286254},"labels":[],"label_agreement":null},{"id":"W2130070037","doi":"10.5555/1950815.1950910","title":"An efficient hybrid engine to perform range analysis and allocate integer bit-widths for arithmetic circuits","year":2011,"lang":"en","type":"article","venue":"Asia and South Pacific Design Automation Conference","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Datapath; Computer science; Range (aeronautics); Electronic circuit; Integer (computer science); Arithmetic; Task (project management); Bit (key); Algorithm; Parallel computing; Mathematics; Engineering","score_opus":0.028212239018624775,"score_gpt":0.2155956721972917,"score_spread":0.18738343317866693,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130070037","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33195713,0.000055873476,0.6664472,0.000014998902,0.00012231413,0.00057647406,0.000027785385,0.0003337925,0.00046440077],"genre_scores_gemma":[0.98400444,0.000023992692,0.015600626,0.000020426216,0.000029112565,0.00018936601,0.000028392556,0.000038962393,0.000064696374],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99852836,0.00005884503,0.0003828986,0.00042809139,0.0002060395,0.00039577563],"domain_scores_gemma":[0.99905103,0.00008521098,0.000066855595,0.0003649305,0.0001647502,0.00026720655],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005790211,0.00031160432,0.00039497338,0.0006074094,0.00014145125,0.00015363932,0.00017956643,0.00009626068,0.00010881865],"category_scores_gemma":[0.000040024028,0.00029204262,0.000061270584,0.0005250306,0.000063385705,0.0002654963,0.000018546423,0.00012397254,0.000042638363],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00042905554,0.00063388504,0.032849494,0.0019621332,0.0033282351,0.00006697542,0.26604545,0.15110028,0.035372466,0.0064427378,0.001080094,0.50068915],"study_design_scores_gemma":[0.00050072564,0.0002203482,0.02022503,0.000038156595,0.00024524276,0.0000084750045,0.00081503444,0.9697512,0.0076153907,0.00008343271,0.00007942055,0.000417538],"about_ca_topic_score_codex":0.00000782732,"about_ca_topic_score_gemma":0.0000025321237,"teacher_disagreement_score":0.8186509,"about_ca_system_score_codex":0.00004229273,"about_ca_system_score_gemma":0.00003925047,"threshold_uncertainty_score":0.99995315},"labels":[],"label_agreement":null},{"id":"W2130194671","doi":"10.5555/1129601.1129654","title":"Incremental partitioning-based vectorless power grid verification","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Grid; Solver; Power grid; Set (abstract data type); Power (physics); Constraint (computer-aided design); Distributed computing; Computer engineering; Parallel computing; Reliability engineering; Engineering","score_opus":0.006468941962762395,"score_gpt":0.19107882560346437,"score_spread":0.18460988364070197,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130194671","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9416587,0.00010630771,0.020774743,0.00024584756,0.00083273853,0.00022878128,0.000011295071,0.0012049364,0.034936655],"genre_scores_gemma":[0.99685895,0.0000065412137,0.0025653834,0.0001820853,0.00018496688,0.000038168102,0.000033513566,0.0000308916,0.000099507175],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99928254,0.000010899132,0.0001827709,0.00013383527,0.00016821937,0.00022172736],"domain_scores_gemma":[0.99965584,0.00001507365,0.000017593764,0.00022372408,0.000024805307,0.00006293725],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00010143066,0.00012553041,0.000090454574,0.00007970256,0.00005942287,0.000041723575,0.000111769994,0.000053414176,0.0014098062],"category_scores_gemma":[0.0000046656755,0.00012543978,0.000033656906,0.00015117429,0.000021685948,0.00030416154,0.000007646277,0.00009144404,0.0011864069],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000713758,0.0003676079,0.014403634,0.00014185796,0.00014466667,0.000009950585,0.00081500504,0.540664,0.27666822,0.005879427,0.15016715,0.010667052],"study_design_scores_gemma":[0.0010043386,0.00007361041,0.026329568,0.000032297896,0.000017963997,0.000003751352,0.000049706203,0.22964802,0.6431807,0.000014520377,0.09911622,0.0005292573],"about_ca_topic_score_codex":0.000008262038,"about_ca_topic_score_gemma":0.000023613755,"teacher_disagreement_score":0.3665125,"about_ca_system_score_codex":0.00015687918,"about_ca_system_score_gemma":0.000015728156,"threshold_uncertainty_score":0.9995913},"labels":[],"label_agreement":null},{"id":"W2130761119","doi":"10.1109/ccece.2003.1226368","title":"A 14-transistor low power high-speed full adder cell","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Adder; Transistor; CMOS; Serial binary adder; Computer science; NMOS logic; Low-power electronics; Electronic engineering; Power (physics); Electrical engineering; Transmission gate; Voltage; Engineering; Power consumption; Physics","score_opus":0.0033836205805322437,"score_gpt":0.15968521121188006,"score_spread":0.15630159063134783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130761119","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89308757,0.0004474801,0.038188685,0.00022622346,0.0020565803,0.0004043976,0.000016858272,0.001889096,0.06368314],"genre_scores_gemma":[0.99131256,0.00003665397,0.006022066,0.00022747237,0.00012230336,0.000012915661,0.000010092088,0.00010080285,0.0021551196],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986097,0.000009594943,0.00029134858,0.00027345875,0.0002850353,0.00053085515],"domain_scores_gemma":[0.99928546,0.000020869094,0.000021264725,0.00044967508,0.000051663603,0.00017108863],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0000931512,0.0003070387,0.00025545096,0.00015338829,0.000059538383,0.000048657763,0.00026171104,0.000166643,0.002178509],"category_scores_gemma":[0.000004616477,0.0002815304,0.00010090734,0.00029706096,0.000040797964,0.00033162543,0.000018649953,0.00024732944,0.0030641828],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010694454,0.0005005192,0.00016853942,0.0004802141,0.0002393123,0.00019629358,0.0036605499,0.32728338,0.57128465,0.0029004174,0.09213845,0.0010407612],"study_design_scores_gemma":[0.008613575,0.0005128584,0.0028393262,0.00015720719,0.00011467998,0.000052288116,0.00025465796,0.007366472,0.9008046,0.0005812558,0.07607826,0.002624827],"about_ca_topic_score_codex":0.00004251785,"about_ca_topic_score_gemma":0.000034490666,"teacher_disagreement_score":0.32951996,"about_ca_system_score_codex":0.00019794064,"about_ca_system_score_gemma":0.0000440771,"threshold_uncertainty_score":0.9999637},"labels":[],"label_agreement":null},{"id":"W2130790188","doi":"10.1109/ccece.2003.1226377","title":"A versatile signed array multiplier suitable for VLSI implementation","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Multiplier (economics); Very-large-scale integration; Computer science; Modular design; Digital signal processing; Adder; Arithmetic; Block (permutation group theory); Complement (music); Parallel computing; Computer hardware; Mathematics; Embedded system; Telecommunications","score_opus":0.008037289732085662,"score_gpt":0.23441682161416952,"score_spread":0.22637953188208385,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2130790188","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.279725,0.00006322341,0.70985276,0.00010047699,0.00064689707,0.0010973789,0.000032767428,0.00085003354,0.007631485],"genre_scores_gemma":[0.96689695,0.00000692442,0.032266792,0.00007269214,0.00009094473,0.00018223096,0.00004855464,0.00004673509,0.00038816722],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991553,0.0000042664874,0.00019842654,0.00015254178,0.00012403134,0.00036546373],"domain_scores_gemma":[0.99966246,0.00003919402,0.000018784354,0.00017481534,0.000041305382,0.00006346839],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001226645,0.0001451505,0.00012596457,0.00008382387,0.00007497147,0.000044465003,0.000106355095,0.00006107477,0.0004525785],"category_scores_gemma":[0.000008594821,0.00013959546,0.000050737377,0.00014350409,0.000011541742,0.00040941226,0.0000083281075,0.000057189725,0.00021136586],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000056524008,0.0000911649,0.00089666364,0.0002820505,0.00019434819,0.0000031416182,0.0046504135,0.14427789,0.8100061,0.0036564614,0.022338353,0.013546885],"study_design_scores_gemma":[0.0047839116,0.00017625961,0.0008638912,0.00001612088,0.000041655418,0.000002197227,0.00094031694,0.008211972,0.9674106,0.00069375924,0.016400153,0.0004591629],"about_ca_topic_score_codex":0.000058394427,"about_ca_topic_score_gemma":0.0000914996,"teacher_disagreement_score":0.687172,"about_ca_system_score_codex":0.00018635581,"about_ca_system_score_gemma":0.00002981127,"threshold_uncertainty_score":0.5692538},"labels":[],"label_agreement":null},{"id":"W2131158773","doi":"10.1109/ccece.2000.849773","title":"A comparative analysis of dual edge triggered flip-flops","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"FLOPS; Computer science; Flip-flop; Enhanced Data Rates for GSM Evolution; Dual (grammatical number); Throughput; Power consumption; Dissipation; Power (physics); Clock rate; Electronic engineering; Digital clock manager; Parallel computing; Clock signal; Engineering; Telecommunications; Clock skew; Physics","score_opus":0.029449554345009392,"score_gpt":0.22972221165264917,"score_spread":0.20027265730763977,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131158773","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8888148,0.00046969941,0.0058421046,0.00002159633,0.00021413219,0.00016277088,0.000022010534,0.00035895396,0.104093924],"genre_scores_gemma":[0.99703956,0.00005024324,0.0013421187,0.00001689204,0.000036278452,0.000011521121,0.000010489378,0.000012937537,0.0014799859],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99909526,0.000020471665,0.00031630465,0.0001464788,0.00019078593,0.0002306975],"domain_scores_gemma":[0.99949276,0.0000662425,0.000034650195,0.0002858011,0.000050925424,0.000069590125],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0000862031,0.00015932524,0.00048889633,0.00044331542,0.000028112272,0.00001618609,0.00012790822,0.00006513504,0.0028829267],"category_scores_gemma":[0.000005977856,0.000138986,0.00013994213,0.0015312058,0.00004042848,0.0001708185,0.000016646767,0.00010054454,0.00033089865],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000077269935,0.0007225001,0.00934638,0.00021874203,0.017749129,0.000052512,0.027275683,0.6492554,0.07566199,0.003929525,0.20423338,0.01147752],"study_design_scores_gemma":[0.0005490505,0.00005636706,0.007447918,0.000008374281,0.0005019192,0.000001629589,0.00017127547,0.9424642,0.04402928,0.0000072368175,0.004478057,0.00028468898],"about_ca_topic_score_codex":0.000014651799,"about_ca_topic_score_gemma":0.00003419975,"teacher_disagreement_score":0.29320884,"about_ca_system_score_codex":0.000046600984,"about_ca_system_score_gemma":0.0000047561884,"threshold_uncertainty_score":0.9980286},"labels":[],"label_agreement":null},{"id":"W2131400719","doi":"10.1109/isvlsi.2002.1016873","title":"Multi-output timed Shannon circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Electronic circuit; Computer science; Reduction (mathematics); Electronic engineering; Power (physics); Logic gate; Logic synthesis; Algorithm; Mathematics; Electrical engineering; Engineering","score_opus":0.01776834205827837,"score_gpt":0.2031431281520673,"score_spread":0.18537478609378893,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131400719","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3128828,0.0009350488,0.2690302,0.000039553306,0.0025603143,0.00067573047,0.0000080869895,0.0033827228,0.41048554],"genre_scores_gemma":[0.98525625,0.000027923386,0.0062030964,0.000079058984,0.00004635181,0.00002107808,0.0000039061833,0.000054723736,0.008307632],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991176,0.000016750184,0.00018346586,0.00016889792,0.00014941086,0.00036387425],"domain_scores_gemma":[0.99954844,0.000023509541,0.0000122966085,0.00028566123,0.000027292157,0.000102776095],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00013862835,0.00017509272,0.00015068063,0.000104998544,0.00004217678,0.000033277014,0.00014262789,0.00009503615,0.00075812696],"category_scores_gemma":[0.000022639635,0.00016257077,0.00004300961,0.00023155022,0.000017609307,0.00020820144,0.000009572305,0.00013495477,0.0025252136],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015162425,0.0006750331,0.014744512,0.00079401105,0.0007427969,0.00023578586,0.0053719534,0.11510249,0.5342285,0.012978691,0.20409779,0.111013286],"study_design_scores_gemma":[0.0036313874,0.00012454741,0.01097714,0.00007727722,0.000055419125,0.00007029753,0.00016486835,0.30910292,0.44184336,0.00019087258,0.23188673,0.001875202],"about_ca_topic_score_codex":0.000004527686,"about_ca_topic_score_gemma":0.0000047304948,"teacher_disagreement_score":0.6723734,"about_ca_system_score_codex":0.00006486852,"about_ca_system_score_gemma":0.000017058945,"threshold_uncertainty_score":0.99825144},"labels":[],"label_agreement":null},{"id":"W2131477913","doi":"10.1109/vlsid.2006.59","title":"Circuit compatible macromodeling of high-speed VLSI modules characterized by scattering parameters","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Passivity; Very-large-scale integration; Interconnection; Computer science; Transient (computer programming); Electronic engineering; Computer engineering; Engineering; Embedded system; Electrical engineering","score_opus":0.011049644032284691,"score_gpt":0.183226164739283,"score_spread":0.1721765207069983,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131477913","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88663983,0.00014887542,0.11052471,0.000019248784,0.0002881329,0.00026920743,0.000039247392,0.0005485022,0.0015222277],"genre_scores_gemma":[0.99262124,0.000037541482,0.0068407827,0.000035049274,0.00007004595,0.000024176312,0.000091988026,0.00008395245,0.00019520943],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99838024,0.000020173586,0.00057659653,0.00027039766,0.00027360296,0.00047897053],"domain_scores_gemma":[0.9993723,0.00004481927,0.00008085958,0.00037871755,0.000048290425,0.0000750152],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00014492699,0.00030052877,0.0004675837,0.00019044668,0.00005691972,0.00006449982,0.00028633312,0.00010568198,0.00015302747],"category_scores_gemma":[0.0000026120995,0.0003032222,0.00008878281,0.0002582103,0.00005886529,0.0003991898,0.000037398037,0.00015616725,0.00009105033],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011025069,0.000046596113,0.0007987036,0.00018965219,0.000055661185,0.000003079205,0.00007312,0.12553449,0.8694066,0.00019613866,0.0011653822,0.002519542],"study_design_scores_gemma":[0.0011457081,0.000044585002,0.00221093,0.000090103116,0.00003188207,0.000008019136,0.000026237256,0.33469033,0.6603254,0.00032063536,0.0005221671,0.0005839962],"about_ca_topic_score_codex":0.00044392978,"about_ca_topic_score_gemma":0.000009144089,"teacher_disagreement_score":0.20915584,"about_ca_system_score_codex":0.000088520064,"about_ca_system_score_gemma":0.000008689636,"threshold_uncertainty_score":0.999942},"labels":[],"label_agreement":null},{"id":"W2131958938","doi":"10.1109/mcmc.1996.510776","title":"A fast method for the simulation of lossy interconnects with frequency dependent parameters","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Interconnection; Lossy compression; Moment (physics); Electronic engineering; Matching (statistics); Computer science; Helmholtz equation; Helmholtz free energy; Method of moments (probability theory); Electronic circuit; Engineering; Electrical engineering; Mathematics; Physics; Telecommunications; Mathematical analysis","score_opus":0.022404131251677714,"score_gpt":0.24038724036037878,"score_spread":0.21798310910870106,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2131958938","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07747094,0.00012952628,0.9199721,0.000046021025,0.00013850805,0.00042066464,0.0000044296467,0.00012604179,0.0016917537],"genre_scores_gemma":[0.9135172,0.000012682154,0.086208776,0.00003717068,0.000020401905,0.000050098064,0.000001183008,0.00002715268,0.00012537467],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993608,0.000016602427,0.00018850366,0.00011966307,0.00013295344,0.00018150348],"domain_scores_gemma":[0.999169,0.00047312133,0.000033867866,0.0002457514,0.000047470032,0.00003078686],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015898743,0.00012563299,0.00014044376,0.00006766052,0.000033932083,0.000021013511,0.00014996463,0.000046123943,0.00013545308],"category_scores_gemma":[0.00002708841,0.00007638719,0.000044738368,0.0001406647,0.000022012713,0.0001823032,0.000009364355,0.00007754289,0.000018798783],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010805598,0.000014472613,0.0001889772,0.000056051897,0.000087475775,8.5733774e-7,0.0007039003,0.98181236,0.002333276,0.00028141766,0.0001392356,0.014371172],"study_design_scores_gemma":[0.00042827023,0.0001312423,0.00012059768,0.00002339568,0.000036775265,0.0000035882863,0.00012744615,0.971773,0.027028345,0.000112895716,0.00009324484,0.00012119734],"about_ca_topic_score_codex":0.000028123319,"about_ca_topic_score_gemma":0.000047975784,"teacher_disagreement_score":0.8360462,"about_ca_system_score_codex":0.000041825973,"about_ca_system_score_gemma":0.0000038530648,"threshold_uncertainty_score":0.3114979},"labels":[],"label_agreement":null},{"id":"W2132067504","doi":"10.1109/iwsoc.2005.78","title":"Leakage current variability in nanometer technologies","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Leakage (economics); Leakage power; CMOS; Process variation; Electronic engineering; Materials science; Electrical engineering; Computer science; Engineering; Voltage; Transistor","score_opus":0.007520289501056916,"score_gpt":0.20500150994475316,"score_spread":0.19748122044369626,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132067504","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93385094,0.00083276565,0.032686237,0.00030628915,0.0006620318,0.00034049392,0.0000040406944,0.0034581833,0.027859002],"genre_scores_gemma":[0.99504024,0.00011689835,0.004654656,0.000010815967,0.00003264208,0.00003673494,0.0000014326142,0.00001701125,0.000089574874],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.999231,0.000014255649,0.00021317127,0.00016433158,0.000096125674,0.0002811111],"domain_scores_gemma":[0.9995808,0.000047055746,0.000009492657,0.0003309068,0.000010454983,0.000021305805],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029893068,0.00013279855,0.0001390301,0.00017565888,0.000015835249,0.000018817822,0.00020332412,0.000084056715,0.0002018479],"category_scores_gemma":[0.000040507613,0.00011284604,0.00002960354,0.00031364537,0.000035386667,0.00027813757,0.000047092075,0.00022003335,0.0003708619],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000066170496,0.0001735665,0.023732947,0.00017167808,0.000021288923,0.000004090407,0.0004147313,0.015948085,0.009545701,0.0028172375,0.005981093,0.941183],"study_design_scores_gemma":[0.001598883,0.00008920256,0.037517715,0.0001171583,0.000020013455,0.000010091467,0.00023032946,0.31511456,0.29046923,0.0025370065,0.35072622,0.0015695982],"about_ca_topic_score_codex":0.0000027735168,"about_ca_topic_score_gemma":0.00002084525,"teacher_disagreement_score":0.93961334,"about_ca_system_score_codex":0.00015854242,"about_ca_system_score_gemma":0.000008248131,"threshold_uncertainty_score":0.4766803},"labels":[],"label_agreement":null},{"id":"W2132134751","doi":"10.1109/iscas.2000.857204","title":"A contention-free domino logic for scaled-down CMOS technologies with ultra low threshold voltages","year":2000,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Domino logic; Noise margin; Domino; CMOS; Logic gate; Threshold voltage; Voltage; Leakage (economics); Electronic engineering; Electrical engineering; Computer science; Logic level; Pass transistor logic; Electronic circuit; Margin (machine learning); Noise (video); Low voltage; Logic family; Logic synthesis; Engineering; Transistor; Chemistry","score_opus":0.007153677870488149,"score_gpt":0.1868454488842044,"score_spread":0.17969177101371625,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132134751","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8450543,0.0014549935,0.080603175,0.0009826248,0.00046980864,0.0026590913,0.000094093855,0.009992504,0.058689382],"genre_scores_gemma":[0.98784745,0.0001978445,0.0069965557,0.00008346755,0.00005174995,0.000344748,0.000013700672,0.00006323988,0.0044012447],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99865305,0.0000047562194,0.00028440278,0.0003141629,0.00021396787,0.00052968296],"domain_scores_gemma":[0.999087,0.00007627176,0.000028362128,0.00068834104,0.000065442255,0.000054594944],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012527661,0.00031721022,0.000317658,0.00014592832,0.000108850596,0.000085568274,0.00054459664,0.00020143556,0.00049476296],"category_scores_gemma":[0.000025458652,0.00022601271,0.00009228848,0.00029082943,0.00015594371,0.00038425016,0.000020029835,0.00020114657,0.00015280246],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015867946,0.000947709,0.02003404,0.0024356681,0.001853263,0.00020248033,0.001210506,0.08771378,0.17922841,0.035798863,0.38979906,0.27918944],"study_design_scores_gemma":[0.021599846,0.0025233787,0.0043621496,0.00087582396,0.00039111995,0.00024704204,0.0025862174,0.13349678,0.7750298,0.014434356,0.040077724,0.004375786],"about_ca_topic_score_codex":0.000009773157,"about_ca_topic_score_gemma":0.00004264087,"teacher_disagreement_score":0.59580135,"about_ca_system_score_codex":0.0000655852,"about_ca_system_score_gemma":0.000015927464,"threshold_uncertainty_score":0.9216531},"labels":[],"label_agreement":null},{"id":"W2132385758","doi":"10.1109/iscas.2008.4541638","title":"Variability-aware design of subthreshold devices","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Subthreshold conduction; Threshold voltage; Computer science; Electronic engineering; Monte Carlo method; Sensitivity (control systems); Transistor; Electronic circuit; Logic gate; Process (computing); Voltage; Subthreshold slope; Electrical engineering; Engineering; Mathematics","score_opus":0.023080647115321516,"score_gpt":0.19643790920573564,"score_spread":0.17335726209041413,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132385758","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48851758,0.00017802173,0.49539343,0.000022726255,0.0003732737,0.00034112416,0.000005888042,0.0007751394,0.014392803],"genre_scores_gemma":[0.9889842,0.00007327886,0.010581639,0.00003324025,0.000045893918,0.000016439182,0.0000027492986,0.000033515324,0.0002290208],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990661,0.00003140946,0.00028994124,0.00015999038,0.00019331097,0.00025920523],"domain_scores_gemma":[0.99935275,0.00012675046,0.000025461188,0.000369212,0.000057069523,0.00006877726],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002729732,0.00016216811,0.00022377544,0.00009650438,0.00004806047,0.000007673487,0.00022913981,0.0000928047,0.00045272318],"category_scores_gemma":[0.000017990817,0.00014331141,0.000046190715,0.00027879974,0.00006426015,0.00026079858,0.000023112141,0.00011579774,0.00013573516],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000091158574,0.00036449186,0.20288813,0.0011929197,0.00038996624,0.00007320883,0.0029596223,0.6685988,0.06497816,0.003380279,0.05198087,0.0031024183],"study_design_scores_gemma":[0.0014922413,0.00029916456,0.051030513,0.00010557825,0.00006872166,0.00010274966,0.00012488429,0.6197493,0.31874683,0.00059833104,0.0063800425,0.0013016323],"about_ca_topic_score_codex":0.000014321215,"about_ca_topic_score_gemma":0.0000033323813,"teacher_disagreement_score":0.50046664,"about_ca_system_score_codex":0.00004454241,"about_ca_system_score_gemma":0.000035323625,"threshold_uncertainty_score":0.584407},"labels":[],"label_agreement":null},{"id":"W2132784251","doi":"10.1109/icm.2000.916416","title":"Delay optimization and energy estimation in CMOS differential cascade voltage switch logic circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Cascade; Electronic circuit; Electronic engineering; Logic gate; Computer science; Voltage; Energy (signal processing); Adiabatic circuit; Pass transistor logic; Spice; Integrated injection logic; Logic level; Logic synthesis; Logic family; Electrical engineering; Engineering; Digital electronics; Mathematics","score_opus":0.010498941519909781,"score_gpt":0.18703193081653222,"score_spread":0.17653298929662242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132784251","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1708637,0.00018802198,0.8248798,0.000020468331,0.0001891841,0.00007677281,0.0000014569786,0.00025883617,0.003521703],"genre_scores_gemma":[0.9965118,0.00023927876,0.0026779547,0.00004043553,0.0000365392,0.00002258434,0.00001497497,0.000029072227,0.00042736935],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992435,0.000012586572,0.00021881376,0.0001683168,0.00012769253,0.00022911002],"domain_scores_gemma":[0.99974203,0.000025729832,0.000027511987,0.0001323619,0.00001557705,0.000056788704],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00004332411,0.00015645089,0.0001423431,0.00017114604,0.000037093436,0.000048475842,0.00007565026,0.00011893461,0.00053408096],"category_scores_gemma":[0.000012212842,0.0001474417,0.000017290757,0.00022214794,0.000015504082,0.0003378856,0.00001703285,0.000095796015,0.000027771554],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000011757037,0.000025616415,0.00041186172,0.000029764207,0.0000113298465,0.000009854544,0.0002435446,0.97797936,0.004076741,0.0006130582,0.00048332787,0.016114354],"study_design_scores_gemma":[0.00041799934,0.000022739561,0.0011280527,0.0000148750305,0.000008372242,0.000013832486,0.000008633072,0.99423194,0.0038277966,0.000052637337,0.00008465581,0.0001884867],"about_ca_topic_score_codex":0.000040488485,"about_ca_topic_score_gemma":0.000034790275,"teacher_disagreement_score":0.82564807,"about_ca_system_score_codex":0.000071886876,"about_ca_system_score_gemma":0.000002877897,"threshold_uncertainty_score":0.6012498},"labels":[],"label_agreement":null},{"id":"W2132785596","doi":"10.1109/tcsi.2002.807505","title":"A technique for dynamic CMOS noise immunity evaluation","year":2003,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Electronic engineering; CMOS; Noise (video); Noise immunity; Computer science; Digital electronics; Electronic circuit; Electrical engineering; Engineering; Artificial intelligence","score_opus":0.016862760909303717,"score_gpt":0.253349656377746,"score_spread":0.23648689546844226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132785596","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.043709442,0.00065426587,0.9506446,0.000005178156,0.0002319594,0.0029475163,0.00014660435,0.00015145463,0.0015089513],"genre_scores_gemma":[0.99268603,0.00015244911,0.00012950737,0.000015854808,0.000018318766,0.006767232,0.000012743706,0.000033773504,0.000184081],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99907994,0.00013648214,0.0002530845,0.00021896884,0.00012563837,0.00018589896],"domain_scores_gemma":[0.99937636,0.00019892909,0.000038755454,0.00025469594,0.000047532445,0.00008371582],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000986529,0.00017857226,0.00017031802,0.00012382868,0.0004714417,0.00007444429,0.00007258055,0.00010251845,0.00002737288],"category_scores_gemma":[0.000003061969,0.00017695497,0.00004687885,0.00017222071,0.00007730487,0.0001616648,5.625269e-7,0.00015405522,0.000010678881],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007729577,0.00071000744,0.00004751934,0.001417556,0.0004801826,8.0790034e-7,0.0020166824,0.061101235,0.60565615,0.15402472,0.000091746566,0.17437613],"study_design_scores_gemma":[0.0126188835,0.0017776412,0.0010767434,0.0012971811,0.0019603479,0.0009509324,0.015184715,0.35168955,0.47264218,0.079316586,0.056188792,0.0052964543],"about_ca_topic_score_codex":0.0000042299903,"about_ca_topic_score_gemma":0.000003566732,"teacher_disagreement_score":0.95051515,"about_ca_system_score_codex":0.00011995084,"about_ca_system_score_gemma":0.000023054461,"threshold_uncertainty_score":0.7216014},"labels":[],"label_agreement":null},{"id":"W2132796854","doi":"10.1109/iscas.2005.1465910","title":"Delay Modeling of CMOS/CPL Logic Circuits","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Pass transistor logic; Logic gate; Electronic circuit; Logic family; Integrated injection logic; Electronic engineering; Resistor–transistor logic; Computer science; Propagation delay; Logic optimization; AND-OR-Invert; Sequential logic; Transistor; Logic synthesis; Digital electronics; Electrical engineering; Engineering; Voltage","score_opus":0.01827207804515635,"score_gpt":0.20738213192165636,"score_spread":0.1891100538765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2132796854","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44656795,0.00068630674,0.45221177,0.0000790507,0.00030132983,0.00016869622,0.000004202522,0.0007344868,0.09924621],"genre_scores_gemma":[0.9927838,0.00006374949,0.006599715,0.0000803266,0.0001109073,0.000007190018,0.0000030567999,0.000032872045,0.00031840158],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991687,0.0000066749203,0.00027090954,0.00012633922,0.0001595754,0.00026782605],"domain_scores_gemma":[0.99962354,0.000014929251,0.000016891368,0.00024437124,0.000040150022,0.00006009834],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011901078,0.00013734623,0.00016846521,0.00009969931,0.000024241142,0.0000120069635,0.0001748149,0.00008280878,0.00033324677],"category_scores_gemma":[0.000007154757,0.000123443,0.00004854636,0.00017282028,0.000014010567,0.00025677713,0.000019084804,0.00011532136,0.00032580554],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[9.968908e-7,0.000013830057,0.000095487274,0.00003174199,0.000019563107,0.0000016611828,0.00018664646,0.9823226,0.008305347,0.0011065042,0.0007414685,0.0071741696],"study_design_scores_gemma":[0.00020887231,0.000018365892,0.00003226674,0.000015463924,0.000009268804,0.0000068482627,0.00002569852,0.987714,0.010395772,0.00013349701,0.0012711895,0.00016874264],"about_ca_topic_score_codex":0.000007880723,"about_ca_topic_score_gemma":0.000010513299,"teacher_disagreement_score":0.54621583,"about_ca_system_score_codex":0.00006324397,"about_ca_system_score_gemma":0.000012946866,"threshold_uncertainty_score":0.5033859},"labels":[],"label_agreement":null},{"id":"W2133233714","doi":"10.1109/ccece.2007.418","title":"Triple-Threshold Static Power Minimization Technique in High-Level Synthesis for Designing High-Speed Low-Power SOC Applications Using 90nm MTCMOS Technology","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Benchmark (surveying); Threshold voltage; CMOS; Low-power electronics; Power (physics); Electronic circuit; Computer science; Transistor; Electronic engineering; Dissipation; Static timing analysis; Voltage; Dynamic demand; Minification; Low voltage; Electrical engineering; Embedded system; Engineering; Physics; Power consumption","score_opus":0.017673326483841286,"score_gpt":0.24567371919599168,"score_spread":0.2280003927121504,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133233714","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11547719,0.00008020576,0.8794085,0.00010816586,0.0002650401,0.0029410378,0.000040587165,0.0011629977,0.00051628746],"genre_scores_gemma":[0.7260249,0.000018179313,0.27270663,0.000059531474,0.000042778473,0.0008775933,0.000022256838,0.00015490591,0.00009319084],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9970362,0.000028315317,0.0010272076,0.0005894432,0.000316887,0.0010019408],"domain_scores_gemma":[0.9983768,0.00044267374,0.0001634693,0.00068814063,0.00019485636,0.00013410077],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00090122217,0.00050723954,0.00058904453,0.0016518453,0.00019093642,0.000070107126,0.00049418875,0.000594848,0.00016224377],"category_scores_gemma":[0.00014142034,0.0005361558,0.0000969267,0.0019245307,0.00012302511,0.0004971728,0.00006502138,0.00038583917,0.000042725092],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020212041,0.00049589283,0.0024384446,0.0005698606,0.00029589396,0.00003465424,0.00064658775,0.120202035,0.8472449,0.019410856,0.002243337,0.006215423],"study_design_scores_gemma":[0.0016761823,0.00012943814,0.0006463765,0.0002702773,0.00010566389,0.000025187683,0.00051201094,0.083899125,0.9082829,0.0023361167,0.00093198917,0.0011847364],"about_ca_topic_score_codex":0.000029759813,"about_ca_topic_score_gemma":0.00003089678,"teacher_disagreement_score":0.6105477,"about_ca_system_score_codex":0.0006322695,"about_ca_system_score_gemma":0.0001002473,"threshold_uncertainty_score":0.999709},"labels":[],"label_agreement":null},{"id":"W2133239928","doi":"10.1109/iscas.2007.378831","title":"Towards Automated Power Gating of Registers using CoDeL","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Computer science; Gating; Power gating; Clock gating; Embedded system; Power (physics); Compiler; Computer hardware; Voltage; Engineering; Operating system; Clock skew; Transistor; Jitter; Telecommunications; Medicine; Clock signal","score_opus":0.016887945817838795,"score_gpt":0.25427514319518374,"score_spread":0.23738719737734496,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133239928","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8447511,0.000060512422,0.1193466,0.000008808896,0.0003930782,0.00010769232,0.0000017165324,0.0023382881,0.032992188],"genre_scores_gemma":[0.9612119,0.0000036778274,0.038584955,0.000036485257,0.000025552596,8.9928415e-7,0.0000015116456,0.00006063856,0.00007435269],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989512,0.000007303049,0.00036910086,0.00012349557,0.0002110451,0.00033783072],"domain_scores_gemma":[0.99954647,0.00003067884,0.000049999177,0.00024647854,0.00005664435,0.00006975702],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003807164,0.00014830948,0.00018800343,0.00015458856,0.000026523892,0.000016241625,0.00013813509,0.000088191126,0.00006735554],"category_scores_gemma":[0.000019687095,0.0001400804,0.000047987036,0.00032198167,0.000038811988,0.0002045955,0.000025314142,0.00010184266,0.000016280175],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004085182,0.000061734885,0.00415964,0.00040515594,0.00019626068,0.000052875926,0.0032304158,0.26142415,0.71639997,0.0014924536,0.0073116687,0.005224813],"study_design_scores_gemma":[0.00033870392,0.000030346106,0.0026058797,0.00007573272,0.000013425017,0.000013155529,0.00023487702,0.81935143,0.1765672,0.000013385466,0.0005093705,0.00024647106],"about_ca_topic_score_codex":0.00005202151,"about_ca_topic_score_gemma":0.0000072359776,"teacher_disagreement_score":0.5579273,"about_ca_system_score_codex":0.000110746965,"about_ca_system_score_gemma":0.000023507511,"threshold_uncertainty_score":0.5712313},"labels":[],"label_agreement":null},{"id":"W2133969317","doi":"10.1109/iscas.2005.1465949","title":"Accurate and Closed-Form Spice Compatible Passive Macromodels for Distributed Interconnects with Frequency Dependent Parameters","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Spice; Computer science; Passivity; Electronic engineering; Representation (politics); Transient (computer programming); Speedup; Signal integrity; Resistive touchscreen; Simple (philosophy); Distributed element model; Transient analysis; Parallel computing; Transient response; Interconnection; Engineering; Electrical engineering; Telecommunications","score_opus":0.011894833612447074,"score_gpt":0.2128405536344276,"score_spread":0.20094572002198052,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2133969317","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6710796,0.000072004914,0.3269058,0.00012735918,0.00010886541,0.0005379293,0.00008858089,0.00030919918,0.0007706843],"genre_scores_gemma":[0.9695913,0.000042507832,0.029900797,0.00010358669,0.0000466914,0.00013662849,0.000067852576,0.000049689803,0.000060940933],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988038,0.000010426057,0.00029015413,0.00027457764,0.00015540859,0.00046566714],"domain_scores_gemma":[0.9993601,0.00010987361,0.00005301621,0.00025989578,0.00007188721,0.00014523194],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008982778,0.00028783016,0.00028062475,0.00009462868,0.00008266835,0.00010378771,0.00018468118,0.000088913315,0.00004484851],"category_scores_gemma":[0.00001280745,0.00022612255,0.000040180363,0.0001529156,0.000045894358,0.0007385689,0.000029202758,0.00015440171,0.000031781063],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007211242,0.0004890459,0.007959814,0.0017510639,0.0019083292,0.00012624697,0.00710217,0.8112982,0.035408985,0.015268485,0.015410207,0.10255633],"study_design_scores_gemma":[0.0036866155,0.00060958206,0.001883126,0.00014668968,0.000109036715,0.000064826876,0.00037178534,0.8485806,0.14170589,0.00087366457,0.00095782976,0.001010338],"about_ca_topic_score_codex":0.000045989334,"about_ca_topic_score_gemma":0.00035403547,"teacher_disagreement_score":0.2985117,"about_ca_system_score_codex":0.00016456684,"about_ca_system_score_gemma":0.000023472176,"threshold_uncertainty_score":0.92210096},"labels":[],"label_agreement":null},{"id":"W2134202234","doi":"10.1109/iscas.2013.6572399","title":"Analytic modeling of interconnect capacitance in submicron and nanometer technologies","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Capacitance; Parasitic capacitance; Capacitive sensing; Computation; Interconnection; Electronic engineering; Very-large-scale integration; Computer science; Parasitic extraction; Electrical capacitance tomography; Electronic circuit; Topology (electrical circuits); Algorithm; Electrical engineering; Physics; Engineering; Telecommunications","score_opus":0.006272580562391684,"score_gpt":0.1599686712799603,"score_spread":0.15369609071756862,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134202234","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98634017,0.0006517177,0.011050663,0.00003664513,0.00005393783,0.00012916286,7.086553e-7,0.0002472894,0.001489734],"genre_scores_gemma":[0.9965258,0.00016389794,0.0032287661,0.0000063039265,0.0000033039626,0.000019723222,4.023823e-7,0.000014711412,0.00003709084],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994406,0.0000044538942,0.00020558778,0.00011631584,0.000049978153,0.00018304442],"domain_scores_gemma":[0.9997567,0.00002236253,0.000012904023,0.00017362951,0.000019997502,0.000014422263],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007257549,0.00010500303,0.00017079733,0.00026502658,0.0000081404605,0.000016488273,0.00011377564,0.000069573245,0.000038146667],"category_scores_gemma":[0.000016122041,0.000088684756,0.00001788957,0.00022118146,0.000038806233,0.00032420136,0.000020222033,0.00010280499,0.000023185688],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000101707,0.00004182568,0.020961074,0.0005913156,0.00009947024,0.0000054753464,0.0019410521,0.15110816,0.78866565,0.0009742869,0.00047413865,0.035127368],"study_design_scores_gemma":[0.00016874752,0.000024628347,0.0005056125,0.000060159622,0.0000037679683,0.0000026003652,0.00056236045,0.90371394,0.09425854,0.00054870854,0.000008649076,0.00014228853],"about_ca_topic_score_codex":0.00008293186,"about_ca_topic_score_gemma":0.000051053386,"teacher_disagreement_score":0.7526058,"about_ca_system_score_codex":0.000041255327,"about_ca_system_score_gemma":0.0000032215864,"threshold_uncertainty_score":0.36164594},"labels":[],"label_agreement":null},{"id":"W2134374744","doi":"10.1145/775832.775982","title":"Synthesizing optimal filters for crosstalk-cancellation for high-speed buses","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Crosstalk; Computer science; Electronic engineering; Performance metric; Bandwidth (computing); Computer engineering; Algorithm; Telecommunications; Engineering","score_opus":0.01482970506909294,"score_gpt":0.2177585780559009,"score_spread":0.20292887298680795,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134374744","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3521547,0.00015146678,0.64253485,0.000039570637,0.00090630085,0.0009223197,0.00003409432,0.0005620885,0.002694576],"genre_scores_gemma":[0.9040197,0.00002204137,0.094557434,0.00004328905,0.00011397585,0.00012197373,0.000016094276,0.00007746396,0.0010280169],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989932,0.000008270309,0.0002551973,0.00021450916,0.00011144231,0.00041734581],"domain_scores_gemma":[0.9993841,0.00024569046,0.000034233162,0.00020824699,0.00006420276,0.00006350674],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019701455,0.00020227977,0.00020121908,0.000094737734,0.00012853273,0.00008704196,0.00011543693,0.00009345396,0.00012946934],"category_scores_gemma":[0.00007242203,0.00019592523,0.00007922209,0.00012367514,0.00002718938,0.00033071593,0.0000062283575,0.00005571899,0.000024863642],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014656695,0.000047860645,0.00040484607,0.0005446741,0.00017834739,0.0000016342274,0.00069441454,0.8128661,0.1408283,0.01478053,0.022932673,0.0065740747],"study_design_scores_gemma":[0.0014757352,0.00014988515,0.0003295476,0.000048160655,0.000047091115,0.0000039792208,0.00011863341,0.21726938,0.73503417,0.00035113137,0.04459411,0.00057817466],"about_ca_topic_score_codex":0.000007732304,"about_ca_topic_score_gemma":0.0000064459164,"teacher_disagreement_score":0.59559673,"about_ca_system_score_codex":0.000109593,"about_ca_system_score_gemma":0.000024585017,"threshold_uncertainty_score":0.79895985},"labels":[],"label_agreement":null},{"id":"W2134496629","doi":"10.1109/socc.2008.4641515","title":"Supply voltage selection in Voltage Island based SoC design","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Voltage; System on a chip; Computer science; Chip; Selection (genetic algorithm); Reduction (mathematics); Voltage reduction; Integrated circuit design; Function (biology); Power (physics); Work (physics); Cost reduction; Reliability engineering; Embedded system; Engineering; Electrical engineering; Telecommunications","score_opus":0.012930058138398438,"score_gpt":0.19124746075760413,"score_spread":0.1783174026192057,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134496629","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26143053,0.00008215999,0.73212755,0.00001901639,0.00023084291,0.0003433963,0.000004389017,0.0007109143,0.005051172],"genre_scores_gemma":[0.9933412,0.00005024271,0.004803042,0.00009698665,0.000087800254,0.00004867942,0.00000885595,0.000060172086,0.0015030351],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988385,0.000025783129,0.00026870417,0.00022175834,0.00020904164,0.0004362152],"domain_scores_gemma":[0.9996256,0.000082855346,0.000019857363,0.00016436394,0.000029816072,0.00007749865],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0002210287,0.00022521663,0.00020865927,0.00029705008,0.00008090526,0.000025283138,0.00014778697,0.00013857694,0.0008352648],"category_scores_gemma":[0.000016671527,0.00021887146,0.000046983554,0.0005467695,0.000032251788,0.0003499275,0.00001059741,0.00024601928,0.000366192],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009765049,0.00017453372,0.089975275,0.00015064716,0.000057073918,0.00017966008,0.0011040823,0.53010577,0.23830996,0.0001470021,0.13705249,0.0026458637],"study_design_scores_gemma":[0.0014718164,0.00012968572,0.02980855,0.000028593846,0.000009317963,0.000031624586,0.000023008559,0.8009597,0.1619735,0.000052143023,0.0050086044,0.0005034464],"about_ca_topic_score_codex":0.00008537533,"about_ca_topic_score_gemma":0.00017911223,"teacher_disagreement_score":0.73191065,"about_ca_system_score_codex":0.00017204376,"about_ca_system_score_gemma":0.000060820803,"threshold_uncertainty_score":0.9145564},"labels":[],"label_agreement":null},{"id":"W2134964021","doi":"10.1145/505306.505332","title":"Variable-segment &amp; variable-driver parallel regeneration techniques for RLC VLSI interconnects","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Very-large-scale integration; Variable (mathematics); Repeater (horology); Computer science; CMOS; RLC circuit; Electronic engineering; Chip; Interconnection; Electrical engineering; Engineering; Embedded system; Voltage; Telecommunications; Capacitor; Mathematics","score_opus":0.020384678871445388,"score_gpt":0.2121225768259818,"score_spread":0.1917378979545364,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2134964021","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017926446,0.00020484596,0.96499944,0.00011526869,0.00061573065,0.00080230704,0.000012986196,0.0014383638,0.030018443],"genre_scores_gemma":[0.12409674,0.0002105626,0.8635947,0.00039885202,0.0004363196,0.00063632237,0.000073105955,0.00011776768,0.010435621],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986303,0.000023263181,0.00038172022,0.00031677805,0.00018827736,0.00045966925],"domain_scores_gemma":[0.9992186,0.000080508165,0.000042208598,0.000462249,0.00009528806,0.00010115885],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002491429,0.00029429028,0.00026090315,0.00016767728,0.00010537178,0.00009806957,0.00024320699,0.0001971447,0.0015689834],"category_scores_gemma":[0.000032811924,0.0002745786,0.00006290827,0.0002618379,0.000023213135,0.0005096669,0.00003929634,0.00015409279,0.0002694232],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000407996,0.00021332015,0.00010892936,0.0004357877,0.00027757612,0.0000041044846,0.0008783617,0.10924203,0.21124537,0.07160891,0.59005696,0.015887855],"study_design_scores_gemma":[0.0008934841,0.0001658597,0.000011226302,0.0001040087,0.000056618555,0.000015011892,0.000018626624,0.46088216,0.111009225,0.0018473453,0.42426893,0.0007275045],"about_ca_topic_score_codex":0.000017452676,"about_ca_topic_score_gemma":0.000016616295,"teacher_disagreement_score":0.3516401,"about_ca_system_score_codex":0.0002020436,"about_ca_system_score_gemma":0.000012846117,"threshold_uncertainty_score":0.9999706},"labels":[],"label_agreement":null},{"id":"W2135049527","doi":"10.1109/ecctd.2009.5275046","title":"Low power high performance keeper technique for high fan-in dynamic gates","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Domino logic; Multiplexer; Logic level; CMOS; Domino; Computer science; Logic gate; Pass transistor logic; Electronic engineering; Logic family; Fan-in; Overhead (engineering); Pull-up resistor; Electronic circuit; Logic synthesis; Dynamic demand; Electrical engineering; Power (physics); Engineering; Multiplexing; Digital electronics; Physics","score_opus":0.002866753060490005,"score_gpt":0.1903957064846551,"score_spread":0.1875289534241651,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135049527","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9090594,0.00012134467,0.08407329,0.00024616672,0.0005137815,0.0011991183,0.000013384846,0.001033752,0.0037397654],"genre_scores_gemma":[0.9839032,0.00012615159,0.0145489415,0.00019557393,0.00004886557,0.00025142834,0.000024242876,0.00007551953,0.00082606747],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983918,0.000010956586,0.00040597416,0.00032532116,0.00019518842,0.0006707424],"domain_scores_gemma":[0.999337,0.000050732462,0.000033277927,0.00043953082,0.000054093765,0.0000853249],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00023356342,0.00035108518,0.00033843482,0.00030943545,0.00006482646,0.000046763293,0.00033560232,0.00022221808,0.0002502885],"category_scores_gemma":[0.000011981137,0.0003203437,0.000065455184,0.0003849938,0.000032416025,0.0005286819,0.000019610094,0.0002639992,0.0001577708],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022742849,0.0005006894,0.0026941593,0.0007701551,0.000120576005,0.000045080455,0.0007672136,0.07809733,0.860538,0.010836755,0.010624367,0.034778226],"study_design_scores_gemma":[0.0014870765,0.0006035685,0.039159562,0.00020891361,0.000017195453,0.00001983144,0.000032408258,0.07238484,0.8823513,0.0014516162,0.0012240926,0.0010596052],"about_ca_topic_score_codex":0.000013446477,"about_ca_topic_score_gemma":0.00001393148,"teacher_disagreement_score":0.07484381,"about_ca_system_score_codex":0.00022465478,"about_ca_system_score_gemma":0.00002437958,"threshold_uncertainty_score":0.99992484},"labels":[],"label_agreement":null},{"id":"W2135671263","doi":"10.1109/acssc.1992.269174","title":"An improved architecture for column compression multipliers","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Multiplier (economics); Column (typography); Adder; Architecture; Arithmetic; Computer science; Computer architecture; Compression (physics); Mathematics; Algorithm; Telecommunications; Physics","score_opus":0.006321413996827105,"score_gpt":0.21258544506751165,"score_spread":0.20626403107068453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135671263","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25758487,0.00010144936,0.731255,0.000022161797,0.0008340433,0.0009387617,0.0000162957,0.0010666243,0.008180793],"genre_scores_gemma":[0.91757894,0.000005567006,0.08182212,0.00007458228,0.00005240397,0.00008255783,0.000013051874,0.000053614003,0.0003171486],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992444,0.000015908583,0.000153668,0.00018002455,0.00008415556,0.00032183487],"domain_scores_gemma":[0.9994924,0.000046879573,0.000015521438,0.00029759252,0.000027090686,0.00012047917],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010627818,0.00016177754,0.00014650186,0.0000699255,0.00008259185,0.000037959144,0.00014747644,0.00010046154,0.00009519885],"category_scores_gemma":[0.000015435107,0.00014019628,0.000046893267,0.00010274195,0.000022254255,0.00014116884,0.0000062677855,0.00012626321,0.00002115431],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000048998663,0.00007838837,0.0006318065,0.00016540963,0.000055697263,0.0000017480143,0.00070471416,0.15487416,0.81653625,0.0006203476,0.010926177,0.015356315],"study_design_scores_gemma":[0.0017466312,0.00019625359,0.0005120384,0.000020001647,0.000016198308,0.000005921838,0.000112623806,0.6714475,0.27006018,0.0002638825,0.05514759,0.00047115577],"about_ca_topic_score_codex":0.000006029656,"about_ca_topic_score_gemma":0.000022132279,"teacher_disagreement_score":0.65999407,"about_ca_system_score_codex":0.00004066685,"about_ca_system_score_gemma":0.000013781467,"threshold_uncertainty_score":0.57170385},"labels":[],"label_agreement":null},{"id":"W2135733515","doi":"10.1109/tcad.2010.2096593","title":"Fast Vectorless Power Grid Verification Under an RLC Model","year":2011,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"RLC circuit; Computer science; Grid; Scalability; Process (computing); Power (physics); Node (physics); Power grid; Voltage; Electronic engineering; Electrical engineering; Engineering; Mathematics; Programming language; Capacitor","score_opus":0.049932091409427865,"score_gpt":0.21319882404320328,"score_spread":0.16326673263377542,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135733515","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07963597,0.00011098072,0.9166206,0.0000024548851,0.002182822,0.0005297142,0.000070188915,0.000446663,0.00040061396],"genre_scores_gemma":[0.9970693,0.00007991202,0.0025428217,0.00002081089,0.00005628108,0.00007959963,0.000010625321,0.00008375528,0.00005692082],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981307,0.00014879054,0.0006568216,0.00041923052,0.00028806805,0.0003564319],"domain_scores_gemma":[0.99886256,0.00006665441,0.00011149058,0.00053837005,0.00023232485,0.00018860315],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00032207696,0.0004023731,0.00047993555,0.00041607142,0.0001350233,0.0000939798,0.00030194994,0.0002493912,0.000030396926],"category_scores_gemma":[0.0000010392296,0.0003649666,0.00008448916,0.00040271968,0.00008239962,0.0005181484,9.791003e-7,0.00035255408,0.000027613416],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003785675,0.00019565827,0.0000052728055,0.00009662969,0.00016066288,0.000004435571,0.0015457306,0.9488213,0.04089686,0.0005413351,0.00018059104,0.0075136367],"study_design_scores_gemma":[0.0005340113,0.0004867424,0.000108603046,0.00021050459,0.000051001938,0.00003895335,0.00029208875,0.95612764,0.041672487,0.00004988229,0.000022104561,0.00040599602],"about_ca_topic_score_codex":0.00013007446,"about_ca_topic_score_gemma":0.0000076269675,"teacher_disagreement_score":0.9174333,"about_ca_system_score_codex":0.00014523447,"about_ca_system_score_gemma":0.00007980797,"threshold_uncertainty_score":0.99988025},"labels":[],"label_agreement":null},{"id":"W2135880741","doi":"10.1109/tcad.2008.2006096","title":"A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Spice; Monte Carlo method; CMOS; Voltage; Electronic engineering; Computer science; Engineering; Electrical engineering; Mathematics; Statistics","score_opus":0.03452650148708319,"score_gpt":0.22233013453942596,"score_spread":0.18780363305234277,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2135880741","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.008397865,0.00009441467,0.9876167,0.0000063865446,0.0016855941,0.0014747153,0.00024085955,0.0004530126,0.000030447225],"genre_scores_gemma":[0.89502996,0.000069481444,0.10434693,0.000021180944,0.000078574725,0.00029825175,0.000023366096,0.00008207365,0.000050196377],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99755245,0.00018156115,0.0010158338,0.0004445012,0.00037370657,0.0004319472],"domain_scores_gemma":[0.9980223,0.0007918675,0.00019617444,0.00033364404,0.00049955165,0.00015646509],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00069978926,0.00042600883,0.00059888314,0.0004825448,0.00039687095,0.0000993959,0.0001990184,0.0002688592,0.000007856469],"category_scores_gemma":[0.000020951376,0.00039914213,0.00009221628,0.0004612036,0.000080503334,0.00045468163,0.0000013316,0.00035099464,0.000009264707],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000060299768,0.00012586902,0.0000044277604,0.00014409251,0.00025545873,0.000008412413,0.0015204906,0.98094124,0.012671441,0.0010644168,0.00034105757,0.0028628134],"study_design_scores_gemma":[0.0011651476,0.00044553657,0.00003258475,0.00020866435,0.00011922616,0.00009445867,0.0000564508,0.9911877,0.0061344793,0.00013472275,0.000025064208,0.00039596582],"about_ca_topic_score_codex":0.00008753552,"about_ca_topic_score_gemma":0.0000033553167,"teacher_disagreement_score":0.8866321,"about_ca_system_score_codex":0.00022317526,"about_ca_system_score_gemma":0.00024205018,"threshold_uncertainty_score":0.99984604},"labels":[],"label_agreement":null},{"id":"W2136057113","doi":"10.1109/test.1995.529898","title":"Synthesis and retiming for the pseudo-exhaustive BIST of synchronous sequential circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Retiming; Computer science; Sequential logic; Overhead (engineering); Electronic circuit; Parallel computing; Algorithm; Logic gate; Engineering","score_opus":0.020752964113016727,"score_gpt":0.20586640078450313,"score_spread":0.18511343667148641,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136057113","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7027735,0.0046971557,0.25629008,0.0004119583,0.0014101764,0.0019048253,0.00008085836,0.00087112875,0.031560306],"genre_scores_gemma":[0.99741054,0.00033287832,0.0017884227,0.000019458248,0.00009249411,0.000072565505,7.299894e-7,0.000036612317,0.00024627798],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99927545,0.000007801253,0.00020655176,0.00014738839,0.000117724754,0.00024508234],"domain_scores_gemma":[0.99935985,0.00030775988,0.000032481326,0.00021714295,0.000039002578,0.000043794444],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014632773,0.0001463566,0.00018299333,0.000071249,0.000097127755,0.000029301254,0.00014785882,0.00007009987,0.00030093052],"category_scores_gemma":[0.000037046048,0.00010791465,0.000051975665,0.00012697934,0.000089258465,0.00014004506,0.000022072436,0.00008109359,0.000020871243],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006807225,0.00023462184,0.0029078599,0.0027958208,0.001901967,0.000034502445,0.010622277,0.045509256,0.16194507,0.005783147,0.050492186,0.7177052],"study_design_scores_gemma":[0.0005197929,0.00009966066,0.001277731,0.0001067844,0.00020530303,0.0000341387,0.0003260279,0.7805171,0.21428002,0.000046047477,0.002185209,0.00040220612],"about_ca_topic_score_codex":0.000018577894,"about_ca_topic_score_gemma":0.0000057216516,"teacher_disagreement_score":0.7350078,"about_ca_system_score_codex":0.000047807906,"about_ca_system_score_gemma":0.000006226826,"threshold_uncertainty_score":0.44006318},"labels":[],"label_agreement":null},{"id":"W2136224070","doi":"10.1109/date.2005.48","title":"Activity Packing in FPGAs for Leakage Power Reduction","year":2005,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Hamming distance; Computer science; Logic block; Leakage (economics); Hamming code; Logic gate; Algorithm; Transistor; Hamming weight; Power (physics); Reduction (mathematics); Parallel computing; Embedded system; Mathematics; Engineering; Electrical engineering; Decoding methods; Block code","score_opus":0.01294092763277762,"score_gpt":0.21826132011189825,"score_spread":0.20532039247912062,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136224070","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93701386,0.00019297814,0.060183067,0.00011463872,0.00026263727,0.000553435,0.0000049206806,0.00046603003,0.0012084013],"genre_scores_gemma":[0.9931249,0.00011499381,0.006416367,0.000020552141,0.000100642865,0.000049786497,0.0000059797608,0.00004907786,0.000117691445],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990919,0.00005448318,0.00026690355,0.00021030779,0.00010810712,0.00026827422],"domain_scores_gemma":[0.99947876,0.00021300699,0.000044666936,0.00016398366,0.00005658556,0.000042983564],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00048592687,0.00016904967,0.00016775444,0.00027261354,0.0000643792,0.000062606676,0.00008670721,0.00007452452,0.000018232173],"category_scores_gemma":[0.00018597617,0.0001773568,0.000017349068,0.00051196845,0.000027254431,0.0007373342,0.000011039577,0.00013688827,0.000032718726],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00011325152,0.00067793956,0.027077563,0.00055052707,0.00005715958,0.00003245484,0.011825278,0.497641,0.2882675,0.0015595325,0.0087739555,0.16342385],"study_design_scores_gemma":[0.0016429204,0.00018632038,0.22408149,0.00015678703,0.000014161074,0.000039670253,0.0000539797,0.70828456,0.054914042,0.00018988499,0.009852063,0.0005841624],"about_ca_topic_score_codex":0.000008211542,"about_ca_topic_score_gemma":0.000017785169,"teacher_disagreement_score":0.23335347,"about_ca_system_score_codex":0.00010637135,"about_ca_system_score_gemma":0.00002649341,"threshold_uncertainty_score":0.72324},"labels":[],"label_agreement":null},{"id":"W2136246317","doi":"10.1109/ismvl.1999.779719","title":"B-ternary logic based asynchronous micropipeline","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Pipeline (software); Asynchronous communication; Computer science; Ternary operation; Asynchronous circuit; Sequential logic; Idle; Logic gate; Binary number; Logic synthesis; Logic family; Parallel computing; Algorithm; Arithmetic; Computer network; Mathematics; Operating system; Programming language; Telecommunications; Synchronous circuit; Clock signal","score_opus":0.0076443633765155864,"score_gpt":0.18785574637067268,"score_spread":0.1802113829941571,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136246317","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22702847,0.0012929564,0.6269082,0.00011228232,0.0014791206,0.000337429,0.0000069916405,0.0017443119,0.14109023],"genre_scores_gemma":[0.9674258,0.0000371935,0.031190783,0.00040419414,0.00007291908,0.000012976184,0.0000068894647,0.0000479351,0.0008012569],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99917656,0.000020027148,0.00019704834,0.00016164497,0.00011698417,0.00032775744],"domain_scores_gemma":[0.99955094,0.000029833296,0.0000138918585,0.00030010202,0.000023281707,0.000081958955],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000108708504,0.00018215054,0.0001506923,0.00009374792,0.000037068578,0.000026422773,0.00014612984,0.00008155541,0.0018287199],"category_scores_gemma":[0.0000117218515,0.00015936195,0.000051919957,0.0001684453,0.000023638288,0.00011550204,0.000008327986,0.00013099409,0.0013680417],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004829399,0.0005367105,0.019892786,0.00067316345,0.00025259858,0.00049809675,0.00037874942,0.4773922,0.30515087,0.010077144,0.16542515,0.019674234],"study_design_scores_gemma":[0.0022665083,0.00022104461,0.0021171505,0.0000564593,0.000039108298,0.00008564557,0.00004446112,0.38253593,0.470682,0.00042779004,0.14029574,0.0012281567],"about_ca_topic_score_codex":0.0000062455583,"about_ca_topic_score_gemma":0.000004296968,"teacher_disagreement_score":0.7403974,"about_ca_system_score_codex":0.00008109857,"about_ca_system_score_gemma":0.000027098546,"threshold_uncertainty_score":0.9994095},"labels":[],"label_agreement":null},{"id":"W2136411783","doi":"10.1016/j.vlsi.2010.05.003","title":"All digital skew tolerant synchronous interfacing methods for high-performance point-to-point communications in deep sub-micron SoCs","year":2010,"lang":"en","type":"article","venue":"Integration","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Concordia University","funders":"","keywords":"Interfacing; Skew; Computer science; Field-programmable gate array; Point (geometry); Embedded system; Clock skew; CMOS; Computer hardware; Electronic engineering; Clock signal; Engineering; Jitter; Mathematics; Telecommunications","score_opus":0.014216497908273297,"score_gpt":0.2857006558591448,"score_spread":0.2714841579508715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136411783","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57694346,0.00008286006,0.42061526,0.00032848623,0.00075095124,0.00058148743,0.000014021351,0.00024462552,0.00043883212],"genre_scores_gemma":[0.866504,0.000050391573,0.1327581,0.000104375424,0.00008924248,0.0002907495,0.000110703644,0.000069694535,0.000022738672],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984881,0.000043453438,0.00061438757,0.0002907882,0.000120458215,0.00044275855],"domain_scores_gemma":[0.99862516,0.00024491636,0.00007698432,0.00081928074,0.00013166659,0.000101977486],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00060658786,0.00030933853,0.00031822946,0.0003390175,0.000107552594,0.00020214939,0.0005260479,0.00018909019,0.00002288646],"category_scores_gemma":[0.000140738,0.00029868088,0.00006966627,0.00031524713,0.000063437205,0.0008957303,0.000118602315,0.00067069713,0.0001254294],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052951586,0.00009444323,0.00029893138,0.00010299639,0.000046986297,9.58618e-7,0.0037914175,0.008709678,0.5276913,0.0014857762,0.0004043018,0.45732027],"study_design_scores_gemma":[0.00060035236,0.00017563534,0.0013968459,0.00016338888,0.00002264596,0.000017311277,0.00017528849,0.55816454,0.43534338,0.00090017624,0.0025623473,0.0004780891],"about_ca_topic_score_codex":0.000069360496,"about_ca_topic_score_gemma":0.00072874076,"teacher_disagreement_score":0.54945487,"about_ca_system_score_codex":0.00033744454,"about_ca_system_score_gemma":0.000044058488,"threshold_uncertainty_score":0.99994653},"labels":[],"label_agreement":null},{"id":"W2136910418","doi":"10.1109/iscas.2009.5118443","title":"Design of a 64-bit low-energy high-performance adder using dynamic feedthrough logic","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Adder; Computer science; Feedthrough; Logic synthesis; Logic gate; Dynamic logic (digital electronics); Electronic engineering; Logic family; Dissipation; Domino logic; Algorithm; Transistor; Engineering; Electrical engineering; Telecommunications","score_opus":0.012874679408718788,"score_gpt":0.20975934873543303,"score_spread":0.19688466932671425,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2136910418","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.43993095,0.00039687383,0.556177,0.000033415046,0.00040554735,0.00020442207,0.000003483233,0.0005850967,0.0022632035],"genre_scores_gemma":[0.96064126,0.0003250956,0.038328607,0.00021044187,0.00007797081,0.00001116626,0.000009484252,0.00007194904,0.00032404877],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99800694,0.000038194405,0.0005780266,0.00033786244,0.00036220296,0.00067675236],"domain_scores_gemma":[0.9991037,0.00005502055,0.00009231351,0.00055094366,0.00009033887,0.00010765786],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019967074,0.0004254898,0.0004825358,0.00027533888,0.00009491225,0.000040432078,0.0004005559,0.00021636624,0.0003024373],"category_scores_gemma":[0.00000885293,0.00038657748,0.00007647157,0.00068308,0.0000742411,0.0007240954,0.00003450509,0.00021393212,0.0000865814],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003917393,0.00008166657,0.0000493934,0.00009490792,0.00006671191,0.000013255081,0.00015003733,0.8706515,0.11997136,0.0014093906,0.0006137017,0.0068589],"study_design_scores_gemma":[0.00067916204,0.00026411543,0.0014043336,0.00011867224,0.000039077644,0.000027715872,0.000024406068,0.8942268,0.102099754,0.00047704714,0.000091514354,0.0005474121],"about_ca_topic_score_codex":0.00004203429,"about_ca_topic_score_gemma":0.0000045270613,"teacher_disagreement_score":0.5207103,"about_ca_system_score_codex":0.0002127292,"about_ca_system_score_gemma":0.00005718468,"threshold_uncertainty_score":0.9998586},"labels":[],"label_agreement":null},{"id":"W2137663768","doi":"10.1109/tvlsi.2009.2017443","title":"Low-Power Programmable FPGA Routing Circuitry","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":51,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Sleep mode; Routing (electronic design automation); Computer science; Power analysis; Embedded system; Dynamic demand; Power (physics); Electronic engineering; Engineering; Power consumption; Cryptography","score_opus":0.00788344337603655,"score_gpt":0.20795485897542818,"score_spread":0.20007141559939162,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137663768","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.119179,0.00020756407,0.8669939,0.00005793198,0.0054561575,0.001065637,0.000086842665,0.0018694209,0.005083532],"genre_scores_gemma":[0.99729645,0.00005594019,0.00037528228,0.000100720834,0.0002457608,0.00023274594,0.000024904542,0.00010576837,0.001562406],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99685943,0.00011791379,0.000917459,0.0005550043,0.0006495293,0.0009006742],"domain_scores_gemma":[0.99863154,0.0000758298,0.00012388204,0.00072560715,0.00019994164,0.00024322535],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005739273,0.0005669998,0.0005429775,0.00045928085,0.00043162616,0.00037228578,0.0003573724,0.0004064664,0.00017296743],"category_scores_gemma":[0.000008128112,0.00054777134,0.00028461928,0.0008605732,0.000047727994,0.0011163343,0.000001211461,0.0008351222,0.00070415915],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019257524,0.0018596613,0.00012713445,0.0005044029,0.000475211,0.00007559078,0.0067702523,0.81028724,0.09640977,0.0007679367,0.008671015,0.073859185],"study_design_scores_gemma":[0.0026415426,0.00083063426,0.00037665802,0.0014931462,0.00016682994,0.00016094015,0.0028416363,0.64885116,0.3294766,0.000062759966,0.011128038,0.0019700609],"about_ca_topic_score_codex":0.00003309025,"about_ca_topic_score_gemma":0.00006755987,"teacher_disagreement_score":0.87811744,"about_ca_system_score_codex":0.00052913895,"about_ca_system_score_gemma":0.00007131976,"threshold_uncertainty_score":0.9996974},"labels":[],"label_agreement":null},{"id":"W2137757224","doi":"10.1109/smelec.2004.1620879","title":"Tree-based transistor topology extraction algorithm for library-free logic synthesis","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Computer science; Topology (electrical circuits); Transistor; Logic gate; Algorithm; CMOS; Network topology; Computer architecture; Electronic engineering; Engineering; Electrical engineering","score_opus":0.010510205892113503,"score_gpt":0.20683986566428986,"score_spread":0.19632965977217637,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2137757224","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00495427,0.0001938559,0.9827681,0.0010946369,0.0007956918,0.0003944672,0.00004078467,0.0013526017,0.008405598],"genre_scores_gemma":[0.4710213,0.00006108429,0.5269561,0.00040668604,0.00033080523,0.0003708044,0.00003054583,0.00012675583,0.00069595966],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99903095,0.000014653725,0.0002487138,0.00022771244,0.000113757254,0.00036418703],"domain_scores_gemma":[0.99933004,0.0001769922,0.000024664263,0.00035747534,0.000022207752,0.00008864219],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000083219624,0.00021680753,0.00023507746,0.00017861217,0.00007343693,0.000032383352,0.0002620442,0.00018667695,0.00063442544],"category_scores_gemma":[0.000025373176,0.00019968979,0.00011338619,0.00022163294,0.000045880653,0.0004817078,0.0000075365747,0.000119952616,0.000087603665],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001927557,0.0005383743,0.00013484481,0.00053913594,0.00031526943,0.00007398364,0.00038407042,0.107881285,0.03667168,0.0122595485,0.041767873,0.7992412],"study_design_scores_gemma":[0.0035803397,0.00040562922,0.0005934009,0.000054958535,0.0001352352,0.00002307309,0.00009882412,0.2349484,0.72229093,0.0047046947,0.03224869,0.0009158262],"about_ca_topic_score_codex":0.000017368726,"about_ca_topic_score_gemma":0.000029062901,"teacher_disagreement_score":0.79832536,"about_ca_system_score_codex":0.0000993588,"about_ca_system_score_gemma":0.000056725345,"threshold_uncertainty_score":0.8143113},"labels":[{"model":"gemma","categories":[],"domain":null,"study_design":"bench_or_experimental","genre":"methods","about_ca_system":false,"about_ca_topic":false,"confidence":"low"},{"model":"gpt","categories":[],"domain":null,"study_design":"design_other","genre":"methods","about_ca_system":false,"about_ca_topic":false,"confidence":"high"}],"label_agreement":"split"},{"id":"W2138051024","doi":"10.1145/988952.988961","title":"Design and optimization of MOS current mode logic for parameter variations","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Electronic engineering; Computer science; Current-mode logic; Logic gate; Electronic circuit; Power (physics); Integrated circuit design; Logic synthesis; Mode (computer interface); Engineering; Electrical engineering","score_opus":0.026168419184613132,"score_gpt":0.24775178406587994,"score_spread":0.22158336488126681,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138051024","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0032655094,0.00012530282,0.9957715,0.000027987327,0.00014229488,0.00042003515,0.0000047705134,0.00012626208,0.000116339565],"genre_scores_gemma":[0.47772953,0.000082079874,0.5220786,0.000009630616,0.00001357582,0.000057354253,0.0000073443416,0.000013293047,0.000008619651],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995627,0.0000068360605,0.0001570391,0.00009133256,0.000061248764,0.0001208655],"domain_scores_gemma":[0.99973845,0.00006633955,0.000020404408,0.00010492992,0.00003946864,0.000030384275],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000731714,0.00008554786,0.000100788195,0.00006860494,0.00002712125,0.0000145544445,0.000050379625,0.0000417827,0.000018260878],"category_scores_gemma":[0.000017505605,0.00007549765,0.000019435947,0.00009824814,0.000013403059,0.0001695337,0.0000069499274,0.000037400878,0.000003491294],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000004487901,0.000019551928,0.000010731182,0.000041485087,0.000012572087,5.6455544e-8,0.00013368779,0.9935887,0.0007265328,0.0043280153,0.00010296588,0.0010312254],"study_design_scores_gemma":[0.00048744553,0.000052186184,0.0000278456,0.0000134411775,0.000019043413,8.578975e-7,0.0000052827854,0.9853646,0.009913869,0.003987119,0.000031163254,0.000097105876],"about_ca_topic_score_codex":0.0000030577237,"about_ca_topic_score_gemma":5.915878e-7,"teacher_disagreement_score":0.47446403,"about_ca_system_score_codex":0.0000367093,"about_ca_system_score_gemma":0.000015541898,"threshold_uncertainty_score":0.30787048},"labels":[],"label_agreement":null},{"id":"W2138150299","doi":"10.1109/ssap.2000.870149","title":"Study on spectral analysis and design for DC/DC conversion using random switching rate PWM","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Advanced Science Institute; Centers for Disease Control and Prevention","keywords":"Pulse-width modulation; Harmonics; Duty cycle; Constant (computer programming); Pulse-frequency modulation; Spectral density; Power (physics); Range (aeronautics); Control theory (sociology); Modulation (music); Harmonic analysis; Switching frequency; Pulse (music); Computer science; Physics; Mathematics; Electronic engineering; Voltage; Pulse-amplitude modulation; Engineering; Electrical engineering; Telecommunications; Acoustics","score_opus":0.03560145336095593,"score_gpt":0.23831500297883934,"score_spread":0.2027135496178834,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138150299","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5654239,0.000048758982,0.43346733,0.000010492959,0.00012151762,0.00051169214,0.0000011124731,0.00015546319,0.00025973926],"genre_scores_gemma":[0.9911804,0.00003317435,0.008463297,0.00003506932,0.00007004986,0.000018860486,0.000001626246,0.000040241175,0.00015726447],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99888307,0.00006688464,0.00026652226,0.00028090543,0.00015856832,0.00034402555],"domain_scores_gemma":[0.99935806,0.00025215634,0.000037534606,0.00023628166,0.000026241756,0.00008975428],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005146256,0.00023711094,0.00038188678,0.00039594574,0.00016167076,0.00009435742,0.000109349145,0.00006283651,0.0001439978],"category_scores_gemma":[0.000020022466,0.00020402319,0.00010342102,0.0005019647,0.000013120965,0.00028404433,0.00001738138,0.00012856154,0.000030607087],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005789003,0.00035452016,0.020816525,0.00012755726,0.0030590424,0.00006620145,0.0060287197,0.8643623,0.10058527,0.000064207714,0.0012569169,0.0026998352],"study_design_scores_gemma":[0.003936907,0.00024058137,0.0022368843,0.000013023404,0.0005721665,0.0000025630488,0.0003417723,0.9552165,0.03708908,0.000016098766,0.000034999943,0.0002993921],"about_ca_topic_score_codex":0.00002551583,"about_ca_topic_score_gemma":0.000009068039,"teacher_disagreement_score":0.4257565,"about_ca_system_score_codex":0.00009426698,"about_ca_system_score_gemma":0.0000049614196,"threshold_uncertainty_score":0.83198243},"labels":[],"label_agreement":null},{"id":"W2138601036","doi":"10.1109/iccd.2001.955089","title":"Determining schedules for reducing power consumption using multiple supply voltages","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université de Montréal","funders":"","keywords":"Voltage; Computer science; Dynamic voltage scaling; Power (physics); Electronic circuit; Dynamic demand; Circuit complexity; Reduction (mathematics); CMOS; Computational complexity theory; Mathematical optimization; Algorithm; Electronic engineering; Mathematics; Electrical engineering; Engineering","score_opus":0.04454856612150186,"score_gpt":0.2376767339690735,"score_spread":0.19312816784757164,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138601036","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90163654,0.00037768338,0.0960684,0.000013137708,0.00058157084,0.00030108765,0.000010356772,0.00058127916,0.0004299571],"genre_scores_gemma":[0.91551155,0.00004420457,0.08404954,0.00002911689,0.000099171164,0.000032610675,0.0000047038147,0.00007032005,0.0001587616],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988997,0.000010820839,0.0002885381,0.00023306483,0.00013288167,0.00043501146],"domain_scores_gemma":[0.9994517,0.00013924426,0.000036794947,0.00024703596,0.000043335902,0.00008190892],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013728018,0.00021713301,0.00020071333,0.00017149947,0.00014251107,0.00007713385,0.00013263567,0.00011074486,0.00051768275],"category_scores_gemma":[0.000056897592,0.00021797456,0.000070925045,0.0001116283,0.000037530124,0.00035944016,0.000022726017,0.00013383503,0.00013947864],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028455632,0.0001086733,0.08740714,0.0006704368,0.00020900903,0.000020426904,0.0024431152,0.2557645,0.61242384,0.00060933235,0.0050495663,0.035265476],"study_design_scores_gemma":[0.0006217041,0.00003858343,0.0016051729,0.00009498019,0.000020773297,0.000015105299,0.00007853871,0.9266559,0.06950303,0.0000119054675,0.001031209,0.00032308872],"about_ca_topic_score_codex":0.000007305738,"about_ca_topic_score_gemma":0.0000052816486,"teacher_disagreement_score":0.6708914,"about_ca_system_score_codex":0.000098662524,"about_ca_system_score_gemma":0.000006649833,"threshold_uncertainty_score":0.8888745},"labels":[],"label_agreement":null},{"id":"W2138628085","doi":"10.1109/newcas.2005.1496666","title":"Minimization of Delay Sensitivity to Process Induced-Voltage Threshold Variations","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Threshold voltage; Transmission gate; Logic gate; Computer science; Overdrive voltage; Electronic engineering; Delay calculation; CMOS; Electronic circuit; Voltage; Process corners; Overhead (engineering); Sensitivity (control systems); Process (computing); Transistor; Propagation delay; Electrical engineering; Engineering","score_opus":0.011398717318932232,"score_gpt":0.22932248081033316,"score_spread":0.2179237634914009,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138628085","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7523914,0.00000901415,0.23693961,0.00009404464,0.00013585991,0.00023643137,0.0000072897874,0.00030448133,0.009881901],"genre_scores_gemma":[0.9938473,0.000003747629,0.0057547716,0.000099263976,0.00009654812,0.000018215635,0.000007731316,0.000027641281,0.00014474263],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992772,0.0000083807,0.00022403419,0.00013261556,0.0001710362,0.00018675857],"domain_scores_gemma":[0.99957436,0.00003320305,0.00002504639,0.00020457582,0.00009224933,0.00007058189],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014501714,0.00012087233,0.00013822613,0.00015010432,0.000035879486,0.000017080785,0.000076570715,0.00007930852,0.0000999778],"category_scores_gemma":[0.000024681538,0.000118448115,0.000024687226,0.00042982225,0.000008020036,0.00036719488,0.000016233642,0.00008523949,0.00010857619],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008282275,0.000076611046,0.002031347,0.0000751725,0.000040393345,0.0000026453522,0.0018407877,0.87304884,0.11314705,0.0017479402,0.0021376505,0.0058433083],"study_design_scores_gemma":[0.0002835723,0.000038159145,0.009069169,0.000026151236,0.000020392294,0.0000060561347,0.00005569886,0.67867297,0.3108019,0.000046580488,0.0007006718,0.0002786739],"about_ca_topic_score_codex":0.0000104971095,"about_ca_topic_score_gemma":0.00006821108,"teacher_disagreement_score":0.24145597,"about_ca_system_score_codex":0.000056490113,"about_ca_system_score_gemma":0.000026335536,"threshold_uncertainty_score":0.48301739},"labels":[],"label_agreement":null},{"id":"W2138768308","doi":"10.1109/newcas.2005.1496752","title":"Effect of Statistical Clock Skew Variations on Chip Timing-Yield","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Clock skew; Static timing analysis; Skew; Timing failure; Computer science; Process (computing); Logic gate; Process variation; Logic synthesis; Chip; Asynchronous circuit; Integrated circuit design; Electronic engineering; Electronic circuit; Synchronous circuit; Algorithm; Engineering; Clock signal; Embedded system; Electrical engineering","score_opus":0.008439406755933958,"score_gpt":0.2340136840366974,"score_spread":0.22557427728076343,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2138768308","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31924632,0.000090062,0.546382,0.00018666557,0.0006601658,0.0005544531,0.00004377337,0.0008606479,0.1319759],"genre_scores_gemma":[0.990174,0.000009923636,0.009215853,0.00004885467,0.00012704222,0.000017142222,0.000008199484,0.00002688783,0.00037212114],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992867,0.0000238021,0.00020392826,0.000114122166,0.00016446834,0.00020694558],"domain_scores_gemma":[0.999178,0.000509355,0.000016516859,0.00021721603,0.000014169039,0.00006476977],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00018383723,0.00013522441,0.00017569364,0.00008938329,0.00003094688,0.000013291331,0.00010509563,0.00007022246,0.00093309826],"category_scores_gemma":[0.00007392674,0.00011115702,0.00003436341,0.00012770625,0.00001781555,0.00009101613,0.000011947746,0.00014072907,0.0006400534],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024253565,0.0003887861,0.00317269,0.0010835084,0.0004621353,0.00002125981,0.0012415815,0.36830702,0.02912578,0.23646809,0.13994774,0.21953887],"study_design_scores_gemma":[0.0014393198,0.0015483872,0.008337219,0.00012573534,0.00011971966,0.000009493169,0.0000056743697,0.6602108,0.31490746,0.00021665747,0.012446324,0.0006332326],"about_ca_topic_score_codex":0.000009930847,"about_ca_topic_score_gemma":0.000006366362,"teacher_disagreement_score":0.67092764,"about_ca_system_score_codex":0.000048328544,"about_ca_system_score_gemma":0.000010159272,"threshold_uncertainty_score":0.9999802},"labels":[],"label_agreement":null},{"id":"W2139092112","doi":"10.5555/2133429.2133599","title":"Early P/G grid voltage integrity verification","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage; Computer science; Grid; Power grid; Power (physics); Range (aeronautics); Power integrity; Work (physics); Reliability engineering; Electrical engineering; Physics; Engineering; Signal integrity; Mathematics; Computer network","score_opus":0.00768395612120407,"score_gpt":0.1991506011943934,"score_spread":0.19146664507318933,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139092112","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94511706,0.000014701224,0.021321716,0.000035174784,0.0021491693,0.00011479671,0.0000042129004,0.0008206817,0.030422485],"genre_scores_gemma":[0.99603903,0.000011041785,0.0029200504,0.00002863121,0.00026622936,0.000016840348,0.000008180365,0.00002630162,0.00068372115],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994228,0.00000434175,0.00014052572,0.00012467716,0.00011751465,0.0001901676],"domain_scores_gemma":[0.9995277,0.000018596907,0.000012194926,0.00033988478,0.000034084394,0.00006754985],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00013947203,0.00011166533,0.000088250425,0.00006752009,0.000037080164,0.00004567744,0.0001811047,0.00011263231,0.00054407475],"category_scores_gemma":[0.000018653373,0.000099357116,0.00002980855,0.00014553005,0.000026821945,0.00031657706,0.000013094354,0.000470583,0.0013560718],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008438548,0.0000433003,0.010622108,0.000054082022,0.000032133732,0.0000046103987,0.00059400575,0.00027698273,0.9298138,0.009994986,0.030386996,0.018168526],"study_design_scores_gemma":[0.0006695706,0.00008261267,0.30003497,0.000017334036,0.000022287213,0.000013362532,0.00006244459,0.061533093,0.46403873,0.00049048726,0.17222728,0.00080784695],"about_ca_topic_score_codex":0.000053206033,"about_ca_topic_score_gemma":0.00003669513,"teacher_disagreement_score":0.4657751,"about_ca_system_score_codex":0.000023686958,"about_ca_system_score_gemma":0.000010975008,"threshold_uncertainty_score":0.9994215},"labels":[],"label_agreement":null},{"id":"W2139273662","doi":"10.1109/iscas.1988.15298","title":"Goal-oriented synthesis of switching functions","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Implicant; Function (biology); Flexibility (engineering); Computer science; Minification; Logic synthesis; Boolean function; Prime (order theory); Cascade; Algorithm; Logic gate; Theoretical computer science; Mathematics; Programming language; Engineering; Combinatorics; Boolean expression","score_opus":0.004774531970421096,"score_gpt":0.1804183832260401,"score_spread":0.175643851255619,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139273662","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.58345777,0.00011525347,0.24478325,0.000016428103,0.000855801,0.00013509947,0.000003993463,0.0005918979,0.1700405],"genre_scores_gemma":[0.9949959,0.000016471166,0.0042759464,0.000011342151,0.000020377083,0.000018971641,7.7466854e-7,0.000026918542,0.0006332925],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993767,0.000015248195,0.00019729043,0.000099164354,0.000119446144,0.00019212194],"domain_scores_gemma":[0.9995891,0.000079510995,0.00001785156,0.0002338775,0.00002912004,0.000050578343],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001310595,0.00010754487,0.00013677064,0.0001134255,0.00004263082,0.000008582419,0.00006757239,0.000049303595,0.0005275964],"category_scores_gemma":[0.000066903245,0.000097097625,0.00004725015,0.0002939128,0.000011833784,0.0001631957,0.000006788677,0.00008688907,0.00021189958],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042589818,0.00042981404,0.04664827,0.000771696,0.00087768724,0.00002192271,0.0021525614,0.19914784,0.5911333,0.06800901,0.046067376,0.04469797],"study_design_scores_gemma":[0.0005850034,0.000056887155,0.0054468396,0.00009992183,0.00010232375,0.000020315203,0.0006946903,0.055355795,0.8815634,0.00017181519,0.05524871,0.0006542572],"about_ca_topic_score_codex":0.000010784508,"about_ca_topic_score_gemma":0.000006544385,"teacher_disagreement_score":0.41153812,"about_ca_system_score_codex":0.000038377602,"about_ca_system_score_gemma":0.000012919022,"threshold_uncertainty_score":0.577681},"labels":[],"label_agreement":null},{"id":"W2139906253","doi":"10.1109/fscs.1990.89586","title":"Faster circuits and shorter formulae for multiple addition, multiplication and symmetric Boolean functions","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Carry (investment); Adder; Multiplication (music); Electronic circuit; Arithmetic; Mathematics; Basis (linear algebra); Unit (ring theory); Number theory; Matrix multiplication; Matrix (chemical analysis); Discrete mathematics; Computer science; Combinatorics; Physics; Telecommunications","score_opus":0.01773298653637693,"score_gpt":0.18509202471873049,"score_spread":0.16735903818235356,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139906253","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4951965,0.0010603315,0.49119997,0.00018633339,0.0004879651,0.0016642467,0.00021106009,0.0008693436,0.009124271],"genre_scores_gemma":[0.99628377,0.00010684132,0.0018945939,0.000083788356,0.00010157071,0.00020903908,0.000058151025,0.0000392412,0.0012230262],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992546,0.0000050895987,0.00020008926,0.00021540177,0.00008803251,0.00023680835],"domain_scores_gemma":[0.9995367,0.00010852141,0.00002011263,0.000186917,0.000053427288,0.00009433621],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006617812,0.00015536376,0.00012877579,0.0002335257,0.00012124207,0.000060729562,0.000051901414,0.00008487545,0.00017644082],"category_scores_gemma":[0.00002902882,0.00014592985,0.0000299491,0.00022412564,0.000024902649,0.00046891414,0.0000146639495,0.00007519291,0.000072162744],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019490122,0.00020212286,0.027624711,0.00057225005,0.00026067047,0.0000020463103,0.0017537012,0.0025894693,0.019102613,0.0010018414,0.16094537,0.78592575],"study_design_scores_gemma":[0.0014672215,0.000089490335,0.03233934,0.000021295733,0.000047027963,0.00001972746,0.00010069795,0.92102796,0.002599231,0.00006574635,0.041830596,0.0003916504],"about_ca_topic_score_codex":0.0000032550142,"about_ca_topic_score_gemma":0.00001694759,"teacher_disagreement_score":0.9184385,"about_ca_system_score_codex":0.000036603076,"about_ca_system_score_gemma":0.0000017586997,"threshold_uncertainty_score":0.59508467},"labels":[],"label_agreement":null},{"id":"W2139970279","doi":"10.1109/ias.1988.25192","title":"Simple models for SPICE assist power electronics circuit simulation on PCs","year":2003,"lang":"en","type":"article","venue":"Conference Record of the 1988 IEEE Industry Applications Society Annual Meeting","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Spice; Simple (philosophy); Power electronics; Electronic circuit simulation; Electronics; Computer science; Electronic engineering; Power (physics); Electrical engineering; Electronic circuit; Engineering; Voltage; Physics","score_opus":0.03505491695901393,"score_gpt":0.2621312525943001,"score_spread":0.22707633563528618,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2139970279","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2675822,0.00011076899,0.71962625,0.00012620847,0.00042053856,0.0017706532,0.00016590969,0.000314545,0.009882914],"genre_scores_gemma":[0.9962587,0.000035449022,0.0028238927,0.0000927818,0.00011671968,0.00042377325,0.000012155534,0.000056856352,0.0001796965],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99834645,0.000054081163,0.0005061412,0.00033457857,0.00027089028,0.00048786483],"domain_scores_gemma":[0.9983112,0.0003888186,0.00023318919,0.0006299181,0.0003508897,0.00008598395],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00051211653,0.0002748789,0.00027602227,0.00003959366,0.00037821982,0.00005145791,0.00051520404,0.0005215934,0.000025546047],"category_scores_gemma":[0.00008762121,0.00025969723,0.00022599971,0.0005095337,0.000099596604,0.00029807503,0.000025424935,0.00081462547,0.000010564332],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008359539,0.00008162456,0.00045331972,0.00012274853,0.00009562853,4.5036995e-8,0.00076937943,0.97232926,0.0046695056,0.0114808595,0.002011779,0.007977492],"study_design_scores_gemma":[0.0007115198,0.00014734182,0.00025892133,0.00020328972,0.0001162389,0.000002676052,0.0017575659,0.871274,0.054369636,0.01609203,0.054317597,0.00074916845],"about_ca_topic_score_codex":0.0000075651674,"about_ca_topic_score_gemma":0.0000048480974,"teacher_disagreement_score":0.7286765,"about_ca_system_score_codex":0.0002655236,"about_ca_system_score_gemma":0.00019255695,"threshold_uncertainty_score":0.9999855},"labels":[],"label_agreement":null},{"id":"W2140030028","doi":"10.1109/isqed.2006.33","title":"Clock Distribution Architectures: A Comparative Study","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":50,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Apache (Canada)","funders":"","keywords":"Skew; Computer science; Clock skew; Latency (audio); Polygon mesh; Tree (set theory); Static timing analysis; Distributed computing; Architecture; Timing failure; Computer architecture; Parallel computing; Embedded system; Jitter; Telecommunications; Mathematics","score_opus":0.009211147674914492,"score_gpt":0.21947336025744998,"score_spread":0.2102622125825355,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140030028","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9515553,0.00007848297,0.032906406,0.0000112667685,0.00016831172,0.00035944764,0.000015024233,0.0006150254,0.014290696],"genre_scores_gemma":[0.99918514,0.0000010209042,0.00029601765,0.0000070463407,0.00010807266,0.00003667991,0.000038322374,0.000014262019,0.00031343772],"study_design_codex":"simulation_or_modeling","study_design_gemma":"observational","domain_scores_codex":[0.9992924,0.000020688347,0.0001775026,0.00013333686,0.00015368233,0.00022240319],"domain_scores_gemma":[0.99971604,0.000029953477,0.000013211566,0.00018390207,0.000022096934,0.000034821132],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000680791,0.00014679102,0.00015374045,0.00004699438,0.00005715555,0.000032130745,0.000107852764,0.00003406548,0.00007484259],"category_scores_gemma":[0.0000020751193,0.000121398334,0.00003062604,0.00020997961,0.00002138436,0.00005735396,0.000015558844,0.00012576816,0.00021863653],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006491003,0.00090150355,0.04044432,0.00007227801,0.00022300733,0.00003924661,0.0039837817,0.815108,0.0063581555,0.0051094256,0.12552859,0.0021667709],"study_design_scores_gemma":[0.0045895353,0.0009913207,0.54628867,0.000048354166,0.000117693286,0.000033658078,0.0023338185,0.321561,0.07341475,0.0016231807,0.0471474,0.0018506115],"about_ca_topic_score_codex":0.000076197575,"about_ca_topic_score_gemma":0.00015874108,"teacher_disagreement_score":0.50584435,"about_ca_system_score_codex":0.00007355754,"about_ca_system_score_gemma":0.0000069552816,"threshold_uncertainty_score":0.49504805},"labels":[],"label_agreement":null},{"id":"W2140117581","doi":"10.1109/asap.2009.23","title":"Application Specific Transistor Sizing for Low Power Full Adders","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Institute for Research in Fundamental Sciences","keywords":"Adder; CMOS; Transistor; Sizing; Computer science; Electronic engineering; Power (physics); Dissipation; Transistor count; Logic gate; Low-power electronics; Electrical engineering; Engineering; Power consumption; Voltage; Physics","score_opus":0.005455894945113228,"score_gpt":0.18464813732476326,"score_spread":0.17919224237965004,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140117581","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037397604,0.00047302395,0.9430827,0.00028880424,0.0004016669,0.0006886136,0.0000072408543,0.00094198977,0.016718345],"genre_scores_gemma":[0.9852101,0.000044933608,0.014148008,0.00014735997,0.00012757114,0.000055838347,0.0000150112755,0.000037716785,0.00021345109],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991886,0.0000038952717,0.00020547204,0.00019314674,0.00011857847,0.00029032616],"domain_scores_gemma":[0.9995923,0.000028907543,0.000016933736,0.00026143933,0.00003113485,0.00006927738],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009357326,0.00015955801,0.00014375846,0.00009079059,0.000054520566,0.000030380063,0.00014344949,0.000082473605,0.00015052299],"category_scores_gemma":[0.000002738675,0.000157752,0.00007434681,0.00016528352,0.000013493672,0.0002106985,0.00000212738,0.00008298426,0.00018774356],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013646827,0.00014740688,0.000041033498,0.00016840512,0.000075344,0.0000033525139,0.0015220015,0.04991036,0.6949488,0.007823248,0.097960986,0.1472626],"study_design_scores_gemma":[0.0028115085,0.0005614317,0.0026763834,0.00006974885,0.000049729468,0.000014153492,0.0003630201,0.23105933,0.19086055,0.000984523,0.5689486,0.0016010032],"about_ca_topic_score_codex":8.240745e-7,"about_ca_topic_score_gemma":0.0000023530408,"teacher_disagreement_score":0.9478125,"about_ca_system_score_codex":0.00008659304,"about_ca_system_score_gemma":0.000008450215,"threshold_uncertainty_score":0.643294},"labels":[],"label_agreement":null},{"id":"W2140149395","doi":"10.1109/iscas.1992.229985","title":"Woodchuck: a low-level synthesizer for dynamic pipelined DSP arithmetic logic blocks","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Logic block; Arithmetic; Domino logic; Minification; Block (permutation group theory); Logic synthesis; Parallel computing; Logic gate; Algorithm; Computer hardware; Logic family; Mathematics; Field-programmable gate array; Programming language","score_opus":0.015122772846145518,"score_gpt":0.2197907107589449,"score_spread":0.20466793791279939,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140149395","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15656671,0.00060856756,0.81141937,0.00018166417,0.0014847738,0.0013925391,0.00005083044,0.0016781152,0.026617412],"genre_scores_gemma":[0.9450676,0.000051265524,0.049350627,0.00021146162,0.00006051436,0.00019058754,0.000010397931,0.00011429631,0.004943264],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99822444,0.000028665068,0.00043728217,0.00036501518,0.00022752666,0.00071709824],"domain_scores_gemma":[0.99898076,0.00023942659,0.000039720377,0.000505365,0.00008304246,0.00015166649],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035915838,0.0003849741,0.0003854103,0.00021476959,0.00009691175,0.00006644348,0.00028471378,0.00021067075,0.00064619206],"category_scores_gemma":[0.00016756225,0.0003369922,0.00015265153,0.00033458066,0.000048271617,0.00018867546,0.000019556763,0.00020588224,0.00038249497],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046267305,0.0023181892,0.0017764207,0.004841925,0.0025070708,0.00026475327,0.0027932804,0.34884617,0.31271416,0.061528314,0.13697255,0.1249745],"study_design_scores_gemma":[0.0033989633,0.00026737506,0.0008509245,0.00017442401,0.0001970292,0.00008716949,0.00019918324,0.8742761,0.092307515,0.006356194,0.019902261,0.0019828486],"about_ca_topic_score_codex":0.0000048420306,"about_ca_topic_score_gemma":0.000019243578,"teacher_disagreement_score":0.7885009,"about_ca_system_score_codex":0.00016122458,"about_ca_system_score_gemma":0.000053738153,"threshold_uncertainty_score":0.9999082},"labels":[],"label_agreement":null},{"id":"W2140382925","doi":"10.1109/newcas.2010.5604018","title":"Interconnect design for FPGAs under process variations for leakage power yield","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Very-large-scale integration; Leakage (economics); Interconnection; Field-programmable gate array; Electronic engineering; Computer science; Process variation; Integrated circuit design; Embedded system; Leakage power; Chip; Process (computing); Electronic circuit; Power (physics); Engineering; Transistor; Electrical engineering; Telecommunications; Voltage","score_opus":0.023819897629473057,"score_gpt":0.24934047141771185,"score_spread":0.22552057378823878,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140382925","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023705646,0.00001681441,0.96863115,0.00023068451,0.001301092,0.0012128924,0.000021361155,0.000607689,0.0042726668],"genre_scores_gemma":[0.94168496,0.0000025751126,0.05625753,0.00018514902,0.00015356488,0.00065758004,0.0000109047705,0.00008565228,0.00096210965],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990237,0.0000064130045,0.00024903065,0.00022779449,0.00010165587,0.00039142193],"domain_scores_gemma":[0.998935,0.0005266243,0.000028780885,0.0002961363,0.00012879123,0.00008467354],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031828097,0.00020748314,0.0001847092,0.00012929128,0.00010914825,0.00007875596,0.00025509959,0.00016876965,0.00044575287],"category_scores_gemma":[0.00016652697,0.0001855149,0.00008743386,0.00015492261,0.000022967935,0.00039770597,0.000013269726,0.00018898502,0.00006991297],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028328545,0.0004183445,0.00020646582,0.0011724228,0.0007954877,0.0000036176846,0.0058543887,0.24395803,0.4362876,0.17033398,0.13224313,0.008443235],"study_design_scores_gemma":[0.0020065338,0.00045118935,0.0002941962,0.00006802282,0.00011448355,0.000015678692,0.00038682699,0.571337,0.391144,0.016357284,0.016696144,0.0011286613],"about_ca_topic_score_codex":0.0000040227355,"about_ca_topic_score_gemma":0.00005195031,"teacher_disagreement_score":0.9179793,"about_ca_system_score_codex":0.000034978293,"about_ca_system_score_gemma":0.000047934795,"threshold_uncertainty_score":0.7565078},"labels":[],"label_agreement":null},{"id":"W2140570633","doi":"10.1109/iccd.1999.808596","title":"Delay optimization of CMOS logic circuits using closed-form expressions","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Logic gate; Electronic engineering; Digital electronics; Computer science; Transistor; Electronic circuit; Pass transistor logic; Spice; Topology (electrical circuits); Engineering; Electrical engineering","score_opus":0.023977194989451733,"score_gpt":0.2286485654211933,"score_spread":0.20467137043174158,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140570633","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.18524519,0.00014966937,0.7765059,0.0000036206754,0.0003519024,0.0001972166,0.000003266944,0.0002793306,0.037263907],"genre_scores_gemma":[0.95008844,0.000049234284,0.049627326,0.000025804082,0.000022660925,0.000007661175,0.0000046836535,0.00003555414,0.00013860632],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999171,0.000019001622,0.00027532948,0.00012782091,0.0001586973,0.00024812118],"domain_scores_gemma":[0.9995631,0.00003025204,0.000039565875,0.00024673663,0.000054173397,0.00006617195],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000119208045,0.00014524441,0.00016382168,0.00012471282,0.000063224514,0.00001575029,0.000112669,0.0001055882,0.0005878729],"category_scores_gemma":[0.000027875312,0.0001276808,0.00004363161,0.00030253513,0.000024396573,0.00031941125,0.0000126509885,0.00009636046,0.000026395412],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[6.199849e-7,0.000019115289,0.00028444652,0.00003468558,0.000015515478,0.0000019883703,0.00015022859,0.9650145,0.03241185,0.0013175479,0.00026108485,0.0004883738],"study_design_scores_gemma":[0.00043543187,0.000028740145,0.00013074787,0.00006111251,0.000025075644,0.00001853784,0.00008330495,0.8597532,0.13839135,0.00019603453,0.0005868103,0.00028964452],"about_ca_topic_score_codex":0.000005308957,"about_ca_topic_score_gemma":0.0000010014172,"teacher_disagreement_score":0.7648433,"about_ca_system_score_codex":0.000076570635,"about_ca_system_score_gemma":0.00003102394,"threshold_uncertainty_score":0.6436796},"labels":[],"label_agreement":null},{"id":"W2140587552","doi":"10.1109/ccece.1999.807254","title":"Fast carry-look-ahead adder","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Adder; Carry (investment); Carry-save adder; Serial binary adder; Computer science; Very-large-scale integration; Arithmetic; Parallel computing; Look-ahead; Computer hardware; Electronic engineering; Engineering; Embedded system; Mathematics; Telecommunications; Algorithm; Latency (audio)","score_opus":0.007167364740959977,"score_gpt":0.18513751525120356,"score_spread":0.1779701505102436,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140587552","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26269218,0.00052302494,0.027788159,0.000044922002,0.0013996033,0.00023801124,0.000005201798,0.0013619934,0.70594686],"genre_scores_gemma":[0.9898131,0.00002880745,0.0037206113,0.000109390196,0.00007474019,0.00001776677,0.000002887814,0.000052719184,0.006179979],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991698,0.000013035359,0.00016386934,0.00015034695,0.00015174903,0.00035115125],"domain_scores_gemma":[0.99954796,0.000020279824,0.000009293017,0.0003009933,0.000024301926,0.000097155],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00009633252,0.00016766923,0.00014101915,0.00008199484,0.000043281925,0.000032134336,0.00012073687,0.000083037754,0.001649362],"category_scores_gemma":[0.000011419209,0.00015020111,0.000044852997,0.00019460924,0.00002197211,0.00019839969,0.0000095467085,0.00014015529,0.0014351418],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021830358,0.00022221109,0.022227567,0.0004750484,0.0005557116,0.00014236895,0.0040938817,0.12940316,0.08708758,0.0763062,0.6393293,0.04013513],"study_design_scores_gemma":[0.0019913707,0.00013969144,0.003850953,0.00006187631,0.00006153881,0.00008582724,0.0006579239,0.040110685,0.32627326,0.0006089654,0.62438595,0.0017719202],"about_ca_topic_score_codex":0.000009333997,"about_ca_topic_score_gemma":0.000015062734,"teacher_disagreement_score":0.7271209,"about_ca_system_score_codex":0.000051199557,"about_ca_system_score_gemma":0.000017966604,"threshold_uncertainty_score":0.9993424},"labels":[],"label_agreement":null},{"id":"W2140843403","doi":"10.1109/ismvl.2004.1319942","title":"A self-restored current-mode CMOS multiple-valued logic design technique and its applications","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"CMOS; Current-mode logic; Electronic engineering; Computer science; Logic gate; Electronic circuit; Logic family; Logic synthesis; Circuit design; Pass transistor logic; Resistor–transistor logic; Mode (computer interface); Asynchronous circuit; Electrical engineering; Engineering; Digital electronics; Synchronous circuit","score_opus":0.01993956268220597,"score_gpt":0.2528660158183561,"score_spread":0.23292645313615012,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140843403","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0067461757,0.0011729972,0.98664343,0.000037492788,0.00011379677,0.0020902664,0.000007913608,0.002328538,0.0008593861],"genre_scores_gemma":[0.8224177,0.00037966412,0.1754423,0.000029252742,0.00007331986,0.0015600718,0.000008888708,0.000057775003,0.000031090447],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989031,0.000023927434,0.00025880212,0.000289457,0.00016528937,0.0003594421],"domain_scores_gemma":[0.99938595,0.00006534239,0.000031370655,0.00032130812,0.000055570337,0.00014046449],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015904041,0.00025872036,0.00019941368,0.00016017357,0.000106930056,0.000041085972,0.00022546828,0.00013268054,0.000018259672],"category_scores_gemma":[0.000022632592,0.00023912649,0.000039272076,0.000335115,0.000027662392,0.00026566625,0.000037862967,0.00022976127,0.00018836312],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000085553336,0.0011240916,0.0009256524,0.0020616353,0.0004004167,0.000031879455,0.002775504,0.40504196,0.4856564,0.075866684,0.004310255,0.021719959],"study_design_scores_gemma":[0.0032793132,0.00019440913,0.00048469348,0.0001468039,0.00011610135,0.000080937374,0.000045617177,0.56183183,0.40846395,0.0054759104,0.018353108,0.0015273021],"about_ca_topic_score_codex":0.000008595766,"about_ca_topic_score_gemma":0.0000060807233,"teacher_disagreement_score":0.8156715,"about_ca_system_score_codex":0.00017827707,"about_ca_system_score_gemma":0.000050219853,"threshold_uncertainty_score":0.9751295},"labels":[],"label_agreement":null},{"id":"W2140998818","doi":"","title":"Field-programmable gate array architectures and algorithms optimized for implementing datapath circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Datapath; Field-programmable gate array; Application-specific integrated circuit; Computer science; Electronic circuit; Computer architecture; Gate array; Computer hardware; Embedded system; Engineering; Electrical engineering","score_opus":0.014740183192528561,"score_gpt":0.2383755765730131,"score_spread":0.22363539338048452,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2140998818","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14495943,0.0002828295,0.8502236,0.00011692603,0.0003031327,0.00077013986,0.000026862946,0.00066921115,0.0026478833],"genre_scores_gemma":[0.7716658,0.00006937206,0.22751765,0.00014228068,0.00017592804,0.0001678927,0.000044183515,0.000066881694,0.0001499793],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987383,0.000007870131,0.00025899723,0.00026134498,0.00012827014,0.0006052012],"domain_scores_gemma":[0.99949574,0.000079169964,0.000030190939,0.000264515,0.000026546742,0.000103809754],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027185594,0.00021476815,0.00023124722,0.0001004872,0.00013440853,0.00011398556,0.00017404098,0.00006850477,0.000060988612],"category_scores_gemma":[0.00002395124,0.00018960063,0.000053814958,0.00012789333,0.000020008874,0.00016178236,0.0000380611,0.00013485787,0.000009840785],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000106893705,0.00013022112,0.0006489359,0.0012663478,0.0006686435,0.00003320837,0.004515909,0.3000601,0.086671755,0.0019812116,0.0039150175,0.60000175],"study_design_scores_gemma":[0.014326931,0.0008940359,0.00039709732,0.00022476153,0.00018129294,0.00010456853,0.0006136126,0.18118308,0.7455244,0.00586117,0.04859077,0.0020982472],"about_ca_topic_score_codex":0.00004944214,"about_ca_topic_score_gemma":0.00003072164,"teacher_disagreement_score":0.6588527,"about_ca_system_score_codex":0.00003472402,"about_ca_system_score_gemma":0.000019222594,"threshold_uncertainty_score":0.7731689},"labels":[],"label_agreement":null},{"id":"W2141651709","doi":"10.1145/2024724.2024880","title":"Power grid correction using sensitivity analysis under an RC model","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage drop; Voltage; Grid; Steady state (chemistry); Control theory (sociology); Drop (telecommunication); Work (physics); Computer science; Power (physics); Sensitivity (control systems); Threshold voltage; Transient voltage suppressor; Electrical engineering; Mathematics; Electronic engineering; Engineering; Physics; Telecommunications; Chemistry","score_opus":0.03591218492378166,"score_gpt":0.22278939459260952,"score_spread":0.18687720966882787,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141651709","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5220625,0.0000049020764,0.46870095,0.0000013808445,0.0005289469,0.000044890352,0.0000021899132,0.00035459478,0.008299668],"genre_scores_gemma":[0.9901962,0.000004722998,0.009451515,0.000049190654,0.000051219886,0.0000022093284,0.000007541961,0.00003695606,0.00020043313],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99915135,0.00003136186,0.00017489475,0.00021525522,0.00015531472,0.00027183807],"domain_scores_gemma":[0.9994607,0.000014398097,0.000023573935,0.00034772625,0.00005530423,0.00009829615],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021937808,0.00017452065,0.00020640872,0.0002958553,0.00007059819,0.000029164594,0.00006456902,0.00010125144,0.00035223376],"category_scores_gemma":[0.0000038467074,0.0001666642,0.00009217403,0.0005941714,0.000023038825,0.0006418773,0.00001863372,0.00013748286,0.000060232604],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006793891,0.000030912728,0.0017210576,0.0000036278839,0.0001895739,0.0000041451735,0.00045073088,0.9880552,0.008993283,0.000087629734,0.00028922386,0.00016780348],"study_design_scores_gemma":[0.000090461916,0.000018495482,0.0072962646,0.000003048996,0.00016498516,0.000008154162,0.00011103112,0.974771,0.017240725,0.000047046942,0.000010841483,0.00023794326],"about_ca_topic_score_codex":0.0002558847,"about_ca_topic_score_gemma":0.0002437193,"teacher_disagreement_score":0.46813375,"about_ca_system_score_codex":0.00012847703,"about_ca_system_score_gemma":0.000016993536,"threshold_uncertainty_score":0.6796369},"labels":[],"label_agreement":null},{"id":"W2141723550","doi":"10.1109/isvlsi.2003.1183496","title":"Equalizing filter design for crosstalk cancellation","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Crosstalk; Electronic engineering; Computer science; Bandwidth (computing); Chip; Engineering; Telecommunications","score_opus":0.037162796247599425,"score_gpt":0.2411436546778606,"score_spread":0.2039808584302612,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2141723550","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028896196,0.00017468772,0.95670927,0.000010996805,0.0005264814,0.0003813873,0.000003505664,0.0003808846,0.012916565],"genre_scores_gemma":[0.93022704,0.000019273582,0.06732984,0.000062576575,0.0000642495,0.00008094475,0.0000048887437,0.000049567687,0.0021616428],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99926424,0.000016954502,0.00018444167,0.00013538566,0.00009752558,0.00030143803],"domain_scores_gemma":[0.9996281,0.00009913209,0.000017241095,0.0001702758,0.00003457101,0.000050673734],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024511578,0.00013412308,0.0001147674,0.00006293956,0.00007523658,0.000056007815,0.0000721584,0.00006749692,0.00029892678],"category_scores_gemma":[0.000025762045,0.00012660322,0.000039922004,0.00012590514,0.000013279206,0.00022629031,0.0000041110748,0.000055817443,0.00007266981],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033971824,0.000024615296,0.00049631554,0.0002089876,0.00007832726,0.0000030868803,0.0014628904,0.8449373,0.08282669,0.010150463,0.054028206,0.0057490924],"study_design_scores_gemma":[0.00093537883,0.00008241214,0.00020160209,0.00002514929,0.000018542387,0.000005729849,0.000047164678,0.35322115,0.5205288,0.0012083503,0.12322552,0.0005001977],"about_ca_topic_score_codex":0.000006108799,"about_ca_topic_score_gemma":0.00000662267,"teacher_disagreement_score":0.9013308,"about_ca_system_score_codex":0.0000872473,"about_ca_system_score_gemma":0.000022154916,"threshold_uncertainty_score":0.51627296},"labels":[],"label_agreement":null},{"id":"W2142869170","doi":"10.1145/1077603.1077664","title":"LAP","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; CMOS; Leakage (economics); Dissipation; Leakage power; Idle; Computer science; Embedded system; Logic synthesis; Low-power electronics; Logic gate; Electronic engineering; Power (physics); Electrical engineering; Engineering; Transistor; Power consumption; Physics; Voltage","score_opus":0.0033863124065429706,"score_gpt":0.16135033069369978,"score_spread":0.1579640182871568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2142869170","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38924834,0.00032113984,0.018648231,0.00035839694,0.0004980611,0.00010466599,0.0000012252071,0.0019298466,0.5888901],"genre_scores_gemma":[0.98988223,0.000027176678,0.006077381,0.00016403878,0.00017811455,0.000004967091,9.1961033e-7,0.000018194914,0.0036469684],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996557,0.0000018880087,0.00007442616,0.000054540473,0.00006535317,0.00014805759],"domain_scores_gemma":[0.9998172,0.0000075178023,0.0000029528187,0.00012868166,0.000006542967,0.000037116566],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000037187987,0.00006278075,0.000052858883,0.000036689995,0.000014693975,0.00001302908,0.0000766615,0.000048564805,0.0010207939],"category_scores_gemma":[0.0000016786388,0.000054739496,0.000016689972,0.00007554516,0.000006663193,0.00016239336,0.000007443137,0.00008748398,0.0033905557],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005546368,0.00005151064,0.0022071754,0.0000680767,0.00007514157,0.00001030039,0.0007819499,0.1482391,0.034676474,0.009163607,0.6267586,0.17796253],"study_design_scores_gemma":[0.00028550456,0.000015580277,0.0017395029,0.0000062862982,0.000004954677,0.000006626713,0.000015586575,0.15319793,0.0920067,0.000047752586,0.75242853,0.0002450603],"about_ca_topic_score_codex":0.0000017863637,"about_ca_topic_score_gemma":0.00000772428,"teacher_disagreement_score":0.60063386,"about_ca_system_score_codex":0.000030325198,"about_ca_system_score_gemma":0.0000032615708,"threshold_uncertainty_score":0.9998924},"labels":[],"label_agreement":null},{"id":"W2143001803","doi":"10.1109/newcas.2007.4487951","title":"Design and operating characteristics of a reconfigurable clock distribution network","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Jitter; Computer science; Clock synchronization; Clock skew; Digital clock manager; Scalability; Synchronization (alternating current); Application-specific integrated circuit; Field-programmable gate array; Timing failure; Clock network; Clock domain crossing; Skew; Controller (irrigation); Clock drift; Scheme (mathematics); Embedded system; Electronic engineering; Synchronous circuit; Engineering; Clock signal; Computer network","score_opus":0.009392441957191206,"score_gpt":0.19708122508838158,"score_spread":0.18768878313119036,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143001803","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.31182992,0.00013282998,0.68496233,0.000009030128,0.00020522738,0.00018042937,0.000005307672,0.00015568847,0.0025192264],"genre_scores_gemma":[0.9861628,0.000076628465,0.013462785,0.000019240331,0.00009465738,0.0000047112576,0.000020327965,0.000019601432,0.0001392578],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992172,0.000013371105,0.0003004396,0.000102277154,0.00008263923,0.00028407824],"domain_scores_gemma":[0.9996488,0.00008988804,0.00003396238,0.00012414168,0.000043064945,0.0000601115],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054732466,0.00011558905,0.00017571183,0.000025479332,0.000057369467,0.000026397622,0.00006251486,0.00007459118,0.00006629654],"category_scores_gemma":[0.00001840219,0.00010764365,0.000014662639,0.00015717058,0.000022799388,0.00014376895,0.000008682384,0.000101849255,0.000013728115],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002721672,0.00018870947,0.037666664,0.0013654546,0.0005568072,0.00008065719,0.0023524417,0.38155642,0.3261543,0.016633278,0.05265308,0.18052003],"study_design_scores_gemma":[0.00093979243,0.0002849284,0.04818063,0.00013569524,0.00009947745,0.000046356123,0.0001123026,0.6350747,0.30686143,0.0001714124,0.007270292,0.0008230331],"about_ca_topic_score_codex":0.000006338471,"about_ca_topic_score_gemma":0.0000015709987,"teacher_disagreement_score":0.67433286,"about_ca_system_score_codex":0.000039582766,"about_ca_system_score_gemma":0.000010033367,"threshold_uncertainty_score":0.43895808},"labels":[],"label_agreement":null},{"id":"W2143096499","doi":"10.1109/43.905677","title":"Delay and current estimation in a CMOS inverter with an RC load","year":2001,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Inverter; Capacitance; CMOS; Transistor; Voltage; Electronic engineering; Control theory (sociology); Electrical engineering; Mathematics; Computer science; Physics; Engineering","score_opus":0.022780986716321214,"score_gpt":0.2194090058420123,"score_spread":0.1966280191256911,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143096499","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27344772,0.0003274864,0.7251093,0.0000035691376,0.0004584249,0.00046657602,0.000010372429,0.00014436955,0.000032176045],"genre_scores_gemma":[0.99801415,0.00028018065,0.0015284366,0.000011726123,0.000025736757,0.00007919213,0.0000046144132,0.00004175255,0.000014220604],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99849516,0.00012991458,0.0005074247,0.00032355072,0.00026496325,0.0002789665],"domain_scores_gemma":[0.99929893,0.00009648098,0.0000719017,0.00025304715,0.00014236875,0.00013727378],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031153855,0.00031689607,0.00041946227,0.00040334158,0.00007274559,0.000110174995,0.00012273468,0.00013302747,0.0000069922075],"category_scores_gemma":[0.000001496791,0.00025684555,0.000028823413,0.0004885418,0.000063544016,0.00048738508,7.189729e-7,0.00032485285,0.000006041441],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007106189,0.00014838291,0.00015595944,0.00019217591,0.00008122787,0.00002417824,0.00092295813,0.83408433,0.002961643,0.00003129686,0.000067319575,0.16125946],"study_design_scores_gemma":[0.0011312709,0.00075003196,0.00022757264,0.0007359984,0.000034638244,0.00020934388,0.00008705861,0.9943124,0.0021225389,0.000014967346,0.00007044817,0.00030371017],"about_ca_topic_score_codex":0.00023854192,"about_ca_topic_score_gemma":0.00007052718,"teacher_disagreement_score":0.7245664,"about_ca_system_score_codex":0.00015491372,"about_ca_system_score_gemma":0.00007694858,"threshold_uncertainty_score":0.9999884},"labels":[],"label_agreement":null},{"id":"W2143201178","doi":"10.1109/ccece.1998.682574","title":"Power estimation of CMOS circuits via power software","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; CMOS; MATLAB; Electronic circuit; Software; Power (physics); Electronic engineering; Dynamic demand; Node (physics); Circuit extraction; Power analysis; Computer hardware; Embedded system; Electrical engineering; Engineering; Equivalent circuit","score_opus":0.00820555264513932,"score_gpt":0.1847112769736719,"score_spread":0.1765057243285326,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143201178","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3150223,0.0004507541,0.60894203,0.000047497644,0.0009312396,0.00034753745,0.000009298176,0.0013478915,0.07290145],"genre_scores_gemma":[0.9934498,0.000014212278,0.005638733,0.000049404945,0.000017145763,0.000011027796,0.000003948129,0.000046493056,0.0007692333],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99906737,0.000009056663,0.00028195206,0.0001448096,0.00023499336,0.00026180755],"domain_scores_gemma":[0.9994815,0.00003937682,0.000033168322,0.00032583627,0.000050085135,0.000070014925],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000078136894,0.00016947779,0.00018395486,0.00013217099,0.000030682604,0.000017930246,0.00015917174,0.0001044037,0.0052763633],"category_scores_gemma":[0.000028665396,0.0001607619,0.000055237248,0.00026379174,0.000026987227,0.0003702174,0.000017242113,0.00011452523,0.0011055797],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013847388,0.0005142487,0.0067445682,0.00073479605,0.00045201345,0.000056743873,0.007974414,0.5558312,0.064957425,0.0018924044,0.17920126,0.18162705],"study_design_scores_gemma":[0.0015072932,0.0003168934,0.012690259,0.00014407412,0.00004789109,0.000062579595,0.00007904244,0.8524029,0.12334887,0.00044432323,0.0077188998,0.0012369797],"about_ca_topic_score_codex":0.0000035215924,"about_ca_topic_score_gemma":9.1818265e-7,"teacher_disagreement_score":0.6784275,"about_ca_system_score_codex":0.00006204354,"about_ca_system_score_gemma":0.0000047838134,"threshold_uncertainty_score":0.9996722},"labels":[],"label_agreement":null},{"id":"W2143451225","doi":"10.1109/iccd.1989.63372","title":"Magnitude classes in switch-level modeling","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University; Université de Montréal","funders":"","keywords":"Magnitude (astronomy); Consistency (knowledge bases); Computer science; Gaussian; Electronic circuit; Gaussian elimination; Voltage; Algorithm; Topology (electrical circuits); Mathematics; Electrical engineering; Artificial intelligence; Physics; Engineering","score_opus":0.030844576855131596,"score_gpt":0.21414257160562333,"score_spread":0.18329799475049174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143451225","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7272338,0.0002754882,0.17790231,0.000022927481,0.00038418992,0.00014964894,0.0000014723023,0.00046776573,0.09356237],"genre_scores_gemma":[0.98383564,0.000085229556,0.015388624,0.000061147206,0.000025824404,0.000017988754,0.0000014271292,0.000039384446,0.0005447594],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999156,0.000012743024,0.00022165925,0.00014529793,0.00013349822,0.00033083177],"domain_scores_gemma":[0.9996904,0.000023127923,0.0000074543855,0.00020054595,0.000021987611,0.000056499488],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015458463,0.00015070377,0.0001430567,0.00015289447,0.000023048859,0.00003081145,0.00011835236,0.00007784055,0.0002481042],"category_scores_gemma":[0.000022796226,0.00014256986,0.000027730783,0.0002598373,0.000007962404,0.00026817858,0.0000108261465,0.00016891574,0.00030651057],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000033128172,0.000035985573,0.003974303,0.000063904314,0.000018634719,0.00001683831,0.00026547242,0.9813848,0.007390038,0.003859883,0.0013874811,0.0015993293],"study_design_scores_gemma":[0.00051953876,0.000015752286,0.0008025775,0.00002863227,0.0000057143393,0.0000080853115,0.0001322272,0.9810309,0.014336369,0.0005718057,0.0022062755,0.00034212208],"about_ca_topic_score_codex":0.000025241327,"about_ca_topic_score_gemma":0.000096078875,"teacher_disagreement_score":0.25660178,"about_ca_system_score_codex":0.00007912968,"about_ca_system_score_gemma":0.000023745262,"threshold_uncertainty_score":0.581383},"labels":[],"label_agreement":null},{"id":"W2143517550","doi":"10.1109/iscas.1989.100389","title":"A modulo bit-level systolic compiler","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Very-large-scale integration; Computer science; Compiler; Systolic array; Front and back ends; Modulo; Computer architecture; Digital signal processing; Computer hardware; Class (philosophy); Standard cell; Embedded system; Arithmetic; Integrated circuit; Programming language; Artificial intelligence; Mathematics","score_opus":0.020765948731541587,"score_gpt":0.18482246536307564,"score_spread":0.16405651663153406,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143517550","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5086451,0.0005626066,0.13865095,0.000053870233,0.0018319207,0.00042809526,0.000015660658,0.0020462032,0.34776554],"genre_scores_gemma":[0.9899668,0.00002858002,0.007307628,0.00011081446,0.00005195375,0.00002523471,0.000003315278,0.000051324325,0.002454335],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991232,0.000017868606,0.00019496385,0.00015201044,0.00016066685,0.00035126123],"domain_scores_gemma":[0.99951524,0.00002357304,0.000012335359,0.00032411827,0.000026846326,0.000097915035],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00011465827,0.0001770959,0.00017824802,0.00011908978,0.000045865272,0.0000329256,0.00014387684,0.00007974953,0.0007095879],"category_scores_gemma":[0.000011125942,0.00015722733,0.000046385314,0.00026507062,0.000021270078,0.0001794709,0.000011373633,0.00013446798,0.0016946662],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023822073,0.00033605212,0.01077752,0.0010244003,0.0006136095,0.00012376402,0.0023498393,0.25761107,0.075187266,0.14711657,0.49194402,0.012892073],"study_design_scores_gemma":[0.003187787,0.00015811453,0.017870303,0.00015941818,0.00007579742,0.00022549067,0.00026152853,0.401418,0.1700614,0.0010726792,0.403078,0.0024314977],"about_ca_topic_score_codex":0.000011856382,"about_ca_topic_score_gemma":0.000009030314,"teacher_disagreement_score":0.48132166,"about_ca_system_score_codex":0.000073627874,"about_ca_system_score_gemma":0.000016940849,"threshold_uncertainty_score":0.9990826},"labels":[],"label_agreement":null},{"id":"W2143528444","doi":"10.5555/1129601.1129660","title":"Noise margin analysis for dynamic logic circuits","year":2005,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Domino logic; Noise margin; Electronic circuit; Computer science; Robustness (evolution); Noise (video); Electronic engineering; Logic gate; Waveform; Logic optimization; Noise immunity; Logic synthesis; Control theory (sociology); Logic family; Algorithm; Engineering; Transistor; Electrical engineering; Artificial intelligence; Voltage; Telecommunications","score_opus":0.048917312907310745,"score_gpt":0.27429547757817135,"score_spread":0.2253781646708606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143528444","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.009118751,0.00003535921,0.9856696,0.00057725306,0.000980068,0.00041116375,0.00004303883,0.00041746773,0.0027472924],"genre_scores_gemma":[0.9338428,0.000045152243,0.06471358,0.00044906157,0.00032507337,0.000112706286,0.00008224083,0.000039986156,0.00038943734],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983625,0.000046472527,0.00042252088,0.00041572496,0.0003865179,0.0003663025],"domain_scores_gemma":[0.9990102,0.00021223428,0.00007675814,0.0003378108,0.00025215448,0.000110814006],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027677047,0.00031185398,0.00033229744,0.00065333577,0.00006477441,0.00019573727,0.00068971876,0.00011628547,0.00043772184],"category_scores_gemma":[0.000015406571,0.00031194455,0.00019552368,0.0003515497,0.00003614641,0.00035262958,0.000039355113,0.00019444973,0.00040303534],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046911955,0.0000882502,0.00017667287,0.000019295636,0.00091480935,0.000010769464,0.00017440066,0.9208439,0.0034906678,0.013092628,0.0036965846,0.057445124],"study_design_scores_gemma":[0.00067318126,0.00012686099,0.0020671992,0.000034685665,0.00007998542,0.0000060704456,0.0000052786154,0.9916238,0.0018443753,0.001532708,0.0016426088,0.00036320792],"about_ca_topic_score_codex":0.0000032530068,"about_ca_topic_score_gemma":0.000009789778,"teacher_disagreement_score":0.924724,"about_ca_system_score_codex":0.00030125564,"about_ca_system_score_gemma":0.000049910577,"threshold_uncertainty_score":0.99993324},"labels":[],"label_agreement":null},{"id":"W2143626656","doi":"10.1109/iccd.2005.30","title":"Asynchronous IC interconnect network design and implementation using a standard ASIC flow","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Asynchronous communication; Computer science; Application-specific integrated circuit; Interconnection; Design flow; Clock skew; Asynchronous system; Pipeline (software); Embedded system; Integrated circuit design; Context (archaeology); Latency (audio); Block (permutation group theory); Skew; Computer architecture; Synchronous circuit; Computer network; Jitter; Telecommunications; Clock signal","score_opus":0.009498067136600343,"score_gpt":0.2277387630926293,"score_spread":0.21824069595602896,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143626656","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26206434,0.00040311995,0.7362092,0.000008994271,0.00026047384,0.00027981403,0.0000033362492,0.00029081854,0.00047987455],"genre_scores_gemma":[0.83291376,0.000034782923,0.16672054,0.000025799021,0.00022178722,0.000015926249,0.000010256653,0.000044144206,0.0000129785985],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990104,0.000035133944,0.00025959592,0.00017674922,0.0001357438,0.00038241965],"domain_scores_gemma":[0.99969566,0.000055799363,0.000026730837,0.00014605692,0.000026609472,0.00004914021],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027234477,0.00018813355,0.00018160656,0.00008839083,0.00009567135,0.000095934454,0.00007315398,0.000057826644,0.0002667244],"category_scores_gemma":[0.0000023753673,0.00018183378,0.000029156297,0.00019816458,0.000022765944,0.0003341215,0.000022483397,0.00009197461,0.000021972382],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023637227,0.000006939446,0.0013347354,0.00004966386,0.000049645165,0.000010169699,0.00019608063,0.9550161,0.006308801,0.00040589098,0.00611183,0.030486546],"study_design_scores_gemma":[0.0010266909,0.0001745956,0.0011560156,0.000049024933,0.000049383198,0.00003374036,0.000104462575,0.96845174,0.026485685,0.0008732012,0.0011718197,0.00042363556],"about_ca_topic_score_codex":0.00007362937,"about_ca_topic_score_gemma":0.00010095762,"teacher_disagreement_score":0.5708494,"about_ca_system_score_codex":0.00021257294,"about_ca_system_score_gemma":0.00002965672,"threshold_uncertainty_score":0.7414966},"labels":[],"label_agreement":null},{"id":"W2143699720","doi":"10.1109/82.868458","title":"A fast parallel multiplier-accumulator using the modified Booth algorithm","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":103,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Datapath; Booth's multiplication algorithm; Computer science; Speedup; Multiplier (economics); Encoder; Accumulator (cryptography); Parallel computing; Algorithm; Computer hardware; 16-bit; Carry (investment); Adder","score_opus":0.022342802480773492,"score_gpt":0.22082068176080955,"score_spread":0.19847787928003605,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2143699720","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17848381,0.0019372161,0.8171289,0.000006732584,0.00014254403,0.00028058875,0.00005590027,0.00021322862,0.0017510914],"genre_scores_gemma":[0.9992462,0.00011155902,0.000058790192,0.000026466912,0.00010210515,0.000028206181,0.0000031710538,0.00004781468,0.00037569166],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99864864,0.000022111057,0.00037360104,0.00031692584,0.00025509624,0.0003836359],"domain_scores_gemma":[0.99955,0.000050565202,0.000046451787,0.00014642937,0.00004242751,0.00016413689],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012984038,0.00030851603,0.00030997588,0.00012074788,0.0008383917,0.00068171934,0.00011342577,0.0001282559,0.000016030355],"category_scores_gemma":[7.0524123e-7,0.00023159945,0.00006537387,0.00027669253,0.00011762481,0.00086215953,0.0000012423629,0.00025980116,0.000005963701],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008475056,0.000039784918,0.00001090325,0.00011683864,0.00005124677,0.0000063735906,0.00068586937,0.41303322,0.0007900939,0.000008045392,0.000009274091,0.5852399],"study_design_scores_gemma":[0.0005545827,0.00008520085,0.000041751395,0.00020533224,0.000045085035,0.00012710928,0.00030242314,0.99758935,0.00028150907,0.000024070974,0.0003979636,0.0003456101],"about_ca_topic_score_codex":0.00003410774,"about_ca_topic_score_gemma":0.000002989493,"teacher_disagreement_score":0.8207624,"about_ca_system_score_codex":0.00005089686,"about_ca_system_score_gemma":0.000034937664,"threshold_uncertainty_score":0.9444352},"labels":[],"label_agreement":null},{"id":"W2144014713","doi":"10.1007/s10470-011-9734-2","title":"FPGA realization of high performance large size computational functions: multipliers and applications","year":2011,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Field-programmable gate array; Operand; Computer science; Lookup table; Multiplication (music); Realization (probability); Parallel computing; Computation; Reconfigurable computing; Implementation; Computer architecture; Algorithm; Embedded system; Computer hardware; Mathematics","score_opus":0.01162604512625174,"score_gpt":0.19382917023477553,"score_spread":0.1822031251085238,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144014713","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.327968,0.00085164275,0.6687079,0.000003428952,0.000039240575,0.00021313241,0.000034387554,0.00017251864,0.002009742],"genre_scores_gemma":[0.99880195,0.00016207756,0.00078453205,0.000033990193,0.000034044588,0.000044267596,0.00007333407,0.000026639265,0.000039197545],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991124,0.000015975034,0.00031525336,0.00021000147,0.0001386915,0.00020764308],"domain_scores_gemma":[0.9995041,0.00004771764,0.00008490982,0.00008293819,0.00020721501,0.00007313643],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015364622,0.00017062757,0.00019442578,0.00015120825,0.00021346028,0.000040255087,0.000078789126,0.00009937849,0.000057738704],"category_scores_gemma":[0.000009523906,0.00015547425,0.000018294988,0.00045176543,0.0001054138,0.00042548563,0.000012022333,0.00016271177,0.0000047774142],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005842837,0.0002724203,0.03389859,0.0017556533,0.00029030166,0.000005408292,0.005748323,0.061277196,0.010743937,0.0074584913,0.00044077614,0.8780505],"study_design_scores_gemma":[0.0015477623,0.00023768253,0.0830552,0.00046546845,0.00016520421,0.00004843395,0.0014397957,0.89928955,0.008185515,0.00399945,0.0008248634,0.0007410536],"about_ca_topic_score_codex":0.000034998047,"about_ca_topic_score_gemma":0.000007871111,"teacher_disagreement_score":0.87730944,"about_ca_system_score_codex":0.00003082779,"about_ca_system_score_gemma":0.000049215523,"threshold_uncertainty_score":0.6340056},"labels":[],"label_agreement":null},{"id":"W2144057305","doi":"10.1109/tcad.2008.2003291","title":"Early Analysis and Budgeting of Margins and Corners Using Two-Sided Analytical Yield Models","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Process (computing); Path (computing); Chip; Reliability engineering; Engineering; Embedded system; Telecommunications","score_opus":0.05201938884239618,"score_gpt":0.22387667473020964,"score_spread":0.17185728588781346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144057305","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46168476,0.00020010181,0.5376438,0.0000014801743,0.00015803619,0.00019444838,0.000022458005,0.00006269724,0.000032220596],"genre_scores_gemma":[0.99673706,0.0002609419,0.0028958677,0.0000073192105,0.000026447782,0.000010978392,0.0000022767965,0.000039896127,0.000019223795],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981184,0.00013034984,0.0007798599,0.00037837334,0.00028154155,0.00031149236],"domain_scores_gemma":[0.99879026,0.00042382386,0.00014325198,0.00027402432,0.00019541878,0.0001731889],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003690025,0.00034423772,0.0008646794,0.0008883801,0.00015050487,0.00006632311,0.00012488778,0.00017803615,0.0000053300146],"category_scores_gemma":[0.0000057848356,0.0003132621,0.000115655326,0.0010005889,0.00016804475,0.000316465,0.0000022844677,0.00030267943,6.671633e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029214527,0.00004944938,0.00038402365,0.00014476766,0.0009564369,0.00001735718,0.00090074353,0.9687141,0.02591655,0.00007220032,0.00001671487,0.0027984167],"study_design_scores_gemma":[0.00062666606,0.0002478068,0.0006062286,0.00034497152,0.0004360489,0.00010815547,0.00016240122,0.9885664,0.0085941,0.000012439399,0.0000010409575,0.00029371367],"about_ca_topic_score_codex":0.0009116572,"about_ca_topic_score_gemma":0.00001220356,"teacher_disagreement_score":0.5350523,"about_ca_system_score_codex":0.000071835886,"about_ca_system_score_gemma":0.000054644657,"threshold_uncertainty_score":0.99993193},"labels":[],"label_agreement":null},{"id":"W2144786659","doi":"10.1109/fpt.2009.5377666","title":"PGR: Period and glitch reduction via clock skew scheduling, delay padding and GlitchLess","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Glitch; Computer science; Padding; Timing failure; Clock skew; Skew; Propagation delay; Electronic circuit; Scheduling (production processes); Dynamic demand; Speedup; Field-programmable gate array; Static timing analysis; Delay calculation; Routing (electronic design automation); Power (physics); Embedded system; Parallel computing; Clock signal; Electrical engineering; Engineering; Computer network; Telecommunications; Jitter","score_opus":0.005198989541651585,"score_gpt":0.1978574715685014,"score_spread":0.19265848202684982,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2144786659","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97366935,0.0021121,0.020547342,0.0001879295,0.0003608308,0.00018627163,0.0000015729472,0.0005590948,0.002375486],"genre_scores_gemma":[0.98505664,0.0004521057,0.014022849,0.000042038093,0.00019732933,0.000008170665,0.000004122534,0.000032845088,0.00018388545],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99894553,0.000015182859,0.0002528254,0.0002852037,0.00015206554,0.000349193],"domain_scores_gemma":[0.99956065,0.000013865478,0.00002648545,0.00022232444,0.000036727815,0.00013995897],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018172244,0.00023258744,0.0002169844,0.0001015298,0.00014323248,0.000121967954,0.00008988355,0.00013784158,0.00005446021],"category_scores_gemma":[0.0000099779845,0.00022108766,0.000029506196,0.00019594218,0.000041994692,0.0004737625,0.000024625004,0.00021703875,0.000026162268],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013451619,0.00016929174,0.0061849477,0.00064344873,0.00029117416,0.000086556865,0.008990275,0.02535424,0.5003274,0.011265039,0.004367152,0.44218597],"study_design_scores_gemma":[0.0034572913,0.00068435696,0.023509594,0.0003565659,0.00018856427,0.001693549,0.0014488439,0.8263206,0.12012326,0.0028207079,0.016721694,0.0026749668],"about_ca_topic_score_codex":0.00001229613,"about_ca_topic_score_gemma":0.0000035480214,"teacher_disagreement_score":0.8009664,"about_ca_system_score_codex":0.00006478727,"about_ca_system_score_gemma":0.000011799332,"threshold_uncertainty_score":0.9015693},"labels":[],"label_agreement":null},{"id":"W2145082691","doi":"10.1109/ccece.2005.1556932","title":"Performance evaluation of multiple-valued logic circuits using statistical approach","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Benchmark (surveying); Logic synthesis; Boolean function; Computer science; Algorithm; Logic gate; Combinational logic; Logic optimization; Sequential logic; Binary number; Theoretical computer science; Mathematics; Arithmetic","score_opus":0.05075646764245357,"score_gpt":0.2610017322576381,"score_spread":0.21024526461518456,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2145082691","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7200641,0.000084989166,0.25793254,0.0000010211015,0.0001622291,0.00031017116,0.000008232101,0.0001772169,0.021259475],"genre_scores_gemma":[0.9647198,0.0000051121865,0.035051838,0.000006261163,0.000082123086,0.000022445545,0.00004131674,0.000034564233,0.00003657382],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99843055,0.000053916476,0.00038789556,0.00019553817,0.00062107603,0.0003110098],"domain_scores_gemma":[0.99944305,0.00005259669,0.000047133595,0.00024956485,0.00016318241,0.000044450462],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00068110175,0.00018157867,0.00022047367,0.0001393908,0.000057156187,0.000019054556,0.0001350094,0.00009641929,0.0001616216],"category_scores_gemma":[0.000039373208,0.0001663809,0.000033743487,0.00027313692,0.00006207845,0.00026389465,0.000017400056,0.000119230375,0.000038649978],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000049205014,0.000069454945,0.007914954,0.00014771121,0.0000233322,6.059176e-7,0.00007242538,0.9609401,0.022203151,0.0013572678,0.0002994672,0.0069666104],"study_design_scores_gemma":[0.00073278183,0.000027861712,0.032500543,0.00001641962,0.000058581925,0.0000069600183,0.000021444383,0.95467263,0.01163683,0.00010589858,0.000017056032,0.00020301208],"about_ca_topic_score_codex":0.000046773857,"about_ca_topic_score_gemma":0.0000038095914,"teacher_disagreement_score":0.24465564,"about_ca_system_score_codex":0.00017925084,"about_ca_system_score_gemma":0.00005013159,"threshold_uncertainty_score":0.6784816},"labels":[],"label_agreement":null},{"id":"W2146192086","doi":"10.5555/1266366.1266703","title":"Maximum circuit activity estimation using pseudo-boolean satisfiability","year":2007,"lang":"en","type":"article","venue":"Design, Automation, and Test in Europe","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":23,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Combinational logic; Boolean circuit; Boolean satisfiability problem; Robustness (evolution); Circuit minimization for Boolean functions; Very-large-scale integration; Boolean function; Computer science; Satisfiability; Electronic circuit; Algorithm; CMOS; Logic gate; Maximum satisfiability problem; Dissipation; Circuit reliability; Sequential logic; Integrated circuit; Power (physics); Electronic engineering; Reliability (semiconductor); Engineering; Electrical engineering; Embedded system","score_opus":0.020444072477229302,"score_gpt":0.23262858540437945,"score_spread":0.21218451292715015,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146192086","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5448315,0.000040597253,0.45367232,0.000007299549,0.00014734012,0.00026204786,0.000003016742,0.00041413077,0.0006217101],"genre_scores_gemma":[0.9803945,0.000030719224,0.019403622,0.000021892849,0.00005952967,0.0000075713283,0.0000073019905,0.000054192387,0.000020716032],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986001,0.00009076038,0.00042059112,0.0002846049,0.00023042425,0.00037350119],"domain_scores_gemma":[0.9989069,0.00050666864,0.00008005455,0.0003047049,0.00010247108,0.000099178804],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012653178,0.00024366088,0.00022643025,0.00028142534,0.00013100692,0.000092217466,0.00012834813,0.00010613214,0.000029923773],"category_scores_gemma":[0.00039803245,0.0002605931,0.000021862306,0.0008055631,0.00006892031,0.0007571098,0.000021648379,0.00019633317,0.000045410845],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043642533,0.00038384768,0.1990814,0.00077424914,0.000058884434,0.00008758867,0.004127638,0.39392152,0.14432934,0.0011581555,0.00047026217,0.25556347],"study_design_scores_gemma":[0.00030987113,0.000041500254,0.35466117,0.00003989085,0.00001228968,0.00002414293,0.000009239208,0.6354497,0.00855453,0.000578486,0.00007743703,0.00024172194],"about_ca_topic_score_codex":0.000037538448,"about_ca_topic_score_gemma":0.00001826044,"teacher_disagreement_score":0.43556294,"about_ca_system_score_codex":0.00017603299,"about_ca_system_score_gemma":0.00005014831,"threshold_uncertainty_score":0.9999846},"labels":[],"label_agreement":null},{"id":"W2146724337","doi":"10.1109/asap.2007.4429986","title":"Design and implementation of a surface peak thermal detector algorithm","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec en Outaouais","funders":"","keywords":"Very-large-scale integration; Finite element method; Computer science; Modular design; Algorithm; Detector; Electronic engineering; Algorithm design; Chip; Thermal; Electronic circuit; Engineering; Electrical engineering","score_opus":0.008145289817205725,"score_gpt":0.23322319729763497,"score_spread":0.22507790748042925,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146724337","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55100864,0.00009175074,0.4482774,0.0000031652758,0.00006783388,0.00014405107,0.0000013639485,0.00010035103,0.0003054255],"genre_scores_gemma":[0.89775336,0.000021960144,0.10213107,0.000009092708,0.000023754354,0.0000025264508,0.00000144171,0.00002092446,0.00003586809],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993799,0.000011932993,0.00019126583,0.00008938379,0.00011742347,0.00021013155],"domain_scores_gemma":[0.9997397,0.000062726634,0.000021536776,0.00010304322,0.000025250662,0.000047711375],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003576436,0.00010068753,0.00010218042,0.000056727076,0.000022885408,0.000011411667,0.00006052886,0.000040528754,0.00017910807],"category_scores_gemma":[0.0000015240936,0.00009065745,0.000015677497,0.00012212172,0.000018445127,0.00016294341,0.000012475541,0.000053015356,0.0000142817025],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017058854,0.0000145693875,0.0022683807,0.00006856561,0.000070352035,0.000006753812,0.0015594425,0.014837953,0.7547365,0.00005400535,0.0004007854,0.22596568],"study_design_scores_gemma":[0.00054417166,0.00009396307,0.023500105,0.000005976616,0.000012748943,0.0000050430426,0.00030929578,0.082534336,0.8926674,0.000010369188,0.00015752381,0.0001590281],"about_ca_topic_score_codex":0.000043769698,"about_ca_topic_score_gemma":0.000014235096,"teacher_disagreement_score":0.34674472,"about_ca_system_score_codex":0.00003041083,"about_ca_system_score_gemma":0.000010188268,"threshold_uncertainty_score":0.36969036},"labels":[],"label_agreement":null},{"id":"W2146989169","doi":"10.1109/mwscas.2009.5236056","title":"A circuit design and fabrication approach to address global process variation","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Reticle; Wafer; Process variation; Process (computing); Physical design; Electronic engineering; Integrated circuit layout; Computer science; Fabrication; Integrated circuit design; Line (geometry); Circuit design; Integrated circuit; Process corners; CMOS; Engineering; Electrical engineering","score_opus":0.018248577507719216,"score_gpt":0.2259348833274533,"score_spread":0.20768630581973407,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2146989169","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03343618,0.000054161635,0.93885124,0.000036103353,0.000077935736,0.00053393375,0.0000018274043,0.0005636876,0.02644495],"genre_scores_gemma":[0.97597724,0.000007922342,0.023683356,0.00013519356,0.00006453622,0.000054783537,0.000005896284,0.000012008223,0.000059036898],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99924886,0.00001588616,0.00015371811,0.0002029246,0.00016592492,0.0002126983],"domain_scores_gemma":[0.99964917,0.000012308581,0.000017418091,0.00016494837,0.00006045288,0.00009570497],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001575925,0.00013401386,0.00011484674,0.00006603026,0.000044918455,0.0000692166,0.00012500497,0.000072111885,0.000010753824],"category_scores_gemma":[0.000018874178,0.00012850932,0.00001223288,0.00043913568,0.000006775256,0.00032299163,0.0000063936664,0.000056203142,0.00004330361],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006303446,0.00022868275,0.0008580039,0.00027612966,0.00008640014,0.0000027643728,0.0056461496,0.8491336,0.017580364,0.02042937,0.011225294,0.09447022],"study_design_scores_gemma":[0.00070604484,0.00018036392,0.09749594,0.000029543433,0.000038085374,0.000023540886,0.00008085493,0.88990504,0.0071521895,0.0034020345,0.0003740525,0.0006122927],"about_ca_topic_score_codex":0.0000052309238,"about_ca_topic_score_gemma":3.213331e-7,"teacher_disagreement_score":0.94254106,"about_ca_system_score_codex":0.00013596468,"about_ca_system_score_gemma":0.000021714734,"threshold_uncertainty_score":0.52404577},"labels":[],"label_agreement":null},{"id":"W2147005792","doi":"10.1109/iscas.1999.780141","title":"A new approach to analyze interconnect delays in RC wire models","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Capacitance; Waveform; Interconnection; Very-large-scale integration; Parasitic capacitance; Electronic circuit; Load resistance; RC circuit; Electronic engineering; Symmetry (geometry); Topology (electrical circuits); Electrical engineering; Computer science; Mathematics; Physics; Engineering; Voltage; Capacitor; Telecommunications; Geometry; Electrode","score_opus":0.017191687251762178,"score_gpt":0.20615248284040558,"score_spread":0.1889607955886434,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147005792","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.072143555,0.000106768784,0.65693516,0.000022671982,0.00014044723,0.00021632384,8.815137e-7,0.00026552478,0.2701687],"genre_scores_gemma":[0.93925935,0.000017562332,0.059031703,0.00012004996,0.00003091147,0.000028920505,0.0000023486791,0.000044574343,0.0014645606],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99895835,0.000023715593,0.00024977655,0.0002506591,0.00013711555,0.00038039943],"domain_scores_gemma":[0.9994384,0.000022785698,0.0000097321945,0.0003406355,0.000016171813,0.00017229283],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021044332,0.00019710456,0.00022529051,0.00028782088,0.000018364417,0.000040944597,0.00021391606,0.000089081776,0.00029199224],"category_scores_gemma":[0.000016482973,0.0001835245,0.00004857778,0.0006471084,0.000006549178,0.00036787888,0.000022602651,0.00016981314,0.000345327],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008333772,0.000037556383,0.00026280837,0.000039185576,0.000040093426,0.0000067069855,0.0016470164,0.9566406,0.0011278696,0.013785838,0.021394005,0.0050099664],"study_design_scores_gemma":[0.0005477199,0.00003181172,0.00010041601,0.000029384417,0.0000103436705,0.000014372696,0.0002244719,0.98843414,0.0056313733,0.0010659312,0.0034934515,0.00041658178],"about_ca_topic_score_codex":0.00010463013,"about_ca_topic_score_gemma":0.00009815111,"teacher_disagreement_score":0.8671158,"about_ca_system_score_codex":0.0001376887,"about_ca_system_score_gemma":0.00003504589,"threshold_uncertainty_score":0.7483912},"labels":[],"label_agreement":null},{"id":"W2147175072","doi":"10.1109/nocs.2009.5071472","title":"Estimating reliability and throughput of source-synchronous wave-pipelined interconnect","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Throughput; Reliability (semiconductor); Interconnection; CMOS; Bandwidth (computing); Electronic engineering; Noise (video); Electronic circuit; Parallel computing; Electrical engineering; Telecommunications; Engineering; Wireless","score_opus":0.008084608716953236,"score_gpt":0.20704272404858307,"score_spread":0.19895811533162983,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147175072","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7417425,0.00016717832,0.25208387,0.00007696602,0.0001930797,0.00015682641,0.0000015409895,0.00042514296,0.0051528807],"genre_scores_gemma":[0.92554426,0.000018861982,0.0741958,0.00005545698,0.000078864316,0.0000035296794,0.0000022930544,0.000021499705,0.00007940076],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99899685,0.000018448705,0.00038535215,0.00021081613,0.00012624956,0.00026225238],"domain_scores_gemma":[0.9994171,0.000096586664,0.00003906539,0.00033691293,0.00004367422,0.000066647735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027992128,0.0001864069,0.00028231757,0.00007111749,0.00004028885,0.000023830804,0.00011125589,0.00008607783,0.00011154606],"category_scores_gemma":[0.000095723204,0.00016240194,0.00004745831,0.00014780197,0.00005376843,0.00025818404,0.000028959177,0.00015055374,0.000020890448],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006512494,0.00018619194,0.002274829,0.0007565975,0.00009645037,0.000014128438,0.005971773,0.43204704,0.04543955,0.0007993399,0.003751492,0.5085975],"study_design_scores_gemma":[0.0004175773,0.00017558348,0.0020363897,0.00006825103,0.000016534585,0.000015778733,0.000072386174,0.9722164,0.023862684,0.0005206959,0.00036580002,0.00023187842],"about_ca_topic_score_codex":0.000025043248,"about_ca_topic_score_gemma":0.0000044744042,"teacher_disagreement_score":0.5401694,"about_ca_system_score_codex":0.00005947885,"about_ca_system_score_gemma":0.000013545735,"threshold_uncertainty_score":0.6622559},"labels":[],"label_agreement":null},{"id":"W2147215117","doi":"10.1109/iscas.2007.378043","title":"Power Reduction of On-Chip Serial Links","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Serialization; Computer science; Serial communication; Reduction (mathematics); Parallel computing; Chip; Power (physics); Routing (electronic design automation); System on a chip; Embedded system; Computer hardware; Telecommunications; Mathematics","score_opus":0.007789463611703434,"score_gpt":0.2100626730362169,"score_spread":0.20227320942451346,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147215117","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8898588,0.000023002613,0.0070225466,0.00002361439,0.0021338444,0.0001011984,0.0000012766708,0.0002982624,0.10053746],"genre_scores_gemma":[0.9972173,0.000008815075,0.0018349435,0.000020892483,0.00026478243,0.0000018277193,0.0000022864529,0.000025864692,0.0006232857],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99934274,0.0000049960486,0.00020947415,0.00009745419,0.00014418772,0.00020112142],"domain_scores_gemma":[0.9996858,0.000019987661,0.0000191203,0.00019855486,0.000027017462,0.000049500995],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022246086,0.00010197636,0.00011053643,0.00012071552,0.000018789442,0.000007827976,0.00008383334,0.00015521637,0.0004541389],"category_scores_gemma":[0.000008334661,0.00009199942,0.000036925092,0.00016465942,0.000021036421,0.00011784607,0.000008211524,0.00019117113,0.00020287622],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00034284554,0.00017712447,0.00082003983,0.00013909713,0.00015409458,0.000015873682,0.0020972749,0.046562545,0.8857457,0.009611278,0.04024425,0.014089904],"study_design_scores_gemma":[0.00058413536,0.00021603348,0.005151446,0.000028720993,0.000008177944,0.000012607487,0.00011734376,0.0016236554,0.9843489,0.00012548425,0.0075314105,0.00025209016],"about_ca_topic_score_codex":0.0000061093933,"about_ca_topic_score_gemma":0.0000022871584,"teacher_disagreement_score":0.10735851,"about_ca_system_score_codex":0.000043902266,"about_ca_system_score_gemma":0.0000082882025,"threshold_uncertainty_score":0.49725026},"labels":[],"label_agreement":null},{"id":"W2147293823","doi":"10.1109/mcmc.1993.302138","title":"Transient waveform estimation of high-speed MCM networks using complex frequency hopping","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Waveform; Moment (physics); Nonlinear system; Computer science; Lossy compression; Matching (statistics); Electronic engineering; Superposition principle; Frequency-hopping spread spectrum; Transient (computer programming); Algorithm; Topology (electrical circuits); Telecommunications; Mathematics; Physics; Engineering; Artificial intelligence; Electrical engineering","score_opus":0.030914868819280086,"score_gpt":0.21149278129887322,"score_spread":0.18057791247959315,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147293823","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47512934,0.00017157718,0.517284,0.000030264,0.00038136783,0.0002162358,0.0000037763525,0.00036089012,0.006422591],"genre_scores_gemma":[0.96293736,0.000053862557,0.03679602,0.000031073287,0.000077833036,0.0000030902804,0.000014559111,0.000044591998,0.000041599116],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987935,0.000013187702,0.0004465039,0.00016181724,0.00022274085,0.00036226795],"domain_scores_gemma":[0.99951833,0.00002955899,0.000052768606,0.00027743765,0.000045859084,0.00007602143],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011433714,0.00020737048,0.0002752232,0.00016300754,0.000070458824,0.000027050379,0.00015743161,0.000106910265,0.0007892192],"category_scores_gemma":[0.00000573638,0.0001963074,0.0000657127,0.00038228984,0.000041703934,0.00041489615,0.000012557439,0.00014857134,0.000041610376],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001969402,0.000021730399,0.000060278642,0.00007213337,0.000034284087,0.0000027162785,0.00034072713,0.9771734,0.013760964,0.0005179203,0.00049667817,0.0075172386],"study_design_scores_gemma":[0.00041671848,0.000035290203,0.0014612462,0.00006409292,0.000025625855,0.000010336299,0.000022818009,0.9932664,0.004334129,0.00006455219,0.000060409104,0.000238398],"about_ca_topic_score_codex":0.000105172105,"about_ca_topic_score_gemma":0.000010648049,"teacher_disagreement_score":0.48780805,"about_ca_system_score_codex":0.00015474315,"about_ca_system_score_gemma":0.0000056069484,"threshold_uncertainty_score":0.8641397},"labels":[],"label_agreement":null},{"id":"W2147649838","doi":"10.1109/tcsi.2009.2039258","title":"An Efficient Delay Model for MOS Current-Mode Logic Automated Design and Optimization","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Computer science; Current-mode logic; Automation; Adder; Logic gate; Algorithm; Computer engineering; Electronic engineering; Computer hardware; Engineering","score_opus":0.018084285048837908,"score_gpt":0.24185053873565268,"score_spread":0.22376625368681477,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147649838","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.065312155,0.00022580147,0.93140143,0.000008694896,0.0011725504,0.0010047867,0.00004918071,0.00078270916,0.000042704483],"genre_scores_gemma":[0.9948134,0.00012168691,0.0046492214,0.000011927037,0.000041831572,0.00024488824,0.000009923421,0.00006897842,0.000038176364],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99877375,0.000049671762,0.00030837225,0.00035175303,0.00019234265,0.00032408212],"domain_scores_gemma":[0.99928993,0.00006124919,0.000045671502,0.00030558722,0.00007108052,0.0002265062],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002933121,0.00027245854,0.00026503767,0.00019094931,0.00028093133,0.00013070188,0.00011178472,0.00019938809,0.0000053956587],"category_scores_gemma":[0.0000036588274,0.0002514615,0.000052557025,0.00015563575,0.00006377684,0.00019629524,5.0381885e-7,0.00021951318,0.000002601499],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009341696,0.00005227013,0.0000010031918,0.00015177422,0.00003775206,8.880275e-7,0.00043587948,0.94690573,0.046537682,0.00011435837,0.000040312432,0.0057129837],"study_design_scores_gemma":[0.0006868416,0.000098363045,0.0000053221,0.000060719172,0.00006619648,0.000036123514,0.000052025134,0.9960598,0.0025404233,0.0000069717958,0.00007283911,0.0003144125],"about_ca_topic_score_codex":0.0000056924537,"about_ca_topic_score_gemma":0.000004795163,"teacher_disagreement_score":0.92950124,"about_ca_system_score_codex":0.00005266777,"about_ca_system_score_gemma":0.00004096352,"threshold_uncertainty_score":0.99999374},"labels":[],"label_agreement":null},{"id":"W2147863818","doi":"10.1109/isqed.2011.5770776","title":"Digitally programmable SRAM timing for nano-scale technologies","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Static random-access memory; Dissipation; Computer science; Embedded system; Guard (computer science); CMOS; Failure rate; Process (computing); Degradation (telecommunications); Electronic engineering; Computer hardware; Engineering; Reliability engineering; Operating system","score_opus":0.027179074656796944,"score_gpt":0.19738835339373023,"score_spread":0.17020927873693328,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2147863818","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2738356,0.000623998,0.34856588,0.00010336158,0.0012177394,0.0024137194,0.000019135266,0.022130543,0.35109004],"genre_scores_gemma":[0.9026381,0.000018683882,0.09497051,0.000012390157,0.000023968509,0.00026879346,0.00000526791,0.000056815534,0.0020054788],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990778,0.0000018987813,0.00019136579,0.00018065407,0.00009538143,0.00045292499],"domain_scores_gemma":[0.9995744,0.000020936239,0.000019300278,0.0003077439,0.000039624356,0.000037956128],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008596398,0.00017554594,0.00016043741,0.00010843577,0.0000606838,0.00005916832,0.00028255454,0.00012820297,0.000050245933],"category_scores_gemma":[0.000015551192,0.00014960172,0.00005937821,0.00019000366,0.00005253064,0.00044590657,0.000047003137,0.00008716369,0.00014979707],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013213624,0.00051879406,0.009587681,0.0014456288,0.0005030323,0.000029411036,0.0039043287,0.0068066167,0.060855832,0.012023318,0.057617106,0.8465761],"study_design_scores_gemma":[0.00086057046,0.00043449397,0.00034094715,0.00007621241,0.00004115131,0.00001828424,0.0008240766,0.054426245,0.82681495,0.002993548,0.112213135,0.00095640385],"about_ca_topic_score_codex":0.00000656939,"about_ca_topic_score_gemma":0.000010980783,"teacher_disagreement_score":0.84561974,"about_ca_system_score_codex":0.000041827298,"about_ca_system_score_gemma":0.000012261542,"threshold_uncertainty_score":0.6100581},"labels":[],"label_agreement":null},{"id":"W2148079380","doi":"10.1109/isqed.2010.5450482","title":"Comparative analysis and study of metastability on high-performance flip-flops","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"FLOPS; Metastability; CMOS; Swing; Flip; Voltage; Flip-flop; Computer science; Electronic engineering; Parallel computing; Topology (electrical circuits); Electrical engineering; Physics; Engineering; Chemistry","score_opus":0.011716091267961228,"score_gpt":0.23391469627198117,"score_spread":0.22219860500401994,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148079380","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9956483,0.000012595156,0.0004976863,0.000006379885,0.0002283951,0.00033812615,0.000007909325,0.00016959803,0.003090981],"genre_scores_gemma":[0.99841857,0.000008575562,0.0014380192,0.000007954469,0.000025489393,0.000027059068,0.000004411327,0.000012917506,0.0000570042],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.99887127,0.000034970875,0.00035246726,0.00026096185,0.00026155286,0.00021878479],"domain_scores_gemma":[0.9991542,0.00010412908,0.000046710436,0.00053962896,0.00007362865,0.00008167007],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003340518,0.00021662889,0.00054656947,0.0003125666,0.000060549926,0.0000228793,0.00017734479,0.00006027202,0.0002576202],"category_scores_gemma":[0.000009579266,0.00017166813,0.000045669374,0.00088075397,0.00007542817,0.000250371,0.00003735416,0.00029081845,0.000032804164],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021617349,0.001954423,0.70351213,0.00021515288,0.005339438,0.000005640899,0.012044283,0.18597567,0.0817817,0.0009955545,0.0004748612,0.007484953],"study_design_scores_gemma":[0.00079177803,0.00049178844,0.78858846,0.0000040042714,0.0003967842,7.1237207e-7,0.0004975882,0.08601438,0.12283003,0.000010546247,0.0000928478,0.00028108872],"about_ca_topic_score_codex":0.000112359325,"about_ca_topic_score_gemma":0.0007055401,"teacher_disagreement_score":0.09996129,"about_ca_system_score_codex":0.000021593069,"about_ca_system_score_gemma":0.000009115776,"threshold_uncertainty_score":0.7000423},"labels":[],"label_agreement":null},{"id":"W2148111974","doi":"10.1109/tadvp.2007.908019","title":"Model Order Reduction With Parametric Port Formulation","year":2007,"lang":"en","type":"article","venue":"IEEE Transactions on Advanced Packaging","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Reduction (mathematics); Model order reduction; Resistive touchscreen; Interconnection; Parametric statistics; Transformation (genetics); Computer science; Matrix (chemical analysis); Port (circuit theory); Mathematical optimization; Algorithm; Topology (electrical circuits); Electronic engineering; Mathematics; Engineering; Telecommunications","score_opus":0.012113433361944483,"score_gpt":0.231310253881931,"score_spread":0.2191968205199865,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148111974","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22935566,0.000036382524,0.76723814,0.000014013053,0.0005165337,0.0002613331,0.0000042041174,0.00066523073,0.0019085017],"genre_scores_gemma":[0.94903284,0.000063416956,0.050412454,0.00003571798,0.00004238158,0.000037832167,0.0000057501798,0.00008879497,0.00028083613],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986008,0.000007779244,0.00031579012,0.00028651016,0.00031775603,0.0004713807],"domain_scores_gemma":[0.99935186,0.000044223838,0.00005213575,0.00033555782,0.00009933008,0.00011692062],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019398904,0.00026876555,0.00019105569,0.0006464907,0.00019089105,0.000031681673,0.000096125805,0.000096944605,0.000020139918],"category_scores_gemma":[0.0000022642628,0.00026184003,0.000054985372,0.001421952,0.000028257855,0.0009001669,4.315818e-7,0.00037961363,0.000050063663],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000071480776,0.00003886227,0.000018510917,0.000026635404,0.000031397987,0.000003895332,0.00017735276,0.92179644,0.015485577,0.000025662626,0.00001552854,0.062308665],"study_design_scores_gemma":[0.0009757126,0.000111997244,0.00021088767,0.00007477537,0.000050257044,0.000044771612,0.00014712299,0.76757336,0.22997932,0.00012309477,0.00023043317,0.000478283],"about_ca_topic_score_codex":0.0000027953001,"about_ca_topic_score_gemma":0.000014085126,"teacher_disagreement_score":0.71967715,"about_ca_system_score_codex":0.00028430726,"about_ca_system_score_gemma":0.000029954666,"threshold_uncertainty_score":0.9999834},"labels":[],"label_agreement":null},{"id":"W2148126137","doi":"10.1109/isqed.2008.4479799","title":"A Tunable Clock Buffer for Intra-die PVT Compensation in Single-Edge Clock (SEC) Distribution Networks","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Clock skew; Timing failure; Digital clock manager; Skew; Clock domain crossing; Clock gating; Computer science; Reduction (mathematics); Enhanced Data Rates for GSM Evolution; Buffer (optical fiber); CPU multiplier; Clock network; Sizing; Die (integrated circuit); Electronic engineering; Synchronous circuit; Clock signal; Engineering; Jitter; Telecommunications; Mathematics","score_opus":0.018355641025050752,"score_gpt":0.19527177716391866,"score_spread":0.17691613613886792,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148126137","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53359264,0.0004443447,0.4619702,0.00007108319,0.0007649516,0.00072256004,0.00002330419,0.00053181744,0.0018791087],"genre_scores_gemma":[0.99704415,0.00013646399,0.0016584406,0.00006579783,0.0002612189,0.00011140045,0.00035125352,0.000054216584,0.00031707733],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985556,0.000024026065,0.00042539055,0.00025869955,0.00016339615,0.0005728693],"domain_scores_gemma":[0.9994125,0.00010673578,0.000041054096,0.00026952225,0.00007695236,0.0000932829],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019968569,0.00025275437,0.00028427687,0.00010758204,0.00012401992,0.000039970902,0.00016088273,0.00020297537,0.000056837707],"category_scores_gemma":[0.000030454268,0.00025292978,0.000071114955,0.0003477012,0.000043733184,0.00038349358,0.000025969877,0.00022498438,0.000066812514],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00020706492,0.0003809828,0.012485365,0.00030021378,0.00010569212,0.000041859956,0.00091180875,0.88141805,0.008404105,0.007575971,0.078929916,0.009238983],"study_design_scores_gemma":[0.0015832894,0.00015668524,0.0138332145,0.00005704895,0.000017731798,0.000021949894,0.00004110114,0.94098413,0.012804454,0.0001487955,0.02985856,0.00049305503],"about_ca_topic_score_codex":0.00004813086,"about_ca_topic_score_gemma":0.00010345086,"teacher_disagreement_score":0.4634515,"about_ca_system_score_codex":0.00041542872,"about_ca_system_score_gemma":0.000025018855,"threshold_uncertainty_score":0.9999923},"labels":[],"label_agreement":null},{"id":"W2148206192","doi":"10.1109/isqed.2009.4810397","title":"PVT variation impact on voltage island formation in MPSoC design","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Bottleneck; MPSoC; Voltage; Chip; Computer science; Process variation; Power (physics); Process (computing); Automotive engineering; Integrated circuit design; Energy (signal processing); Degradation (telecommunications); System on a chip; Process engineering; Engineering; Embedded system; Electrical engineering; Telecommunications","score_opus":0.00927853100716095,"score_gpt":0.21736037888770404,"score_spread":0.2080818478805431,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148206192","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2856842,0.000029555538,0.70176965,0.000045335823,0.00016447743,0.0003415068,0.0000036185772,0.0003638973,0.011597752],"genre_scores_gemma":[0.9982335,0.000027531836,0.001453169,0.00009239378,0.000057242218,0.000009116079,0.000014683581,0.000016289356,0.00009606289],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99924046,0.00002097205,0.00022390195,0.000104478124,0.00015601733,0.00025416198],"domain_scores_gemma":[0.9996967,0.000045282643,0.000024499239,0.00017211949,0.000016576974,0.000044825432],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023153369,0.00015671385,0.00013189286,0.0002360701,0.000028581897,0.000048712944,0.000091256756,0.00009121134,0.00014840704],"category_scores_gemma":[0.000013069921,0.00012733837,0.00003413654,0.00028008496,0.0000037885552,0.0007110392,0.0000034570833,0.00013152052,0.00028330233],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008311386,0.00007900208,0.00036891043,0.000027697932,0.000018548186,0.00001211926,0.0018204896,0.91834193,0.04771827,0.0008101106,0.016001241,0.014718573],"study_design_scores_gemma":[0.0008779706,0.00034043432,0.07183412,0.000034898654,0.0000066674497,0.000007026445,0.000018443154,0.89480233,0.03070586,0.0008925179,0.00020030176,0.00027944215],"about_ca_topic_score_codex":0.00001604947,"about_ca_topic_score_gemma":0.000015241361,"teacher_disagreement_score":0.7125493,"about_ca_system_score_codex":0.00025095782,"about_ca_system_score_gemma":0.000010155314,"threshold_uncertainty_score":0.5192708},"labels":[],"label_agreement":null},{"id":"W2148523868","doi":"10.1109/asic.2001.954669","title":"Efficient gate clustering for MTCMOS circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Cluster analysis; Computer science; Electronic circuit; Logic gate; Electrical engineering; Artificial intelligence; Engineering; Algorithm","score_opus":0.019998154933814394,"score_gpt":0.1954634652430716,"score_spread":0.1754653103092572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148523868","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34206074,0.00048336614,0.5781571,0.000098828576,0.0017626198,0.0008557543,0.000010835069,0.0018572492,0.074713476],"genre_scores_gemma":[0.99571466,0.00001965659,0.0021934838,0.00007030708,0.0001241584,0.00006824298,0.00000174123,0.00005379923,0.001753943],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991378,0.0000045150045,0.00019021913,0.00015932394,0.00012360392,0.0003845185],"domain_scores_gemma":[0.9996163,0.00003896297,0.0000134904185,0.00022773942,0.000024627141,0.000078864265],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009324456,0.0001528722,0.00013812601,0.00008688214,0.00006273503,0.000037791764,0.00014486186,0.000060851617,0.00046600177],"category_scores_gemma":[0.000009571989,0.00014361323,0.000056150682,0.00014783378,0.000013517306,0.00006270128,0.000020016845,0.000076908815,0.0005896192],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018297854,0.000027809903,0.00004225979,0.00015760095,0.00003165469,0.0000039617485,0.0005254631,0.9597645,0.009658944,0.0001897841,0.0107652005,0.018831016],"study_design_scores_gemma":[0.00043619995,0.000030356632,0.00010316374,0.000019365405,0.000008260338,0.000006631227,0.000017384156,0.98152477,0.007955542,0.000008105517,0.009675319,0.00021489486],"about_ca_topic_score_codex":0.0000018039966,"about_ca_topic_score_gemma":0.0000031186078,"teacher_disagreement_score":0.6536539,"about_ca_system_score_codex":0.00007055446,"about_ca_system_score_gemma":0.0000024450085,"threshold_uncertainty_score":0.7578559},"labels":[],"label_agreement":null},{"id":"W2148558022","doi":"10.1109/mwscas.2007.4488742","title":"Design-specific supply and threshold voltage optimization in nanometer era","year":2007,"lang":"en","type":"article","venue":"Conference proceedings","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Cadence; Threshold voltage; Voltage; Computer science; Power–delay product; Leakage (economics); Power optimization; Dynamic voltage scaling; Power (physics); Very-large-scale integration; Nonlinear system; Electronic engineering; Optimal design; Energy (signal processing); Integrated circuit design; Efficient energy use; Mathematical optimization; Control theory (sociology); Electrical engineering; Transistor; Engineering; Mathematics; Physics","score_opus":0.019546205012545777,"score_gpt":0.20495703904704096,"score_spread":0.18541083403449518,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148558022","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53291893,0.0004199637,0.46097133,0.00003540453,0.00019772997,0.00038749358,0.0000015257455,0.00028995503,0.0047776517],"genre_scores_gemma":[0.9794396,0.00049711217,0.019808885,0.00003365504,0.000059199396,0.000028750314,0.000004034324,0.000041987438,0.0000867693],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988115,0.0000019805461,0.0002985175,0.00027956575,0.00017143092,0.0004370269],"domain_scores_gemma":[0.99963635,0.000031588937,0.00003598547,0.000090923524,0.000102314836,0.000102842],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00043818128,0.00022267438,0.00020310741,0.0003370603,0.000050917053,0.0001685933,0.0001796395,0.0001380267,0.00013258032],"category_scores_gemma":[0.000013220975,0.0002251752,0.000017937016,0.00041567313,0.00006283734,0.0007206526,0.00003676614,0.0002544458,0.000028926635],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003570321,0.00019241137,0.15075725,0.00092109543,0.000095193674,0.00008667564,0.026933772,0.04843888,0.6708691,0.012893753,0.008236106,0.0802187],"study_design_scores_gemma":[0.0022699586,0.0002678479,0.03755921,0.00044163145,0.00002437978,0.000050567585,0.0010375851,0.78231645,0.16917695,0.0010621519,0.0042668968,0.001526349],"about_ca_topic_score_codex":0.00000220303,"about_ca_topic_score_gemma":0.0000017097555,"teacher_disagreement_score":0.7338776,"about_ca_system_score_codex":0.000086762644,"about_ca_system_score_gemma":0.00001769468,"threshold_uncertainty_score":0.9182378},"labels":[],"label_agreement":null},{"id":"W2148575734","doi":"10.1145/1278480.1278504","title":"Modeling and estimation of full-chip leakage current considering within-die correlation","year":2007,"lang":"en","type":"article","venue":"Proceedings - ACM IEEE Design Automation Conference","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Chip; Die (integrated circuit); Computer science; Electronic engineering; Engineering; Telecommunications","score_opus":0.04633693129847801,"score_gpt":0.2614161609531105,"score_spread":0.21507922965463247,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148575734","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44716984,0.00013747795,0.55139625,0.000011767796,0.00033664695,0.00031081913,0.0000014565394,0.00045249524,0.00018326764],"genre_scores_gemma":[0.9257311,0.00009664305,0.07402158,0.000008118448,0.00005542762,0.00003154511,0.00000755608,0.000043097683,0.000004884316],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981516,0.000013088899,0.00077945413,0.00031153197,0.0003978889,0.0003464224],"domain_scores_gemma":[0.9989514,0.00015782451,0.00023064889,0.00017681856,0.00036412023,0.00011919037],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011023218,0.0003015425,0.0003091113,0.00039252068,0.00012908262,0.0001384321,0.00022605997,0.00015446314,0.000013092908],"category_scores_gemma":[0.00037609207,0.0003275729,0.000034655477,0.00030482264,0.000071845185,0.0012481594,0.000038387723,0.0002956313,0.000022054814],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005143505,0.00002741328,0.00049995154,0.0007681906,0.00003514106,0.0000014896389,0.0055526155,0.797264,0.15900849,0.002339659,0.00007874446,0.03437288],"study_design_scores_gemma":[0.0003918003,0.000062552535,0.000544356,0.00036508395,0.00003874644,0.000023020359,0.00017184179,0.9195645,0.07615098,0.0023708062,0.0000057117704,0.00031059879],"about_ca_topic_score_codex":0.0000060737984,"about_ca_topic_score_gemma":0.0000027768378,"teacher_disagreement_score":0.4785613,"about_ca_system_score_codex":0.0001195244,"about_ca_system_score_gemma":0.000066067936,"threshold_uncertainty_score":0.9999176},"labels":[],"label_agreement":null},{"id":"W2148643981","doi":"10.1145/1013235.1013306","title":"Low-power asynchronous viterbi decoder for wireless applications","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Asynchronous communication; Viterbi decoder; Computer science; Viterbi algorithm; CMOS; Wireless; Power (physics); Decoding methods; Reduction (mathematics); State (computer science); Embedded system; Electronic engineering; Computer network; Telecommunications; Engineering; Algorithm","score_opus":0.0047587417315977576,"score_gpt":0.20453299558392324,"score_spread":0.19977425385232547,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148643981","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.093858406,0.00011355445,0.896628,0.00008026624,0.00038359594,0.00078931206,0.000014927333,0.0008579182,0.0072739962],"genre_scores_gemma":[0.97823787,0.000029801071,0.02023418,0.0001726899,0.00013075191,0.0007908479,0.000019815121,0.00008281554,0.00030123198],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990061,0.0000032419512,0.00024324248,0.00022760313,0.0001228781,0.00039694156],"domain_scores_gemma":[0.9993863,0.000038101076,0.000021094484,0.0003933133,0.00005464408,0.00010655064],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000780881,0.00020410024,0.00017776755,0.000098994744,0.00009508069,0.00005132517,0.00023132749,0.00011155509,0.00016705175],"category_scores_gemma":[0.0000029795071,0.00019495207,0.000077965466,0.00020687026,0.000034132216,0.00024951287,0.000019927693,0.00010547052,0.00060638326],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009398176,0.0015515964,0.00084754627,0.0015708015,0.0007281973,0.000021645881,0.0034155108,0.58694786,0.17559427,0.09139146,0.0366367,0.10120045],"study_design_scores_gemma":[0.0072363606,0.0005392035,0.0015294969,0.00018373512,0.0001273844,0.000066436885,0.00027077767,0.0884373,0.73144233,0.008350638,0.158933,0.0028833356],"about_ca_topic_score_codex":0.000005548362,"about_ca_topic_score_gemma":0.000019228502,"teacher_disagreement_score":0.88437945,"about_ca_system_score_codex":0.0001799985,"about_ca_system_score_gemma":0.00003955809,"threshold_uncertainty_score":0.79499143},"labels":[],"label_agreement":null},{"id":"W2148701953","doi":"10.1109/tvlsi.2008.2001237","title":"GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Glitch; Lookup table; Field-programmable gate array; Routing (electronic design automation); Computer science; Programmable logic array; Logic synthesis; Critical path method; Retiming; Logic gate; Dynamic demand; Electronic engineering; Delay calculation; Programmable logic device; Macrocell array; Power (physics); Embedded system; Logic family; Parallel computing; Engineering; Propagation delay; Algorithm; CMOS","score_opus":0.010443191768822174,"score_gpt":0.21326638114527613,"score_spread":0.20282318937645397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148701953","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3969113,0.0003140624,0.59890175,0.000032659977,0.0022494395,0.00054903433,0.0000844438,0.00032366186,0.0006336779],"genre_scores_gemma":[0.99767834,0.0005589919,0.0007459277,0.000041307812,0.00005813478,0.00027876152,0.000033350505,0.00008605063,0.00051915017],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9977351,0.00011528201,0.0007698281,0.00046489376,0.00041900747,0.00049592473],"domain_scores_gemma":[0.99920017,0.00008120065,0.000083695435,0.0004396169,0.00008435134,0.00011096425],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000257114,0.00042104354,0.0004387822,0.00037418064,0.00026182874,0.000102974314,0.00017668142,0.000273232,0.00007884316],"category_scores_gemma":[0.000005130384,0.00041987834,0.00010622037,0.0005409225,0.00006638434,0.001044913,0.000002598325,0.00041160674,0.00009978229],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017022247,0.00064547156,0.00047530033,0.0004849111,0.00020549468,0.00006911636,0.021979129,0.92891806,0.042462785,0.00019084912,0.0017105533,0.0026880924],"study_design_scores_gemma":[0.001959452,0.00019331674,0.000912639,0.00072429737,0.000045986715,0.00017367178,0.0030876128,0.93839294,0.05050428,0.000023539147,0.0031212722,0.00086098927],"about_ca_topic_score_codex":0.00009919948,"about_ca_topic_score_gemma":0.00032987207,"teacher_disagreement_score":0.600767,"about_ca_system_score_codex":0.00056959165,"about_ca_system_score_gemma":0.000041420677,"threshold_uncertainty_score":0.9998253},"labels":[],"label_agreement":null},{"id":"W2148837165","doi":"10.1109/date.2006.243995","title":"An analytical state dependent leakage power model for FPGAs","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Leakage (economics); Field-programmable gate array; Subthreshold conduction; Leakage power; Computer science; Power analysis; Electronic engineering; Embedded system; Electrical engineering; Engineering; Transistor; Algorithm; Voltage","score_opus":0.011215773265031908,"score_gpt":0.22995360778284987,"score_spread":0.21873783451781798,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2148837165","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34759915,0.000026193436,0.6406397,0.000024162797,0.00012027435,0.00020127404,0.000019865025,0.0004758317,0.010893509],"genre_scores_gemma":[0.9849921,0.000004922411,0.010577605,0.000060980245,0.00005704763,0.000032354452,0.00001953582,0.00006551512,0.004189941],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988766,0.0000070781043,0.00025667134,0.00022051386,0.00019640778,0.00044274292],"domain_scores_gemma":[0.9994822,0.000024574294,0.000014006678,0.00032778844,0.000044349777,0.00010705924],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015713251,0.00019000955,0.00017578904,0.000107090134,0.000046937603,0.000065546,0.00018604647,0.00007496739,0.00013146554],"category_scores_gemma":[0.000003672187,0.00017050492,0.00006422913,0.00010293339,0.000021001955,0.0003586084,0.000014220944,0.00010655221,0.00011716542],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013736977,0.000051827647,0.0002501997,0.000023181236,0.000020965708,0.0000052829564,0.000090154565,0.98411393,0.0040943325,0.0030845085,0.007801111,0.00045079045],"study_design_scores_gemma":[0.00044195616,0.00004874301,0.0004910396,0.000003965592,0.000014656537,0.0000027326143,0.000012173095,0.9869329,0.010127663,0.0010529081,0.0006153278,0.0002559677],"about_ca_topic_score_codex":0.000024803949,"about_ca_topic_score_gemma":0.00009447812,"teacher_disagreement_score":0.63739294,"about_ca_system_score_codex":0.000087865716,"about_ca_system_score_gemma":0.000019779227,"threshold_uncertainty_score":0.6952989},"labels":[],"label_agreement":null},{"id":"W2149316215","doi":"10.1109/ccece.2004.1347666","title":"A study and comparison of full adder cells based on the standard static CMOS logic","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Adder; Computer science; CMOS; Logic gate; Electronic engineering; Pass transistor logic; Serial binary adder; Electronic circuit; Standard cell; Transistor; Logic synthesis; Arithmetic; Digital electronics; Electrical engineering; Engineering; Integrated circuit; Mathematics; Algorithm","score_opus":0.021579612430832413,"score_gpt":0.2484578036806259,"score_spread":0.22687819124979347,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149316215","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9622959,0.000047327383,0.03416428,0.00012119732,0.00011197702,0.000607284,0.000011008585,0.00013996186,0.0025010784],"genre_scores_gemma":[0.9975114,0.000004158772,0.002312095,0.00009482876,0.000010444069,0.000020955771,0.000001052239,0.000021066493,0.00002402731],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991737,0.000029771969,0.00022956732,0.00012552294,0.00026085944,0.00018059259],"domain_scores_gemma":[0.9995002,0.00013089734,0.000029506144,0.00026755387,0.000029212142,0.000042610194],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020410573,0.00014667466,0.00022187848,0.00006769604,0.00004365533,0.000025797968,0.00011959494,0.0000326765,0.00019571597],"category_scores_gemma":[0.000009597179,0.00009099667,0.000023038036,0.00015973032,0.00003989812,0.000057349553,0.000015004523,0.00013180703,0.000038272457],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015678648,0.0005974333,0.0032569715,0.00016694603,0.000121579134,0.00001534665,0.006720118,0.9702808,0.011182614,0.00079923007,0.005126767,0.0015754118],"study_design_scores_gemma":[0.010352022,0.008957745,0.0067142565,0.00023749554,0.00020827312,0.0000042304255,0.013618609,0.65428805,0.30213273,0.00090331485,0.0014137718,0.0011695127],"about_ca_topic_score_codex":0.000014291828,"about_ca_topic_score_gemma":0.000034743847,"teacher_disagreement_score":0.31599277,"about_ca_system_score_codex":0.000052644817,"about_ca_system_score_gemma":0.000023140428,"threshold_uncertainty_score":0.37107363},"labels":[],"label_agreement":null},{"id":"W2149700389","doi":"10.1109/mwscas.1998.759520","title":"Low power CMOS logic families","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Adder; Logic gate; Computer science; Logic family; Pass transistor logic; Logic synthesis; Power (physics); CMOS; Electronic engineering; Key (lock); Wireless; Resistor–transistor logic; Logic level; Electronic circuit; Electrical engineering; Telecommunications; Engineering; Digital electronics; Computer security","score_opus":0.010101514616353093,"score_gpt":0.17381477607241103,"score_spread":0.16371326145605794,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149700389","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36393955,0.0007686636,0.012734029,0.00016042894,0.0012026358,0.00023735597,0.0000042316483,0.0022628987,0.6186902],"genre_scores_gemma":[0.9928761,0.00021960598,0.0015737433,0.00025135654,0.00005796415,0.000013097064,0.000001372562,0.0000362861,0.004970462],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99923056,0.0000068591044,0.00015842506,0.0001384088,0.00014838327,0.00031738286],"domain_scores_gemma":[0.9995995,0.000023743722,0.00000939847,0.00028081707,0.00001899318,0.00006752516],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000048705453,0.00016354161,0.00013737417,0.00009304593,0.000038917,0.00003361655,0.00016839853,0.000080261634,0.0054551624],"category_scores_gemma":[0.000008078274,0.00013636868,0.000045638306,0.00020277374,0.00002997643,0.00022773637,0.000020128793,0.00012452046,0.005500421],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011646264,0.0003105006,0.0030316587,0.00030316715,0.00024017933,0.00015015088,0.004016618,0.061156217,0.044471156,0.010120895,0.8300233,0.046164528],"study_design_scores_gemma":[0.0022343684,0.0004139364,0.0068381936,0.000107507796,0.000046083667,0.00007522636,0.00071468117,0.551849,0.16785695,0.00080038485,0.2665406,0.002523106],"about_ca_topic_score_codex":0.0000036121703,"about_ca_topic_score_gemma":0.000003238148,"teacher_disagreement_score":0.6289366,"about_ca_system_score_codex":0.000042849806,"about_ca_system_score_gemma":0.0000025028216,"threshold_uncertainty_score":0.995454},"labels":[],"label_agreement":null},{"id":"W2149768548","doi":"10.1109/fpt.2006.270321","title":"Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Digital signal processing; Multiplier (economics); Field-programmable gate array; Computer science; Embedded system; Block (permutation group theory); Dissipation; Design flow; Power (physics); Computer hardware; Mathematics","score_opus":0.0029781261597415024,"score_gpt":0.1721642970089023,"score_spread":0.1691861708491608,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149768548","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9637593,0.000012852319,0.035265308,0.000026278823,0.000045614153,0.00013839059,0.0000036099327,0.00007618206,0.0006724317],"genre_scores_gemma":[0.9975808,0.0000054376883,0.0023078194,0.000009826415,0.000008657134,0.000008495983,0.00001314041,0.000014189977,0.00005162978],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995854,0.000007683959,0.00013715486,0.00009557544,0.00007182501,0.000102378704],"domain_scores_gemma":[0.99983764,0.000023615989,0.000024591629,0.0000812303,0.000013949229,0.000018980652],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007391082,0.00008944866,0.00011329029,0.00014250189,0.000014101332,0.000015716862,0.00002096859,0.000059607268,0.000024494726],"category_scores_gemma":[0.0000043125965,0.00008671741,0.00000817367,0.00011983839,0.000021640992,0.00023668596,0.0000072340686,0.000053695312,0.0000022595525],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002002309,0.000049177143,0.024989553,0.000101431455,0.0000059004255,0.0000014712125,0.00015355722,0.032864787,0.9337056,0.00008678896,0.00003098385,0.007990725],"study_design_scores_gemma":[0.00041635297,0.000016883774,0.28643847,0.00001984731,0.0000031353504,7.642748e-7,0.0000023511134,0.54647106,0.16648635,0.00001370011,0.00004817276,0.00008290976],"about_ca_topic_score_codex":0.000030612893,"about_ca_topic_score_gemma":0.00001602506,"teacher_disagreement_score":0.76721925,"about_ca_system_score_codex":0.00002091798,"about_ca_system_score_gemma":0.0000060492002,"threshold_uncertainty_score":0.35362333},"labels":[],"label_agreement":null},{"id":"W2149978092","doi":"10.1109/acssc.2005.1599946","title":"Truncation Schemes for Recursive Multipliers","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Operand; Rounding; Adder; Arithmetic; Multiplier (economics); Multiplication (music); Computer science; Floating point; Integer (computer science); Truncation (statistics); Mathematics; Algorithm; Parallel computing; Telecommunications","score_opus":0.003290910602216268,"score_gpt":0.1702654650526194,"score_spread":0.16697455445040316,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2149978092","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37921563,0.0002711359,0.5820941,0.00014732264,0.00091418455,0.00076908595,0.00001303803,0.0012010225,0.035374507],"genre_scores_gemma":[0.95994735,0.000010924942,0.038177177,0.000027853925,0.00016466522,0.00009073503,0.000035305853,0.000031878917,0.0015141043],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.999508,0.000002599118,0.00012754273,0.00010313191,0.0000713299,0.00018735635],"domain_scores_gemma":[0.9997582,0.00003638441,0.000013486282,0.00012928182,0.000037294758,0.0000253545],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000057395668,0.00009588426,0.00008127472,0.000065922955,0.000040813597,0.000018951592,0.00007439591,0.00005646991,0.000044825236],"category_scores_gemma":[0.000010389928,0.00009028318,0.000036087706,0.00010199291,0.000014157592,0.00017276303,0.0000045116576,0.000042719985,0.00009539934],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009386075,0.00015477504,0.0051532867,0.00048665563,0.00018764281,0.0000033160866,0.0009657685,0.11502563,0.20801379,0.09588241,0.5112784,0.06275445],"study_design_scores_gemma":[0.0015969094,0.00007227417,0.0032890225,0.000025772912,0.000029247174,0.0000025941422,0.00013565698,0.24909092,0.48764685,0.002885832,0.25466442,0.0005604777],"about_ca_topic_score_codex":0.000010536206,"about_ca_topic_score_gemma":0.000010237742,"teacher_disagreement_score":0.58073175,"about_ca_system_score_codex":0.00006760607,"about_ca_system_score_gemma":0.000008386592,"threshold_uncertainty_score":0.36816415},"labels":[],"label_agreement":null},{"id":"W2150649239","doi":"10.1109/mcmc.1993.302134","title":"Yield analysis and optimization of VLSI interconnects in multichip modules","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Very-large-scale integration; Monte Carlo method; CAD; Computer science; Yield (engineering); Lossy compression; Algorithm; Mathematics; Engineering; Artificial intelligence; Engineering drawing; Statistics; Embedded system; Physics","score_opus":0.012347336632392571,"score_gpt":0.18288758479003409,"score_spread":0.17054024815764152,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2150649239","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7594592,0.00019237999,0.23733975,0.000020953214,0.000046265734,0.00007039132,0.0000013429155,0.00008877665,0.0027809688],"genre_scores_gemma":[0.97894603,0.0001637457,0.02078292,0.000013458374,0.0000077965,0.000004437759,0.0000019030371,0.000010804866,0.00006889399],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99953765,0.000008155007,0.00018120414,0.000097614015,0.0000637534,0.0001116038],"domain_scores_gemma":[0.999757,0.00005242193,0.000015507496,0.0001317669,0.0000151471695,0.000028141354],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000060909333,0.000082360544,0.00016361765,0.00037057925,0.000008472402,0.000011518616,0.000057857756,0.000049211703,0.00036843272],"category_scores_gemma":[0.000027340067,0.00007653172,0.000027401506,0.0005144658,0.000015513097,0.00016904857,0.000013189369,0.00005531679,0.000007266197],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000001378681,0.000015273392,0.009785297,0.000030076195,0.00006969354,0.000001095984,0.00049067213,0.98651934,0.001308182,0.0000347911,0.00006584654,0.0016783796],"study_design_scores_gemma":[0.00016887792,0.000013195445,0.006133723,0.00001656444,0.000039059847,4.5999812e-7,0.000052822495,0.982651,0.010825176,0.0000046714686,0.0000058983032,0.00008857812],"about_ca_topic_score_codex":0.000050729035,"about_ca_topic_score_gemma":0.00013732283,"teacher_disagreement_score":0.21948686,"about_ca_system_score_codex":0.00001699822,"about_ca_system_score_gemma":7.069267e-7,"threshold_uncertainty_score":0.403408},"labels":[],"label_agreement":null},{"id":"W2151638498","doi":"10.1109/tcad.2010.2043593","title":"IR-Drop Management in FPGAs","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power network design; Field-programmable gate array; Routing (electronic design automation); Computer science; Voltage drop; Reduction (mathematics); Grid; CAD; Drop (telecommunication); Voltage; Electronic engineering; Embedded system; Electrical engineering; Engineering; Mathematics; Telecommunications","score_opus":0.016445714912362734,"score_gpt":0.20627998369265685,"score_spread":0.1898342687802941,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151638498","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.104973026,0.000115902265,0.88999265,0.0000075648763,0.0032187393,0.0007192721,0.000020950176,0.00028890857,0.00066301285],"genre_scores_gemma":[0.99708396,0.00016607535,0.0023650245,0.000017482636,0.00006104106,0.00010775169,0.0000033497167,0.000059026108,0.00013630255],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99819744,0.0000987765,0.0006857008,0.00035615705,0.00027927253,0.0003826819],"domain_scores_gemma":[0.9991449,0.00012997045,0.00007403861,0.00042639472,0.000095078765,0.00012961343],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00043123678,0.00035763995,0.0004823759,0.0006727022,0.00007987377,0.000100920086,0.00027652612,0.00022320093,0.000030117179],"category_scores_gemma":[0.0000013639888,0.00032343742,0.00007493239,0.00060328346,0.000069247464,0.000230658,0.0000013981323,0.0006202676,0.000037916165],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028773493,0.0002064777,0.000027015576,0.00037395488,0.00027691873,0.00006188191,0.0005344875,0.81756735,0.065536514,0.00049143884,0.0006615596,0.114233606],"study_design_scores_gemma":[0.0011930326,0.00029077943,0.00017450518,0.00041603096,0.000047121757,0.000081151105,0.00015588643,0.97005564,0.026438126,0.000038270347,0.0006588571,0.00045057278],"about_ca_topic_score_codex":0.00011518412,"about_ca_topic_score_gemma":0.000024567333,"teacher_disagreement_score":0.89211094,"about_ca_system_score_codex":0.000096572214,"about_ca_system_score_gemma":0.000032592092,"threshold_uncertainty_score":0.99992174},"labels":[],"label_agreement":null},{"id":"W2151690779","doi":"10.1109/cicc.2007.4405804","title":"1.1 TMACS/mW Load-Balanced Resonant Charge-Recycling Array Processor","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Capacitance; NMOS logic; Adiabatic process; Multiplexing; Chip; Electrical engineering; Physics; Topology (electrical circuits); Computer science; Engineering; Voltage; Quantum mechanics; Transistor; Electrode","score_opus":0.008427491925631974,"score_gpt":0.21655330851211682,"score_spread":0.20812581658648485,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151690779","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6791114,0.0013888176,0.14849567,0.00019204321,0.0022186951,0.00071314775,0.000008495106,0.003296949,0.16457473],"genre_scores_gemma":[0.9886794,0.00012459129,0.006697062,0.00019043652,0.00044447798,0.000029906043,0.0000071466325,0.00010075082,0.003726235],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99792296,0.000008907643,0.0004649017,0.0003260791,0.00044301365,0.00083412614],"domain_scores_gemma":[0.9992043,0.00007264734,0.000046865327,0.00038632657,0.000100029494,0.00018986201],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0006896123,0.00031097993,0.00029788946,0.00015715347,0.00009961374,0.000054433913,0.00031835714,0.00016215423,0.00041081727],"category_scores_gemma":[0.000050316055,0.00026836694,0.00007485808,0.00048685787,0.0000371573,0.00035846588,0.000021254604,0.00031428336,0.0012248183],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010185072,0.00009895223,0.003981206,0.00041613093,0.000112524234,0.000059327445,0.0016506284,0.002376736,0.94320834,0.0007492687,0.013211073,0.034033973],"study_design_scores_gemma":[0.0011076836,0.0000725065,0.0036643166,0.0001371514,0.000021672482,0.000020484908,0.00011366872,0.018448053,0.88959384,0.00008656411,0.08591226,0.0008217861],"about_ca_topic_score_codex":0.00001350469,"about_ca_topic_score_gemma":0.000027688415,"teacher_disagreement_score":0.30956796,"about_ca_system_score_codex":0.00023175916,"about_ca_system_score_gemma":0.000053051623,"threshold_uncertainty_score":0.9999769},"labels":[],"label_agreement":null},{"id":"W2151773946","doi":"10.1109/ccece.2008.4564632","title":"New improved 1-bit full adder cells","year":2008,"lang":"en","type":"article","venue":"Conference proceedings - Canadian Conference on Electrical and Computer Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Adder; XNOR gate; Serial binary adder; Transistor count; Computer science; Carry-save adder; Logic gate; Transistor; Power consumption; Electronic circuit; Bit (key); Electronic engineering; 4-bit; Power (physics); Arithmetic; Computer hardware; CMOS; Electrical engineering; Engineering; Mathematics; Algorithm; NAND gate; Computer network","score_opus":0.010034478453690475,"score_gpt":0.1596709937239103,"score_spread":0.14963651527021982,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151773946","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57958174,0.0008159117,0.3991837,0.0008414197,0.00222836,0.0014529473,0.000037895756,0.0028033333,0.01305469],"genre_scores_gemma":[0.99296635,0.00032750083,0.005657637,0.00019950491,0.0004072818,0.000038086935,0.0000064075143,0.00007796457,0.00031928046],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976139,0.000004604691,0.00037454968,0.000576605,0.00026077515,0.0011695301],"domain_scores_gemma":[0.99826443,0.00003689442,0.00004310539,0.00018606981,0.00019065861,0.0012788312],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00008038273,0.0005666194,0.00046055423,0.0005563583,0.00017370457,0.00027121315,0.00047381813,0.00026834296,0.0001693001],"category_scores_gemma":[0.00001376634,0.0005879718,0.000071989336,0.0005767664,0.00005048635,0.00041178928,0.00004406566,0.0007294347,0.000102050035],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022468733,0.00020965384,0.0038985587,0.001171514,0.00093956944,0.0005929709,0.009361915,0.016256943,0.28314468,0.122008964,0.12722772,0.4349628],"study_design_scores_gemma":[0.000517439,0.00035203315,0.0016359246,0.0001027557,0.000018374474,0.00012299458,0.0000111084355,0.98396814,0.0061794403,0.00012573303,0.0061016143,0.00086445373],"about_ca_topic_score_codex":0.001106801,"about_ca_topic_score_gemma":0.0003619414,"teacher_disagreement_score":0.9677112,"about_ca_system_score_codex":0.00024327214,"about_ca_system_score_gemma":0.0004922699,"threshold_uncertainty_score":0.99965715},"labels":[],"label_agreement":null},{"id":"W2151966987","doi":"10.1109/tvlsi.2009.2033697","title":"Analytical Soft Error Models Accounting for Die-to-Die and Within-Die Variations in Sub-Threshold SRAM Cells","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Soft error; CMOS; Die (integrated circuit); Electronic engineering; Threshold voltage; Monte Carlo method; Computer science; Electrical engineering; Voltage; Engineering; Transistor; Mathematics","score_opus":0.016890116263878836,"score_gpt":0.23569313169597095,"score_spread":0.2188030154320921,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2151966987","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17770956,0.00017116182,0.8180519,0.00011362506,0.001806006,0.0012309306,0.00021661358,0.00039368382,0.000306527],"genre_scores_gemma":[0.99707633,0.00005703324,0.0017784387,0.00012311625,0.00017037979,0.0003673861,0.000029730854,0.000078533034,0.00031905744],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99736375,0.00006039146,0.0009546086,0.0005535011,0.0004240879,0.0006436878],"domain_scores_gemma":[0.99885595,0.00018162349,0.00010029782,0.00044512269,0.00019988099,0.00021714675],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000708929,0.00045681052,0.0005554085,0.00073974516,0.0003120094,0.00028750597,0.0002292956,0.00033806002,0.000011693046],"category_scores_gemma":[0.00001234134,0.00045048582,0.00016245621,0.0004967181,0.000035810353,0.0011782213,0.0000020941886,0.0005446268,0.000059316735],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000086394495,0.00022079881,0.000029294184,0.00011460522,0.0000651978,0.000006066745,0.0018811639,0.9862677,0.00887921,0.0003520826,0.00044851477,0.0016490011],"study_design_scores_gemma":[0.0009133547,0.00017912195,0.000103152925,0.0003058594,0.00008026337,0.000007850329,0.00047565025,0.9783355,0.018576887,0.00017230136,0.0003732914,0.0004767813],"about_ca_topic_score_codex":0.00005619408,"about_ca_topic_score_gemma":0.0008367521,"teacher_disagreement_score":0.81936675,"about_ca_system_score_codex":0.0003894287,"about_ca_system_score_gemma":0.00006632971,"threshold_uncertainty_score":0.99979466},"labels":[],"label_agreement":null},{"id":"W2152242710","doi":"10.1109/iscas.2007.378652","title":"A Dual-Threshold FPGA Routing Design for Subthreshold Leakage Reduction","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Subthreshold conduction; Leakage (economics); Computer science; Field-programmable gate array; Transistor; Control reconfiguration; Dram; Routing (electronic design automation); Very-large-scale integration; Embedded system; Electronic engineering; Electrical engineering; Computer hardware; Engineering; Voltage","score_opus":0.02650467872120775,"score_gpt":0.2391001961975873,"score_spread":0.21259551747637956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152242710","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2060164,0.00018544792,0.77707237,0.000056465877,0.0014030512,0.00085597264,0.0000035810424,0.0014649169,0.012941799],"genre_scores_gemma":[0.96944356,0.000025603398,0.02820274,0.000048494683,0.00060350256,0.00006298652,0.000011643693,0.000116726245,0.001484733],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998149,0.000010612052,0.00047495757,0.00032596156,0.00024699324,0.00079249794],"domain_scores_gemma":[0.9992375,0.000114489325,0.00004783092,0.00038359218,0.00007148567,0.00014514965],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012432936,0.00029728285,0.00025096015,0.0002532817,0.00016344171,0.00007869694,0.0001755691,0.00019295419,0.000104872415],"category_scores_gemma":[0.00003265516,0.0002932661,0.00010561626,0.00039375862,0.00004137161,0.00049887225,0.000025861651,0.00023418464,0.00013433692],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00033247558,0.00016297578,0.00059595075,0.00036988457,0.00026971925,0.000064259664,0.0023132816,0.24708714,0.62033445,0.01023975,0.09378449,0.024445616],"study_design_scores_gemma":[0.0014476812,0.0002200009,0.0008291021,0.00006974503,0.000057703353,0.00009748873,0.0004385606,0.16931865,0.82002884,0.00058721635,0.0060196994,0.00088529004],"about_ca_topic_score_codex":0.000009898957,"about_ca_topic_score_gemma":0.000010465807,"teacher_disagreement_score":0.7634272,"about_ca_system_score_codex":0.00019741221,"about_ca_system_score_gemma":0.000025454327,"threshold_uncertainty_score":0.99995196},"labels":[],"label_agreement":null},{"id":"W2152567990","doi":"10.1109/newcas.2008.4606337","title":"Power reduction in energy recovery and square-wave clock distribution networks operating at half frequency with dual-edge triggered flip-flops","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Power (physics); Reduction (mathematics); FLOPS; Enhanced Data Rates for GSM Evolution; Signal edge; Clock rate; Square (algebra); Electronic engineering; Energy (signal processing); Electrical engineering; Physics; Computer science; Engineering; Telecommunications; Mathematics; Parallel computing","score_opus":0.008033665624996548,"score_gpt":0.16892189818792006,"score_spread":0.1608882325629235,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2152567990","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9587694,0.001079644,0.035739385,0.000044003627,0.0005914966,0.00023301141,0.000010640236,0.00033916198,0.0031932965],"genre_scores_gemma":[0.99660987,0.0009499971,0.0013840782,0.000021051648,0.00017560628,0.00005283786,0.000164383,0.000058995633,0.0005831715],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984438,0.000053720993,0.00045380383,0.00037073236,0.00020089117,0.0004770412],"domain_scores_gemma":[0.99943894,0.00004313156,0.00005625431,0.00028359896,0.000064474676,0.00011359519],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00018720857,0.00031018816,0.00031191687,0.00010567717,0.00020436289,0.000051270472,0.0000627885,0.000215803,0.00011495032],"category_scores_gemma":[0.000018462853,0.00027359076,0.0000403698,0.00051405944,0.000070848386,0.0006764696,0.0000353151,0.00024951252,0.00001169305],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037049918,0.00021102534,0.018736515,0.00012681505,0.00023902683,0.00046887217,0.0021758364,0.91834944,0.02860559,0.0026832763,0.018602334,0.009430764],"study_design_scores_gemma":[0.0069965636,0.0014649394,0.062486593,0.0006048742,0.00007725791,0.0033490704,0.0005722941,0.851454,0.061827227,0.00015863439,0.007827752,0.0031807537],"about_ca_topic_score_codex":0.00020579965,"about_ca_topic_score_gemma":0.00015358903,"teacher_disagreement_score":0.0668954,"about_ca_system_score_codex":0.00048610114,"about_ca_system_score_gemma":0.000040527186,"threshold_uncertainty_score":0.9999716},"labels":[],"label_agreement":null},{"id":"W2153019107","doi":"10.1109/ipdps.2011.152","title":"Asymmetric Large Size Signed Multipliers Using Embedded Blocks in FPGAs","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Operand; Field-programmable gate array; Computer science; Adder; Lookup table; Multiplier (economics); Parallel computing; Minification; Critical path method; Arithmetic; Heuristic; Algorithm; Embedded system; Computer hardware; Mathematics","score_opus":0.020568526769784642,"score_gpt":0.2125329862754199,"score_spread":0.19196445950563523,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153019107","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91484207,0.00020904692,0.031541806,0.000003922492,0.0006316816,0.0003767584,0.0000048025736,0.00073866214,0.05165125],"genre_scores_gemma":[0.9713526,0.00001887567,0.028079763,0.000060309852,0.000051633848,0.00001632519,0.000001767591,0.0000714214,0.00034729816],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998453,0.000025781024,0.00037077928,0.00026086046,0.00021159269,0.00067799137],"domain_scores_gemma":[0.9993362,0.00010438781,0.000033144675,0.00036184315,0.00003306335,0.00013136891],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00030803116,0.00026861284,0.00028573975,0.0004980079,0.00005450288,0.0000260617,0.00026012844,0.00017443189,0.0008409359],"category_scores_gemma":[0.00008176975,0.00026033982,0.00006827536,0.0012164348,0.000025141404,0.00033184592,0.00005247609,0.00024366485,0.00019880221],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00059054187,0.0028034856,0.16576768,0.0011634835,0.0013175665,0.0011634284,0.0566464,0.24110475,0.45501834,0.0035832853,0.023352556,0.04748848],"study_design_scores_gemma":[0.0035510845,0.00010208444,0.014534049,0.000065540065,0.000045889592,0.000016458513,0.0007609558,0.8139648,0.16469277,0.00016447026,0.0009847091,0.001117214],"about_ca_topic_score_codex":0.00009559509,"about_ca_topic_score_gemma":0.000049273793,"teacher_disagreement_score":0.57286,"about_ca_system_score_codex":0.00017673433,"about_ca_system_score_gemma":0.000026991378,"threshold_uncertainty_score":0.99998486},"labels":[],"label_agreement":null},{"id":"W2153478340","doi":"10.1109/micro.2006.22","title":"Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":32,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Leakage (economics); Computer science; Sleep mode; Microprocessor; Standby power; Idle; Embedded system; Dynamic demand; Real-time computing; Electronic engineering; Power (physics); Engineering; Electrical engineering; Voltage; Power consumption","score_opus":0.007227571251365592,"score_gpt":0.17104438430564511,"score_spread":0.16381681305427953,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153478340","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40430534,0.00031694287,0.5868641,0.000052282896,0.0010198439,0.0004034412,0.00017230031,0.0009900501,0.005875699],"genre_scores_gemma":[0.99114674,0.000016172162,0.0027139722,0.00003304216,0.00016704961,0.00008744459,0.00020093775,0.000053735177,0.0055809016],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99914336,0.0000048128736,0.00023553563,0.00017216918,0.00016103992,0.00028306336],"domain_scores_gemma":[0.9996562,0.000031218267,0.000020657315,0.00013765786,0.00011457224,0.000039690367],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000097788645,0.00016365193,0.00012817691,0.00011254612,0.000094504074,0.000039755814,0.000080586535,0.000089697875,0.00017056483],"category_scores_gemma":[0.000005637324,0.00015083357,0.000036585705,0.00026502402,0.000020584243,0.00026629068,0.000008152503,0.00009638896,0.00006549954],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016687557,0.00012073541,0.0017198764,0.00069495814,0.00013282515,0.00000609215,0.00018710333,0.5781779,0.25068966,0.0024896949,0.16066806,0.00494618],"study_design_scores_gemma":[0.0016667283,0.000118321994,0.008635672,0.000037782254,0.00003534847,0.000018895178,0.000063737585,0.8836906,0.03947658,0.00038955195,0.06546944,0.00039737587],"about_ca_topic_score_codex":0.000014129356,"about_ca_topic_score_gemma":0.000058299545,"teacher_disagreement_score":0.5868414,"about_ca_system_score_codex":0.0001430398,"about_ca_system_score_gemma":0.00003175566,"threshold_uncertainty_score":0.6150814},"labels":[],"label_agreement":null},{"id":"W2153653002","doi":"10.1109/iscas.2006.1693418","title":"Gate-level dual-threshold static power optimization methodology (GDSPOM) for designing high-speed low-power SOC applications using 90nm MTCMOS technology","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Sierra Wireless (Canada); Simon Fraser University","funders":"","keywords":"Computer science; Power optimization; Threshold voltage; Power consumption; Power (physics); Electronic engineering; Multiplier (economics); Low-power electronics; Dual (grammatical number); CMOS; Logic gate; Voltage; Electrical engineering; Transistor; Engineering","score_opus":0.042526090117187935,"score_gpt":0.2670793703820058,"score_spread":0.22455328026481786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153653002","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.048041288,0.0001931777,0.94680035,0.00017595926,0.00047904407,0.0016888188,0.000049078368,0.0014727799,0.001099484],"genre_scores_gemma":[0.461508,0.00001561906,0.5375109,0.000081469414,0.00008176678,0.00030203335,0.00007542628,0.00015179034,0.00027299306],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971955,0.000067447625,0.00087286026,0.00062646513,0.00027407706,0.00096369185],"domain_scores_gemma":[0.9983471,0.000391282,0.00017582384,0.0006897798,0.00028589144,0.00011010706],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006546418,0.0005265541,0.00061624544,0.00082379347,0.0003029248,0.00009457209,0.00037488868,0.00052631105,0.00035024204],"category_scores_gemma":[0.00006534973,0.0005442182,0.00012049002,0.0011387898,0.0001739263,0.0004886321,0.00007914827,0.00034025192,0.00008083383],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024952882,0.00007344708,0.00014574842,0.00008729445,0.000105957566,0.0000051609723,0.000101834536,0.8804626,0.10559443,0.011560307,0.001588851,0.0002494468],"study_design_scores_gemma":[0.0018229133,0.0001474695,0.00009358407,0.00005934221,0.00014753557,0.000048644033,0.0003217596,0.8278145,0.16205522,0.005184284,0.0012748056,0.0010299088],"about_ca_topic_score_codex":0.000038370206,"about_ca_topic_score_gemma":0.00001051779,"teacher_disagreement_score":0.41346672,"about_ca_system_score_codex":0.0003214771,"about_ca_system_score_gemma":0.0000958662,"threshold_uncertainty_score":0.99970096},"labels":[],"label_agreement":null},{"id":"W2153690766","doi":"10.1145/1391469.1391477","title":"Functionally linear decomposition and synthesis of logic circuits for FPGAs","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"XOR gate; Benchmark (surveying); Logic synthesis; Computer science; Logic optimization; Logic gate; Sequential logic; Logic family; Reduction (mathematics); Overhead (engineering); Dependency (UML); Electronic circuit; Set (abstract data type); Algorithm; Arithmetic; Parallel computing; Mathematics; Engineering; Artificial intelligence; Programming language","score_opus":0.01872472387950467,"score_gpt":0.219176225692891,"score_spread":0.20045150181338633,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153690766","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.754522,0.00020811692,0.23779336,0.000053637963,0.00022091354,0.0002513344,0.000014719666,0.00025313257,0.006682779],"genre_scores_gemma":[0.99006206,0.0001057366,0.009539849,0.000033503573,0.000061969,0.000036184374,0.000005617023,0.00001792252,0.00013714409],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99954545,0.0000054783204,0.00014990862,0.000095670744,0.000083789775,0.00011969387],"domain_scores_gemma":[0.9996801,0.00012916642,0.000017241067,0.00008943291,0.000048548507,0.000035519555],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007068789,0.00008608614,0.00012603082,0.000075183925,0.000048192887,0.000003875234,0.00004622678,0.000054064963,0.00006323322],"category_scores_gemma":[0.00001865048,0.00007849318,0.000033879398,0.00007499005,0.000027857468,0.00012140369,0.0000065337817,0.00003542289,0.000019614661],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00022193578,0.00066108047,0.016964654,0.0027955703,0.0009497112,0.000035702666,0.0014059371,0.24385546,0.59213847,0.016146475,0.03926028,0.085564725],"study_design_scores_gemma":[0.0015780312,0.00034056662,0.044359826,0.00011386262,0.00010430829,0.0001713603,0.000046928144,0.3296094,0.61824363,0.0008554434,0.0038871372,0.0006895179],"about_ca_topic_score_codex":0.0000026304022,"about_ca_topic_score_gemma":0.0000016983593,"teacher_disagreement_score":0.23554008,"about_ca_system_score_codex":0.000021204773,"about_ca_system_score_gemma":0.000009994609,"threshold_uncertainty_score":0.3200859},"labels":[],"label_agreement":null},{"id":"W2153793450","doi":"10.1145/1508128.1508136","title":"Towards reliable 5Gbps wave-pipelined and 3Gbps surfing interconnect in 65nm FPGAs","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Datapath; Computer science; Field-programmable gate array; Interconnection; Crosstalk; Embedded system; Bandwidth (computing); Noise (video); Throughput; Parallel computing; Electronic engineering; Computer network; Wireless; Telecommunications; Engineering","score_opus":0.00969235213045125,"score_gpt":0.19610665260000024,"score_spread":0.186414300469549,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153793450","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9467042,0.00081360684,0.0063021863,0.00043110593,0.00045507864,0.00025142936,0.0000024722738,0.0007211747,0.044318724],"genre_scores_gemma":[0.9929609,0.00020278616,0.0057453667,0.00025612707,0.00008963646,0.0000083992445,0.0000053210047,0.00003814195,0.0006933444],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986937,0.000017670722,0.00037509337,0.00026955892,0.00016121785,0.00048276724],"domain_scores_gemma":[0.99950945,0.000041573574,0.000021383983,0.00028704538,0.00003176893,0.000108769236],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00036715364,0.00025205646,0.00030564112,0.00025399658,0.000039681898,0.00007440919,0.0001488519,0.00013202893,0.0001680816],"category_scores_gemma":[0.000043871387,0.00023220814,0.000041306204,0.0003751222,0.000022334752,0.000457669,0.00003399633,0.0002717223,0.00008766038],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035357647,0.0005086206,0.01526596,0.00094329444,0.00026572376,0.00073930953,0.012008295,0.295178,0.10306955,0.014463221,0.08511489,0.47208956],"study_design_scores_gemma":[0.0024859963,0.0003476079,0.024738275,0.00033704544,0.0000284458,0.00007089504,0.00032958094,0.8933743,0.059871536,0.0018237677,0.015373803,0.0012186987],"about_ca_topic_score_codex":0.00010197034,"about_ca_topic_score_gemma":0.000092017144,"teacher_disagreement_score":0.5981963,"about_ca_system_score_codex":0.00011775923,"about_ca_system_score_gemma":0.00002385107,"threshold_uncertainty_score":0.94691736},"labels":[],"label_agreement":null},{"id":"W2153881659","doi":"10.1109/icecs.2007.4510910","title":"Managing Power Consumption and Variability in Nanometer Circuits","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Power consumption; Nanometre; Electronic circuit; Nanoelectronics; Power (physics); Computer science; Electrical engineering; Engineering; Physics; Nanotechnology; Materials science; Optics","score_opus":0.009552739467722313,"score_gpt":0.2100690624518462,"score_spread":0.2005163229841239,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2153881659","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8993227,0.00008796528,0.073564634,0.000020031412,0.000266314,0.00014727833,7.420752e-7,0.00021232656,0.026378041],"genre_scores_gemma":[0.99890155,0.000038830327,0.0008904753,0.000047140213,0.000014173165,0.0000043707923,0.000001196529,0.000016402888,0.00008588909],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9992807,0.000015499687,0.00019834522,0.000155342,0.0000873758,0.00026274633],"domain_scores_gemma":[0.9996726,0.00008783452,0.000009868476,0.00016381488,0.000010548509,0.000055358047],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000924436,0.0001056394,0.00011036068,0.00017567133,0.00001975749,0.000022958266,0.00005812778,0.00006492976,0.00025413863],"category_scores_gemma":[0.00001575741,0.00010286314,0.000014156469,0.00015700416,0.000036145277,0.00024316036,0.000018931083,0.000111864225,0.0000732694],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027489212,0.00011668082,0.7577368,0.00059145404,0.00008191638,0.000077460114,0.0027671768,0.0024365413,0.0690103,0.007095928,0.000773949,0.15928431],"study_design_scores_gemma":[0.00091530604,0.000033129723,0.9541013,0.000052402545,0.000010864763,0.00002147569,0.00007630887,0.02372274,0.017460026,0.0013941145,0.0016982724,0.00051404035],"about_ca_topic_score_codex":0.0000073017723,"about_ca_topic_score_gemma":0.000020095486,"teacher_disagreement_score":0.19636452,"about_ca_system_score_codex":0.00008642679,"about_ca_system_score_gemma":0.0000033636884,"threshold_uncertainty_score":0.4194637},"labels":[],"label_agreement":null},{"id":"W2154990096","doi":"10.1109/tvlsi.2002.1043336","title":"Compatible cell connections for multifamily dynamic logic gates","year":2002,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Logic gate; Pass transistor logic; Logic family; Computer science; Logic optimization; Dynamic logic (digital electronics); Sequential logic; AND-OR-Invert; Logic synthesis; Set (abstract data type); Digital electronics; Electronic engineering; Electronic circuit; Algorithm; Engineering; Electrical engineering; Transistor; Voltage","score_opus":0.01649407453907798,"score_gpt":0.2170100173016759,"score_spread":0.20051594276259793,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2154990096","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.056108277,0.0004683914,0.93274397,0.00006654557,0.0057620592,0.001372039,0.000517309,0.0011159386,0.0018454617],"genre_scores_gemma":[0.99382925,0.00021241776,0.00140709,0.000059265945,0.00011562852,0.0008447788,0.00006205644,0.000112008,0.0033574773],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978082,0.00009206694,0.0007248527,0.00045178906,0.00032960845,0.0005934383],"domain_scores_gemma":[0.99874747,0.00026030958,0.000104955965,0.0005079915,0.00021640911,0.000162853],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002617159,0.00045814304,0.00046944,0.0004913443,0.0005120135,0.0001845402,0.0002534675,0.00029522207,0.0002711515],"category_scores_gemma":[0.0000065474055,0.00043958952,0.00026785448,0.0005640075,0.000057121706,0.00062001887,0.0000010929232,0.00045444825,0.00081341306],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000052844163,0.0007655643,0.00003403247,0.00047866392,0.00016565742,0.0000046041982,0.0018805485,0.9311482,0.05346322,0.00019358537,0.009269828,0.0025432603],"study_design_scores_gemma":[0.0012745966,0.00023141573,0.000031647975,0.00016053066,0.00007446258,0.000018453602,0.0011776914,0.9478644,0.043805722,0.000018471274,0.0048521734,0.00049044564],"about_ca_topic_score_codex":0.00006511488,"about_ca_topic_score_gemma":0.0004163347,"teacher_disagreement_score":0.937721,"about_ca_system_score_codex":0.00042772733,"about_ca_system_score_gemma":0.000019794095,"threshold_uncertainty_score":0.9999646},"labels":[],"label_agreement":null},{"id":"W2155046059","doi":"10.1109/ccece.1999.807265","title":"Arithmetically sub-optimal floating point digital filters an architectural power perspective","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada; Concordia University","funders":"","keywords":"Floating point; Adder; Computer science; Digital signal processing; Digital filter; CMOS; Power (physics); Computer hardware; Filter (signal processing); Electronic engineering; Algorithm; Engineering","score_opus":0.0048987275469944795,"score_gpt":0.19343191993212336,"score_spread":0.1885331923851289,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155046059","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8584786,0.00004802671,0.06698396,0.00006036964,0.00033478616,0.00020361428,0.000009991637,0.00076380087,0.073116876],"genre_scores_gemma":[0.9764278,0.0000016781505,0.023182707,0.000078609424,0.00005784686,0.000008668586,0.0000062882045,0.000072335526,0.00016409342],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99849606,0.000030175834,0.00027375284,0.00033482257,0.00027206377,0.0005931365],"domain_scores_gemma":[0.9992681,0.000074663905,0.00002198977,0.00033060877,0.000082191975,0.00022240885],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00015485367,0.0003063677,0.00022562104,0.00016328454,0.00008395392,0.00022564594,0.00019787611,0.00008719804,0.0004072317],"category_scores_gemma":[0.000113468355,0.0002723729,0.00009833934,0.0002453845,0.000088249035,0.00075679703,0.000027880878,0.00032590318,0.00022541969],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030091993,0.0009629563,0.0072427383,0.00021949207,0.0012649557,0.0005538274,0.046297718,0.56459373,0.1978102,0.14020544,0.0060966187,0.034451403],"study_design_scores_gemma":[0.005548259,0.0029101702,0.012612471,0.00017665865,0.00013833569,0.0018128075,0.021024691,0.4322039,0.5073504,0.0053953226,0.004635318,0.006191666],"about_ca_topic_score_codex":0.000010332066,"about_ca_topic_score_gemma":0.0000059009967,"teacher_disagreement_score":0.30954018,"about_ca_system_score_codex":0.00019973952,"about_ca_system_score_gemma":0.00003266537,"threshold_uncertainty_score":0.9999728},"labels":[],"label_agreement":null},{"id":"W2155142975","doi":"10.5555/1870926.1871361","title":"Reliability- and process variation-aware placement for FPGAs","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":29,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University; University of British Columbia","funders":"","keywords":"Field-programmable gate array; Negative-bias temperature instability; Overhead (engineering); Reliability (semiconductor); Computer science; Process variation; Degradation (telecommunications); Embedded system; Reliability engineering; Process (computing); Virtex; Voltage; Threshold voltage; Transistor; Engineering; Electrical engineering; Power (physics)","score_opus":0.004612531861634925,"score_gpt":0.21483951518684935,"score_spread":0.21022698332521442,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155142975","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9009859,0.000013265401,0.09423108,0.00012804984,0.00068388163,0.000636908,0.0000101897895,0.0004414206,0.0028693252],"genre_scores_gemma":[0.99031794,0.000005392419,0.009016906,0.000039903483,0.00009422128,0.00014990302,0.000007078726,0.00002381111,0.00034483726],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994459,0.000002996196,0.00014010178,0.00014780453,0.000091528535,0.00017166081],"domain_scores_gemma":[0.9996244,0.00006222406,0.0000128574375,0.00017868534,0.00006539177,0.000056458437],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018781646,0.000102767866,0.00009194109,0.000041375737,0.000053020165,0.000033701017,0.00007882242,0.00006880734,0.00015535281],"category_scores_gemma":[0.000034774403,0.000088219516,0.000015705093,0.000072879324,0.00001586311,0.00020329357,0.0000105355875,0.00010550766,0.0000210561],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038929717,0.00075712684,0.02473624,0.010927339,0.00058720144,0.000007920571,0.023917722,0.4183384,0.36428833,0.03211188,0.08900874,0.034929827],"study_design_scores_gemma":[0.0017244444,0.00013981192,0.0102903545,0.000028590182,0.000041559346,0.0000067251503,0.00016727098,0.90402174,0.05950293,0.0020096805,0.021462714,0.00060417765],"about_ca_topic_score_codex":0.00000470573,"about_ca_topic_score_gemma":0.000017917011,"teacher_disagreement_score":0.48568335,"about_ca_system_score_codex":0.000019046844,"about_ca_system_score_gemma":0.000016952261,"threshold_uncertainty_score":0.35974875},"labels":[],"label_agreement":null},{"id":"W2155401564","doi":"10.1109/dsd.2009.135","title":"A Comparative Study of Parallel Prefix Adders in FPGA Implementation of EAC","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Computer science; Field-programmable gate array; Parallel computing; Carry-save adder; Computer hardware; Logic synthesis; Critical path method; Serial binary adder; Microprocessor; IBM; Prefix; Arithmetic; Logic gate; Mathematics; Algorithm; Engineering; Latency (audio)","score_opus":0.023067870015483445,"score_gpt":0.2980450206121397,"score_spread":0.2749771505966563,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155401564","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99516016,0.000035132816,0.0013127672,0.000009146462,0.000036634854,0.0005223499,0.0000024087603,0.000052158102,0.002869257],"genre_scores_gemma":[0.99889225,0.0000080591735,0.0010361939,0.000008031598,0.000006239979,0.000018983037,0.000003923022,0.0000062926683,0.000019999643],"study_design_codex":"simulation_or_modeling","study_design_gemma":"observational","domain_scores_codex":[0.99926597,0.000021935806,0.00034070687,0.00009138792,0.00014404883,0.00013597513],"domain_scores_gemma":[0.99975276,0.000019344765,0.000043707267,0.00013620354,0.0000269909,0.000020976735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009564291,0.00009741696,0.00023046229,0.00014467344,0.000008191137,0.000003950489,0.00009143144,0.000023923749,0.000119166565],"category_scores_gemma":[0.0000012493982,0.00008958997,0.00001938228,0.00024625834,0.000010359169,0.0001713116,0.0000075218422,0.000059846512,0.000006697161],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023431452,0.0023542836,0.104472086,0.00022142073,0.00046926778,0.000009915109,0.16835146,0.63390225,0.053011317,0.0009576442,0.011067857,0.024948172],"study_design_scores_gemma":[0.0060456065,0.0021860013,0.7763127,0.00003991664,0.000039489216,9.134052e-7,0.048114605,0.022899102,0.143759,0.00014687504,0.00008624974,0.0003695312],"about_ca_topic_score_codex":0.00014451891,"about_ca_topic_score_gemma":0.00053401233,"teacher_disagreement_score":0.6718406,"about_ca_system_score_codex":0.00003214683,"about_ca_system_score_gemma":0.000011752366,"threshold_uncertainty_score":0.3653373},"labels":[],"label_agreement":null},{"id":"W2155470237","doi":"10.1109/tcad.2008.927673","title":"Input Vector Reordering for Leakage Power Reduction in FPGAs","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Subthreshold conduction; Leakage (economics); Field-programmable gate array; Multiplexer; CMOS; Computer science; Electronic engineering; Transistor; Embedded system; Voltage; Electrical engineering; Engineering; Multiplexing","score_opus":0.028882713934343548,"score_gpt":0.21100763370011014,"score_spread":0.18212491976576659,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155470237","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19441785,0.0002687257,0.8016987,0.000008277704,0.0023574932,0.0008647267,0.000028425275,0.0002750547,0.000080795166],"genre_scores_gemma":[0.99739677,0.00021437142,0.0019416263,0.000008886529,0.000081785765,0.0001783612,0.0000051681577,0.00007756847,0.00009543619],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981275,0.00011462727,0.0007542153,0.00038236825,0.00022802383,0.0003932354],"domain_scores_gemma":[0.99912554,0.00018421141,0.00009872476,0.00031829014,0.00016595295,0.00010730068],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00038011672,0.00036047903,0.00056478375,0.0006231222,0.0001511745,0.000054096072,0.00018115205,0.00023074436,0.000010634168],"category_scores_gemma":[0.0000052373866,0.0003459573,0.00010185957,0.00058252935,0.00007866668,0.0003364139,9.2742164e-7,0.0003631596,0.000009323015],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006362858,0.0001258579,0.000011231532,0.00023825337,0.00013047122,0.000016913214,0.001404324,0.9062795,0.081579626,0.00007203295,0.00055876817,0.009519364],"study_design_scores_gemma":[0.0018978488,0.0010059706,0.00015729638,0.0007819755,0.000037411508,0.00037471007,0.00028939714,0.89779407,0.09660214,0.00002189743,0.00042234326,0.0006149469],"about_ca_topic_score_codex":0.000108297514,"about_ca_topic_score_gemma":0.0000060159045,"teacher_disagreement_score":0.80297893,"about_ca_system_score_codex":0.00022055516,"about_ca_system_score_gemma":0.00007843311,"threshold_uncertainty_score":0.99989927},"labels":[],"label_agreement":null},{"id":"W2155571529","doi":"10.5555/603095.603195","title":"Multigrid-like technique for power grid analysis","year":2001,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Grid; Computer science; Noise margin; Transient (computer programming); Electronic engineering; Voltage; Multigrid method; Very-large-scale integration; Voltage drop; Power (physics); Power integrity; Electrical engineering; Engineering; Embedded system; Signal integrity; Transistor; Telecommunications; Interconnection","score_opus":0.04102226705460673,"score_gpt":0.27062179652251395,"score_spread":0.2295995294679072,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155571529","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.003513567,0.000016051217,0.98961514,0.00020238287,0.0021744282,0.0006813719,0.000042583248,0.0004932112,0.0032612765],"genre_scores_gemma":[0.86195606,0.00005806453,0.13648482,0.0003528234,0.00039600802,0.00035398666,0.00007724168,0.000051291598,0.00026973782],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99829376,0.000050976374,0.0004381737,0.00043207337,0.00040848518,0.0003765341],"domain_scores_gemma":[0.99884987,0.0002223336,0.00007849509,0.0003944189,0.00033475092,0.00012015937],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00033623766,0.0003365391,0.00034533752,0.0007201308,0.000073225216,0.00018160438,0.0007091461,0.00014549111,0.0004942471],"category_scores_gemma":[0.000016645727,0.00033032015,0.00021902258,0.00046264895,0.00004214775,0.00033149082,0.000048060436,0.00022970753,0.00017167191],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006178828,0.00041584158,0.0016678052,0.00005517469,0.0040872316,0.00015860036,0.0006430452,0.8247361,0.04623626,0.02504044,0.07625454,0.020087061],"study_design_scores_gemma":[0.00078598177,0.00026469884,0.001163931,0.000059628735,0.0000856961,0.00002259664,0.0000101188325,0.96903664,0.015555199,0.0010767991,0.011422185,0.000516504],"about_ca_topic_score_codex":0.000009778925,"about_ca_topic_score_gemma":0.000005344516,"teacher_disagreement_score":0.8584425,"about_ca_system_score_codex":0.000180322,"about_ca_system_score_gemma":0.0000477222,"threshold_uncertainty_score":0.9999149},"labels":[],"label_agreement":null},{"id":"W2155583994","doi":"10.1109/tcsi.2009.2016633","title":"Statistical Design of the 6T SRAM Bit Cell","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":70,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Leakage (economics); Transistor; Sizing; Threshold voltage; Computer science; Electronic engineering; Voltage; Memory cell; 4-bit; Yield (engineering); Bit (key); Circuit design; Electrical engineering; Computer hardware; Embedded system; Engineering; Materials science","score_opus":0.011242845171318652,"score_gpt":0.18610772840198267,"score_spread":0.17486488323066401,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155583994","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037917763,0.00058036373,0.9552376,0.00005408086,0.0014112947,0.000739048,0.00005914371,0.00020823051,0.0037924394],"genre_scores_gemma":[0.9991753,0.00008828413,0.00013972296,0.000040513896,0.000033730856,0.000022128923,7.6590527e-7,0.000030080932,0.00046944455],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988075,0.00009487347,0.00032722717,0.00020287425,0.00029791548,0.0002696195],"domain_scores_gemma":[0.9993413,0.0000988308,0.000042962158,0.0003613917,0.00003156743,0.000123957],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021661358,0.00020632945,0.00026890653,0.00009911282,0.00014509312,0.000044067434,0.00016332437,0.00017117523,0.00002851126],"category_scores_gemma":[0.0000031112752,0.00015442837,0.00007124797,0.00023218148,0.00007879929,0.00009219946,4.036511e-7,0.0002726792,0.000014771935],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010961178,0.00009224671,0.000012856219,0.00023733341,0.00008076725,0.00000766036,0.00060005736,0.8202816,0.15581767,0.00045470218,0.0008815696,0.02152253],"study_design_scores_gemma":[0.0046810918,0.0018502692,0.0045919884,0.0011621505,0.0006608398,0.00032003195,0.0013976465,0.6357052,0.33399096,0.00023507657,0.013031392,0.0023733578],"about_ca_topic_score_codex":0.000010417368,"about_ca_topic_score_gemma":0.0000016090545,"teacher_disagreement_score":0.9612576,"about_ca_system_score_codex":0.00006092925,"about_ca_system_score_gemma":0.000037195998,"threshold_uncertainty_score":0.62974066},"labels":[],"label_agreement":null},{"id":"W2155827374","doi":"10.1109/iscas.2007.378632","title":"An Adaptive Sleep Transistor Biasing Scheme for Low Leakage SRAM","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Static random-access memory; Leakage (economics); Sleep mode; Standby power; Transistor; Voltage; Leakage power; Electronic engineering; Electrical engineering; Memory cell; Biasing; Low voltage; Low-power electronics; Computer science; Engineering; Power (physics); Physics","score_opus":0.012536031183481488,"score_gpt":0.22731198109482936,"score_spread":0.21477594991134788,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2155827374","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33460847,0.000117813506,0.6577767,0.000015114887,0.00046158224,0.00033808473,0.000007758877,0.0007781004,0.0058963886],"genre_scores_gemma":[0.91739005,0.000004661412,0.08194322,0.0000875394,0.00023942765,0.000021965821,0.000011036207,0.0000854214,0.00021669047],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99874806,0.000008233098,0.00028353193,0.00024199577,0.00017209862,0.0005460811],"domain_scores_gemma":[0.9993768,0.00008196944,0.00002174539,0.000300763,0.00005706807,0.00016170151],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037144864,0.00023017419,0.00021358744,0.0001738326,0.00009830569,0.000039906558,0.00019905476,0.00013775381,0.000106847554],"category_scores_gemma":[0.000010362091,0.00022597065,0.0000895292,0.0002342164,0.000038371643,0.00051055505,0.0000057881584,0.00015739453,0.000083041035],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0007443484,0.00048399225,0.0010033303,0.000708404,0.0004755432,0.00007456937,0.006038735,0.11577542,0.708584,0.0071007097,0.009559932,0.14945102],"study_design_scores_gemma":[0.0012650024,0.00041260422,0.0014449258,0.00004921304,0.000034920344,0.000008433652,0.00044309327,0.70652515,0.2793071,0.00006506127,0.00972685,0.0007176188],"about_ca_topic_score_codex":0.00001288107,"about_ca_topic_score_gemma":0.00007263112,"teacher_disagreement_score":0.59074974,"about_ca_system_score_codex":0.0001517652,"about_ca_system_score_gemma":0.000015340143,"threshold_uncertainty_score":0.9214816},"labels":[],"label_agreement":null},{"id":"W2156004715","doi":"10.1109/isqed.2007.15","title":"A Low-Power Multi-Pin Maze Routing Methodology","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Computer science; Very-large-scale integration; Floorplan; Routing (electronic design automation); Interconnection; Branch predictor; Power optimization; Context (archaeology); Integrated circuit layout; Correctness; Chip; Standard cell; Power (physics); Parallel computing; Embedded system; Power consumption; Algorithm; Integrated circuit; Computer network; Telecommunications","score_opus":0.04198856575868083,"score_gpt":0.2821866053962243,"score_spread":0.2401980396375435,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156004715","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24104719,0.00011729125,0.73800284,0.000027065103,0.0010961479,0.00017286376,0.0000013775453,0.001012984,0.018522246],"genre_scores_gemma":[0.8189962,0.000012814056,0.17960125,0.0001833536,0.000107537366,0.000007966149,0.0000025299034,0.00006566379,0.001022692],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998363,0.00004901029,0.00041736517,0.00026105548,0.00016872036,0.00074085954],"domain_scores_gemma":[0.9991221,0.00029189987,0.00003424564,0.00036788936,0.000042666477,0.00014124524],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0014053482,0.00025315452,0.00028773872,0.00021372791,0.00004865764,0.000029075112,0.0002528961,0.00020334628,0.0006813212],"category_scores_gemma":[0.00010386714,0.00023310239,0.00008232203,0.00034414604,0.0000446337,0.00022271738,0.00005497388,0.00030949857,0.0008348757],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017431476,0.0004269178,0.017035492,0.00043961484,0.0006728239,0.000527833,0.014514531,0.03651663,0.79596335,0.01565951,0.017060012,0.10100898],"study_design_scores_gemma":[0.0029258705,0.00018502775,0.03178447,0.00010073719,0.000053475196,0.0001263377,0.0011011463,0.13903722,0.7978261,0.00018619567,0.024963377,0.0017100289],"about_ca_topic_score_codex":0.00002512538,"about_ca_topic_score_gemma":0.000053185373,"teacher_disagreement_score":0.577949,"about_ca_system_score_codex":0.0001167414,"about_ca_system_score_gemma":0.000015539506,"threshold_uncertainty_score":0.9999431},"labels":[],"label_agreement":null},{"id":"W2156460160","doi":"10.1109/iscas.2000.856409","title":"Optimization techniques for maximum power-efficiency of deep sub-micron CMOS digital circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"PMOS logic; NMOS logic; CMOS; Electronic circuit; Voltage; Transistor; Electrical engineering; Power (physics); Integrated injection logic; Electronic engineering; Low-power electronics; Digital electronics; Capacitive sensing; Materials science; Engineering; Pass transistor logic; Physics; Power consumption","score_opus":0.007925196284896716,"score_gpt":0.18372981726638185,"score_spread":0.17580462098148514,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156460160","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.019697139,0.00020982443,0.9502108,0.000020752346,0.0001758146,0.0005482368,0.000016769067,0.0007806367,0.028340027],"genre_scores_gemma":[0.98828053,0.000062259576,0.011303946,0.000017767883,0.000031404594,0.000047278623,0.000014739283,0.00005656682,0.00018549887],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990575,0.000005087036,0.00031115618,0.00017636686,0.00014947314,0.00030045913],"domain_scores_gemma":[0.9995357,0.000042352138,0.000043342152,0.00024268674,0.00008343535,0.000052510342],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000092989045,0.00017766944,0.00018526963,0.00016390035,0.000039703926,0.000052007035,0.00019299045,0.00011174515,0.00022585219],"category_scores_gemma":[0.000027088887,0.00017240852,0.00006925114,0.0002724281,0.000036283724,0.0005068841,0.000018876484,0.00006984851,0.000037807025],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002261482,0.00065967254,0.00091015553,0.0007778959,0.0001532809,0.000008649835,0.0020713303,0.50309116,0.17369775,0.0013910987,0.017030897,0.3001855],"study_design_scores_gemma":[0.00030326372,0.00018302276,0.000028742055,0.000026376701,0.000011681725,0.000007806734,0.000031455194,0.6274919,0.370003,0.00006957337,0.0015313759,0.00031178654],"about_ca_topic_score_codex":8.912308e-7,"about_ca_topic_score_gemma":5.5605557e-7,"teacher_disagreement_score":0.9685834,"about_ca_system_score_codex":0.00006921981,"about_ca_system_score_gemma":0.000005256897,"threshold_uncertainty_score":0.7030615},"labels":[],"label_agreement":null},{"id":"W2156974682","doi":"10.1145/1391469.1391511","title":"Application-driven floorplan-aware voltage island design","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":28,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Floorplan; Voltage; Computer science; Integrated circuit layout; Chip; Reduction (mathematics); Partition (number theory); System on a chip; Power (physics); Parallel computing; Embedded system; Electronic engineering; Integrated circuit; Engineering; Electrical engineering; Telecommunications","score_opus":0.01181158729094192,"score_gpt":0.1877550195865557,"score_spread":0.17594343229561377,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2156974682","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024282174,0.0000999728,0.9654956,0.000020917569,0.00019998135,0.00035175736,0.000010516663,0.0009245159,0.008614606],"genre_scores_gemma":[0.99119437,0.0001378755,0.00671682,0.000074703945,0.00014871726,0.00009864598,0.00002402905,0.00005428546,0.0015505835],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99909765,0.000010819094,0.00020510916,0.00019728424,0.00018024846,0.00030891242],"domain_scores_gemma":[0.9994587,0.000054318294,0.000019272115,0.00033610422,0.000035056153,0.00009655567],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000071643175,0.00018878067,0.00016873215,0.00010484804,0.000108727734,0.000018021128,0.00023257826,0.000099414276,0.00037688142],"category_scores_gemma":[0.0000048564057,0.00017215977,0.000040115305,0.0002399205,0.000036776342,0.00021840623,0.000019684348,0.00013626443,0.0018396991],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003306201,0.0001020165,0.017100692,0.00016116713,0.00018037137,0.00010671178,0.0016942782,0.45011753,0.054638635,0.0007383966,0.4693356,0.0057915645],"study_design_scores_gemma":[0.000815723,0.00006740227,0.005042955,0.000017702472,0.000020714655,0.0000959477,0.0000385163,0.90982753,0.043309547,0.00011271751,0.039982222,0.00066904427],"about_ca_topic_score_codex":0.0000203533,"about_ca_topic_score_gemma":0.000013493989,"teacher_disagreement_score":0.96691215,"about_ca_system_score_codex":0.00005765534,"about_ca_system_score_gemma":0.000024935855,"threshold_uncertainty_score":0.9989375},"labels":[],"label_agreement":null},{"id":"W2157627782","doi":"10.1109/newcas.2004.1359062","title":"A novel asynchronous wrapper using 1-of-4 data encoding and single-track handshaking","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Handshaking; Asynchronous communication; Computer science; Encoding (memory); Throughput; Asynchronous system; Asynchronous circuit; Protocol (science); Embedded system; Computer architecture; Synchronization (alternating current); Computer network; Clock signal; Channel (broadcasting); Wireless; Synchronous circuit; Operating system","score_opus":0.07835245238350412,"score_gpt":0.2736662163467105,"score_spread":0.19531376396320638,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2157627782","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9330811,0.013644294,0.048511855,0.00009347558,0.0017682946,0.0009821368,0.00039824587,0.00033565893,0.001184931],"genre_scores_gemma":[0.998403,0.0002297308,0.00028710955,0.00005921196,0.000759544,0.000015079504,0.000026525606,0.00013762325,0.00008215534],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9968572,0.00007558312,0.0009004264,0.0007243844,0.0005716212,0.00087075],"domain_scores_gemma":[0.9980318,0.00022005722,0.00024731868,0.0011003214,0.00013714998,0.0002633788],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008932166,0.00062622386,0.0007735796,0.00028676036,0.00046205206,0.00030310868,0.0006693118,0.00028487638,0.000011428635],"category_scores_gemma":[0.000037116897,0.0004944634,0.00007807485,0.00057774247,0.00026822925,0.0009872388,0.00010932936,0.00054887286,0.00001889822],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008339921,0.00042231914,0.0014250011,0.0011295577,0.0005332183,0.000102761056,0.009583891,0.8990813,0.039891742,0.00061720464,0.0006881859,0.046441406],"study_design_scores_gemma":[0.027135247,0.0022944438,0.006841358,0.035361353,0.0022199517,0.011536369,0.04118183,0.82364494,0.012787669,0.00044023793,0.024052793,0.012503802],"about_ca_topic_score_codex":0.00031774704,"about_ca_topic_score_gemma":0.0001307167,"teacher_disagreement_score":0.07543636,"about_ca_system_score_codex":0.0002069394,"about_ca_system_score_gemma":0.00011749617,"threshold_uncertainty_score":0.9997507},"labels":[],"label_agreement":null},{"id":"W2158589529","doi":"10.1145/1366110.1366157","title":"Implementation of asynchronous pipeline circuits in multi-threshold CMOS technologies","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Pipeline (software); Asynchronous communication; Electronic circuit; Computer science; Electronic engineering; Asynchronous circuit; Logic gate; Electrical engineering; Engineering; Clock signal; Telecommunications","score_opus":0.025052822199178693,"score_gpt":0.25439771273104456,"score_spread":0.22934489053186585,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158589529","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9552802,0.0003609067,0.041707154,0.00003066903,0.00013555677,0.00031034314,0.0000056341682,0.0008371935,0.0013323793],"genre_scores_gemma":[0.9963764,0.00029071316,0.0031916026,0.000010046153,0.000010816206,0.000037266636,0.0000068606028,0.000024683413,0.000051626404],"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991297,0.0000048882875,0.00034457864,0.00013587877,0.00013255367,0.00025236313],"domain_scores_gemma":[0.9996749,0.000016208276,0.000031039057,0.00022957925,0.00002957164,0.000018679651],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000086761545,0.00013527184,0.00018218512,0.00026061278,0.000024041612,0.000004733854,0.00016688654,0.00009145217,0.00010563757],"category_scores_gemma":[0.000008283558,0.00012995704,0.000028264312,0.00035613088,0.000048855993,0.0002132803,0.000028354772,0.00012423754,0.000048536836],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011140143,0.00031290544,0.48667383,0.0004252932,0.00009600582,0.0001156569,0.0038571965,0.07501206,0.24711165,0.00080410775,0.00763062,0.17794952],"study_design_scores_gemma":[0.0020422412,0.000093085044,0.06452429,0.000033751912,0.00000880109,0.000027187634,0.001441128,0.08371363,0.8472843,0.00004384,0.00040149112,0.00038625338],"about_ca_topic_score_codex":0.00009082927,"about_ca_topic_score_gemma":0.00024335494,"teacher_disagreement_score":0.60017264,"about_ca_system_score_codex":0.000094667004,"about_ca_system_score_gemma":0.000024372022,"threshold_uncertainty_score":0.5299494},"labels":[],"label_agreement":null},{"id":"W2158610702","doi":"10.1109/ccece.2006.277365","title":"Area and Power Efficient Array and Tree Multipliers","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Multiplier (economics); Transistor count; Transistor; Power consumption; Computer science; Low-power electronics; Reduction (mathematics); Tree (set theory); Electrical engineering; Electronic engineering; Power (physics); Mathematics; Engineering; Voltage; Physics","score_opus":0.003451311914189685,"score_gpt":0.1570667407717302,"score_spread":0.1536154288575405,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158610702","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93249553,0.0004131921,0.013581372,0.000033527158,0.00017349057,0.00012376477,0.000002423459,0.00030593754,0.052870743],"genre_scores_gemma":[0.99700075,0.000024813748,0.0023667233,0.000025069414,0.000026112875,0.000006894011,0.0000019971435,0.000023470744,0.00052414264],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994091,0.0000041380003,0.00012200899,0.00014914005,0.0000957263,0.00021989366],"domain_scores_gemma":[0.99975467,0.000028083976,0.000009206922,0.00013435356,0.000010745104,0.000062913656],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000049754628,0.00013662154,0.00011456045,0.00007949994,0.000042967404,0.000038285954,0.000046157496,0.000054830623,0.000058906477],"category_scores_gemma":[0.0000034804586,0.0001141144,0.0000158762,0.00008922495,0.000046041398,0.000069243324,0.000012653009,0.00007254226,0.000029715015],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007585142,0.00026964952,0.070180394,0.00032202157,0.00019932723,0.00006818267,0.0035208997,0.25006247,0.58871967,0.0046944786,0.057408545,0.024478527],"study_design_scores_gemma":[0.004552378,0.00021624773,0.25930768,0.00009054208,0.00006559083,0.000078608326,0.0005899346,0.50204283,0.19473639,0.00024810206,0.036256045,0.0018156669],"about_ca_topic_score_codex":0.000017289538,"about_ca_topic_score_gemma":0.000019469768,"teacher_disagreement_score":0.39398327,"about_ca_system_score_codex":0.000025696832,"about_ca_system_score_gemma":0.0000035404528,"threshold_uncertainty_score":0.46534503},"labels":[],"label_agreement":null},{"id":"W2158800590","doi":"10.1109/ismvl.2009.12","title":"16-level Current-Mode Multiple-Valued Dynamic Memory with Increased Noise Margin","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Computer science; Margin (machine learning); Noise margin; Binary number; Noise (video); Converters; Electronic engineering; Representation (politics); Feature (linguistics); Algorithm; Scheme (mathematics); Arithmetic; Artificial intelligence; Electrical engineering; Voltage; Mathematics; Engineering; Transistor","score_opus":0.010155953036117021,"score_gpt":0.2258803850895933,"score_spread":0.21572443205347627,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2158800590","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8514091,0.00046091346,0.1319647,0.000049879163,0.00049063895,0.00063218403,0.000041445033,0.0016901203,0.013261058],"genre_scores_gemma":[0.99018675,0.000056521647,0.0088913655,0.00010970361,0.000080021724,0.000032413078,0.00006266565,0.000075086355,0.0005054762],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99835944,0.00003091149,0.00031759348,0.00033887787,0.00036193305,0.0005912669],"domain_scores_gemma":[0.99907756,0.00005104743,0.000040272684,0.00055700605,0.000059690276,0.0002144365],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00014984711,0.00040108938,0.00032971616,0.000240188,0.00007935146,0.000055054843,0.00032701265,0.000106638596,0.00020591074],"category_scores_gemma":[0.00002260035,0.00033193215,0.00007198194,0.00036312736,0.000043430442,0.00042621416,0.000022105047,0.00032895853,0.00036266854],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012734055,0.0017211159,0.017068505,0.0012636248,0.0007295072,0.00025961167,0.002790042,0.24099463,0.3023426,0.0019879143,0.052598108,0.37697092],"study_design_scores_gemma":[0.0039041801,0.0001758995,0.044503782,0.00015712959,0.0000673984,0.000029435932,0.00006799088,0.92928904,0.019092204,0.000089228495,0.0015841471,0.0010395879],"about_ca_topic_score_codex":0.00013167529,"about_ca_topic_score_gemma":0.0002300657,"teacher_disagreement_score":0.6882944,"about_ca_system_score_codex":0.00029290188,"about_ca_system_score_gemma":0.000056682267,"threshold_uncertainty_score":0.9999133},"labels":[],"label_agreement":null},{"id":"W2159009135","doi":"10.1145/1391469.1391576","title":"Parameterized timing analysis with general delay models and arbitrary variation sources","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Parameterized complexity; Static timing analysis; Computer science; Sensitivity (control systems); Block (permutation group theory); Algorithm; Nonlinear system; Function (biology); Stochastic process; Variation (astronomy); Random variable; Network analysis; Operator (biology); Control theory (sociology); Mathematics; Statistics; Artificial intelligence; Electronic engineering","score_opus":0.018357907188660264,"score_gpt":0.1878452075705278,"score_spread":0.16948730038186754,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159009135","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6445453,0.000079576064,0.35377726,0.000007206668,0.00002092844,0.00006071535,0.0000013320381,0.00021114726,0.0012965117],"genre_scores_gemma":[0.9178599,0.00009588997,0.08173282,0.000048549773,0.00003463687,0.000014757656,0.000010702316,0.000024233404,0.0001785218],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992795,0.000015689251,0.00017054607,0.00017669042,0.00015246304,0.0002051232],"domain_scores_gemma":[0.9996846,0.000028288456,0.0000241499,0.00017392499,0.000020644327,0.000068391986],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000074392476,0.00015380749,0.00022151413,0.00022521426,0.00008660238,0.000036401874,0.00006906572,0.000060484657,0.00005032836],"category_scores_gemma":[0.0000016470576,0.000121440695,0.00004155657,0.00044427373,0.000030967174,0.00047019077,0.0000124328035,0.00008728549,0.000007418338],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001984333,0.000010940514,0.0038825795,0.000014596272,0.00054108456,0.000017138813,0.001267391,0.9905609,0.003163524,0.00017566327,0.00006199663,0.00028436587],"study_design_scores_gemma":[0.0003365762,0.000031475647,0.0076379753,0.0000038250737,0.00018417518,0.000026044145,0.000012877892,0.9892711,0.0021862458,0.00007566782,0.000029932475,0.00020407418],"about_ca_topic_score_codex":0.00006749568,"about_ca_topic_score_gemma":0.000011402922,"teacher_disagreement_score":0.27331457,"about_ca_system_score_codex":0.000024117977,"about_ca_system_score_gemma":0.000011461459,"threshold_uncertainty_score":0.49522078},"labels":[],"label_agreement":null},{"id":"W2159284613","doi":"10.1109/mascot.2005.49","title":"Parallel logic simulation of million-gate VLSI circuits","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Very-large-scale integration; Logic simulation; Computer science; Logic gate; Logic family; Logic synthesis; Chip; Process (computing); Computer architecture; Parallel computing; Electronic engineering; Embedded system; Engineering; Algorithm","score_opus":0.018251001616596183,"score_gpt":0.23033027905206144,"score_spread":0.21207927743546526,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159284613","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5958751,0.0006107303,0.35670796,0.00012310529,0.00038159188,0.00034949614,0.000005179399,0.00083168875,0.04511513],"genre_scores_gemma":[0.99626935,0.00007192833,0.002936258,0.00007178127,0.00010064502,0.0000068106056,0.00000606021,0.000025163838,0.00051200256],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992462,0.000008141122,0.00025992445,0.00011620645,0.00015734106,0.00021219793],"domain_scores_gemma":[0.99962366,0.000046832836,0.000028135279,0.00021027331,0.0000409899,0.000050086284],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009662861,0.00012779853,0.00015125763,0.0001102605,0.000024103107,0.00001108247,0.00011969563,0.000079958045,0.00041071154],"category_scores_gemma":[0.000010135327,0.00011445093,0.000044628316,0.0001929482,0.000019085946,0.00026581652,0.000012253049,0.00007930779,0.0004364242],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000018143267,0.000014234145,0.00022554894,0.000028753475,0.000015154294,7.62526e-7,0.00012514868,0.985752,0.004406811,0.00030817595,0.00061668863,0.008504892],"study_design_scores_gemma":[0.00038582878,0.000028743809,0.0023244517,0.000014490032,0.000009311213,0.0000014987926,0.000011554866,0.97909325,0.012134852,0.00017731667,0.00563588,0.0001827932],"about_ca_topic_score_codex":0.0000040737164,"about_ca_topic_score_gemma":0.000006026338,"teacher_disagreement_score":0.40039423,"about_ca_system_score_codex":0.000049703118,"about_ca_system_score_gemma":0.000007961777,"threshold_uncertainty_score":0.56094956},"labels":[],"label_agreement":null},{"id":"W2159813733","doi":"10.1109/async.2002.1000294","title":"A negative-overhead, self-timed pipeline","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":31,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Logic gate; Pipeline (software); Combinational logic; Overhead (engineering); Logic synthesis; Latency (audio); Electronic engineering; Spice; Propagation delay; Static timing analysis; Multiplier (economics); Parallel computing; Algorithm; Embedded system; Engineering","score_opus":0.004856308258386861,"score_gpt":0.18367337806375922,"score_spread":0.17881706980537235,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159813733","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5709897,0.00036347084,0.21515603,0.0005465264,0.0013713076,0.0007515837,0.000012502593,0.006902031,0.20390679],"genre_scores_gemma":[0.9669813,0.000056157143,0.031554528,0.00016335401,0.00014776627,0.000022111446,0.000004151908,0.000052328833,0.0010182929],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99910194,0.0000071056897,0.00020832011,0.00016195189,0.0001803201,0.00034035428],"domain_scores_gemma":[0.99955237,0.00003055242,0.000015081355,0.00026368222,0.00003336307,0.000104942555],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00008859938,0.00018822149,0.00017111513,0.000095427844,0.000043775883,0.000030594063,0.00016189276,0.00008021363,0.00039961387],"category_scores_gemma":[0.000013902539,0.00016686441,0.00004949553,0.00028954467,0.000019832218,0.0002944688,0.000022352215,0.00015248451,0.0016270208],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001254115,0.0008898587,0.0023020192,0.0007488255,0.0007848338,0.00023896161,0.013622391,0.6503902,0.092320025,0.02257219,0.1851212,0.030884102],"study_design_scores_gemma":[0.008582301,0.00029714347,0.0038945463,0.00014083047,0.00009993404,0.000076157805,0.0002900987,0.26248056,0.6619634,0.0045454237,0.055694785,0.0019348075],"about_ca_topic_score_codex":0.000033719993,"about_ca_topic_score_gemma":0.000022904602,"teacher_disagreement_score":0.5696434,"about_ca_system_score_codex":0.00016408111,"about_ca_system_score_gemma":0.000033185253,"threshold_uncertainty_score":0.99915034},"labels":[],"label_agreement":null},{"id":"W2159912832","doi":"10.1109/isqed.2006.93","title":"Novel Decoupling Capacitor Designs for sub- 90nm CMOS Technology","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Decoupling capacitor; CMOS; NMOS logic; Capacitor; Decoupling (probability); Electrostatic discharge; Electronic engineering; Electrical engineering; Leakage (economics); Computer science; Engineering; Voltage; Transistor; Control engineering","score_opus":0.013977372766312331,"score_gpt":0.20366676959775123,"score_spread":0.1896893968314389,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2159912832","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25491402,0.00016622827,0.7407462,0.00006926121,0.00060200045,0.00039078898,0.00001096323,0.001360606,0.0017399063],"genre_scores_gemma":[0.92015374,0.00001251057,0.078806825,0.000029154831,0.00031635424,0.00017891885,0.000010632409,0.00008636977,0.0004055055],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988183,0.000002014651,0.00029473304,0.00023292772,0.00011780347,0.00053423166],"domain_scores_gemma":[0.99947613,0.00007545033,0.000027983233,0.00030446032,0.000066266584,0.00004972999],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013220387,0.00022924556,0.00021840009,0.0002881036,0.00009710719,0.000037536287,0.00023890077,0.00023614442,0.00004078514],"category_scores_gemma":[0.000019262952,0.0002216191,0.00006499092,0.00036728053,0.00005019189,0.00019757249,0.00001947671,0.0001538233,0.00012652528],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009811815,0.00005371016,0.0009506521,0.000092733004,0.00005488742,0.000003081505,0.000035447934,0.041373454,0.9349301,0.0067627975,0.012712112,0.0030212172],"study_design_scores_gemma":[0.0008504167,0.00007019321,0.0002790778,0.000023153378,0.000029437342,0.000021254558,0.00004263809,0.24226591,0.7460644,0.00080138084,0.009096018,0.00045609838],"about_ca_topic_score_codex":0.00002475398,"about_ca_topic_score_gemma":0.00005276765,"teacher_disagreement_score":0.6652397,"about_ca_system_score_codex":0.00012400713,"about_ca_system_score_gemma":0.000023330513,"threshold_uncertainty_score":0.9037365},"labels":[],"label_agreement":null},{"id":"W2160130608","doi":"10.1109/tcsi.2010.2046981","title":"Crosstalk-Glitch Gating: A Solution for Designing Glitch-Tolerant Asynchronous Handshake Interface Mechanisms for GALS Systems","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Concordia University","funders":"","keywords":"Handshake; Asynchronous communication; Glitch; Computer science; Crosstalk; Gating; Electronic engineering; Embedded system; CMOS; Engineering; Computer network","score_opus":0.014429627784395056,"score_gpt":0.22352686370333358,"score_spread":0.20909723591893853,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160130608","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.050279878,0.0006785355,0.93823516,0.000022602631,0.0070519773,0.0027346103,0.0002253201,0.0005273075,0.00024461793],"genre_scores_gemma":[0.995911,0.000036358328,0.0016090897,0.000015076059,0.00028366558,0.0015379419,0.000013329922,0.000165657,0.0004278576],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974487,0.00006564489,0.00075881934,0.0006060542,0.0003471837,0.0007736405],"domain_scores_gemma":[0.99858856,0.00028142237,0.00014896432,0.0005044711,0.0001831974,0.00029335584],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0009582881,0.0005109291,0.0006546901,0.00024373682,0.0007181753,0.00043639677,0.00023558433,0.00042144212,0.0000114205495],"category_scores_gemma":[0.000020354779,0.0004954838,0.00022796667,0.00020648382,0.000092001916,0.0003495175,0.0000016395898,0.00038123882,0.000010363093],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000039602975,0.000057253947,0.0000025581078,0.0013305176,0.0002519723,0.000002774032,0.0011091661,0.13838075,0.8488723,0.00060117315,0.00022255282,0.009129358],"study_design_scores_gemma":[0.0029681725,0.0006356843,0.000012992198,0.0008208032,0.00023455339,0.00021350617,0.0012648491,0.7578106,0.22966787,0.000055706707,0.0052776546,0.0010376091],"about_ca_topic_score_codex":0.00005338402,"about_ca_topic_score_gemma":0.000059227703,"teacher_disagreement_score":0.94563115,"about_ca_system_score_codex":0.000198865,"about_ca_system_score_gemma":0.00008581049,"threshold_uncertainty_score":0.99974966},"labels":[],"label_agreement":null},{"id":"W2160506606","doi":"10.1109/newcas.2005.1496694","title":"A VHDL-Based Technique for an Accurate Estimation-of Leakage Power in Digital CMOS Circuits","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Spice; Leakage (economics); VHDL; CMOS; Leakage power; Electronic engineering; Computer science; Electronic circuit; Transistor; Power gating; Digital electronics; Electrical engineering; Engineering; Embedded system; Voltage","score_opus":0.013108515970656029,"score_gpt":0.24293987010356072,"score_spread":0.22983135413290467,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160506606","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3006846,0.00002055506,0.689261,0.000028971299,0.00007647696,0.0009094692,0.000033505807,0.00043591208,0.008549509],"genre_scores_gemma":[0.9849043,9.981082e-7,0.014673025,0.000042133306,0.000023076738,0.00021433092,0.000029004374,0.000047839625,0.000065302505],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991116,0.000005248105,0.0003320666,0.00016150832,0.00012376919,0.00026583555],"domain_scores_gemma":[0.99952114,0.000072491996,0.000033637818,0.0002674776,0.00004444287,0.00006082214],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015444591,0.00016714772,0.00018630612,0.00022181464,0.000020461868,0.00004620564,0.0001813038,0.00010272453,0.000060316324],"category_scores_gemma":[0.000038202026,0.00016246793,0.000047135654,0.0002598782,0.000023004113,0.00084054476,0.000009286829,0.00009806408,0.000036182995],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002039783,0.00017781745,0.0008721226,0.00021113375,0.000024110826,0.000003456388,0.00045474863,0.921132,0.05285654,0.0013004133,0.0015613227,0.021385893],"study_design_scores_gemma":[0.00076644815,0.00015131859,0.0007549894,0.000056161116,0.0000051143275,0.0000035115079,0.000024644234,0.69801277,0.29916546,0.00016802747,0.0005847635,0.00030680792],"about_ca_topic_score_codex":0.0000047053136,"about_ca_topic_score_gemma":0.000017566255,"teacher_disagreement_score":0.68421966,"about_ca_system_score_codex":0.00008772364,"about_ca_system_score_gemma":0.000040611798,"threshold_uncertainty_score":0.662525},"labels":[],"label_agreement":null},{"id":"W2160621128","doi":"10.1109/vlsi-soc.2012.7332101","title":"Suppression of on-chip power supply noise generated by a 64-bit static logic ALU block","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Voltage droop; Decoupling (probability); Electronic engineering; Voltage; Capacitance; Computer science; Chip; Electrical engineering; Voltage regulator; Engineering; Physics","score_opus":0.010051252158694747,"score_gpt":0.21185255126691013,"score_spread":0.2018012991082154,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2160621128","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98783445,0.0004647975,0.0017619026,0.00007746344,0.00083386956,0.00031497126,0.00005202832,0.00038366648,0.008276868],"genre_scores_gemma":[0.99648124,0.000050316776,0.0019524302,0.0002012334,0.00006248502,0.000025716987,0.000044223503,0.000070210175,0.0011121636],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998487,0.000043701228,0.00037434298,0.00018827368,0.00032105955,0.0005856156],"domain_scores_gemma":[0.99919844,0.000081245686,0.000049986116,0.0004205691,0.00005043784,0.00019933515],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001916166,0.00029014013,0.00029905507,0.00014284365,0.00004434953,0.00002274595,0.00021729208,0.00013991565,0.0016332262],"category_scores_gemma":[0.000021724218,0.00022595754,0.00006215212,0.0002677482,0.000038268776,0.00030380642,0.00003721575,0.00020134999,0.00056592585],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000054282074,0.0003016498,0.00448501,0.00013037412,0.00009715881,0.0000054290517,0.0008790033,0.017392527,0.6261943,0.0003840102,0.3497177,0.0003585664],"study_design_scores_gemma":[0.0012800962,0.00030680915,0.004667668,0.00009044378,0.000046098718,0.0000123372765,0.00009318412,0.034826133,0.9477939,0.000048544538,0.01018244,0.00065231917],"about_ca_topic_score_codex":0.000020707268,"about_ca_topic_score_gemma":0.0000016770691,"teacher_disagreement_score":0.33953527,"about_ca_system_score_codex":0.00006757943,"about_ca_system_score_gemma":0.00001728589,"threshold_uncertainty_score":0.99927944},"labels":[],"label_agreement":null},{"id":"W2161202223","doi":"10.1109/vlsic.2002.1015121","title":"Dual supply voltage clocking for 5 GHz 130 nm integer execution core","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":33,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Voltage; Electrical engineering; Computer science; Transistor; Electronic engineering; Leakage power; Dual (grammatical number); Power (physics); Reduction (mathematics); Clock rate; Leakage (economics); CPU core voltage; Voltage regulator; Engineering; Physics; Mathematics; Dropout voltage","score_opus":0.017001252285767307,"score_gpt":0.22129595610218672,"score_spread":0.2042947038164194,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161202223","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.54225,0.00025080467,0.42712516,0.000033280925,0.0019352854,0.00066402514,0.000020941781,0.001015075,0.026705427],"genre_scores_gemma":[0.99047405,0.000024940367,0.006936531,0.000094465,0.00014813621,0.00007694454,0.000026993419,0.00006681614,0.0021511016],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989354,0.000008286406,0.00025922823,0.00020702199,0.0001584272,0.0004316386],"domain_scores_gemma":[0.9995172,0.00006975678,0.000023768924,0.00025126382,0.00005604341,0.00008194758],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022348053,0.000213339,0.00018726183,0.00012295326,0.00008340777,0.000048336406,0.000108973916,0.00012851263,0.0004062137],"category_scores_gemma":[0.00004836561,0.00019695055,0.000078321296,0.00019546541,0.000025967382,0.00029315313,0.000013953359,0.00016213166,0.0001890715],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013487699,0.00024515635,0.016767502,0.0009635875,0.00043746398,0.00008305347,0.003572238,0.10206556,0.2872874,0.1206829,0.44072166,0.027038557],"study_design_scores_gemma":[0.002691711,0.0003015182,0.0023704625,0.00013742768,0.0000839263,0.000076482036,0.0007523799,0.3034925,0.3835634,0.0019718653,0.3031253,0.001433036],"about_ca_topic_score_codex":0.000011116024,"about_ca_topic_score_gemma":0.000015936363,"teacher_disagreement_score":0.44822407,"about_ca_system_score_codex":0.00012139784,"about_ca_system_score_gemma":0.000022617414,"threshold_uncertainty_score":0.80314106},"labels":[],"label_agreement":null},{"id":"W2161307877","doi":"10.1109/pacrim.2007.4313248","title":"High Level Fixed Point VLSI Design with Automated Clock Gating","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Clock gating; Computer science; Embedded system; Very-large-scale integration; Power gating; Benchmark (surveying); Computer architecture; Computer hardware; Gating; Engineering; Clock signal; Clock skew; Transistor; Electrical engineering","score_opus":0.018765151639231367,"score_gpt":0.20950174941349375,"score_spread":0.19073659777426238,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161307877","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28856045,0.00004268585,0.6992953,0.000044868415,0.00034430504,0.0003703571,0.000003539899,0.005364866,0.00597364],"genre_scores_gemma":[0.8064466,0.0000051352226,0.19278257,0.00008698718,0.0000904416,0.000014374433,0.000007621754,0.00008763358,0.000478631],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99831414,0.000023213366,0.00040040692,0.00025749265,0.0003205549,0.0006841626],"domain_scores_gemma":[0.9992009,0.00015236124,0.000048160782,0.00036172476,0.0000773738,0.00015951009],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005925279,0.00031746877,0.00026988974,0.0001907591,0.00010445251,0.00006358832,0.00022297686,0.0001345803,0.00025433605],"category_scores_gemma":[0.000022948068,0.00025443657,0.000038528502,0.0005125946,0.000042816446,0.0003522471,0.000028129149,0.00023558416,0.00036507435],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002062223,0.0001376002,0.002505247,0.00029047116,0.00043168885,0.00031637217,0.0019198377,0.7722503,0.15355386,0.0035177919,0.05052358,0.014347043],"study_design_scores_gemma":[0.0016068509,0.0002527946,0.01342828,0.00011594378,0.000037247228,0.00007403018,0.0001969869,0.53192663,0.4508263,0.000051179624,0.0006462977,0.00083745824],"about_ca_topic_score_codex":0.000069455724,"about_ca_topic_score_gemma":0.00003741696,"teacher_disagreement_score":0.51788616,"about_ca_system_score_codex":0.00017116874,"about_ca_system_score_gemma":0.00003608726,"threshold_uncertainty_score":0.99999076},"labels":[],"label_agreement":null},{"id":"W2161380844","doi":"10.1109/jssc.2008.2007160","title":"A 65 nm Sub-$V_{t}$ Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter","year":2009,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":311,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Advanced Research Projects Agency; Defense Advanced Research Projects Agency; Intel Foundation","keywords":"Static random-access memory; Microcontroller; Electrical engineering; Computer science; Capacitor; Voltage; Chip; Standby power; Logic gate; Logic level; Electronic engineering; Embedded system; Engineering","score_opus":0.007864622934002629,"score_gpt":0.20338507523378643,"score_spread":0.1955204522997838,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161380844","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9711255,0.00080665515,0.026122503,0.00017177615,0.0010864947,0.0003291551,0.000027729071,0.00013001292,0.00020018019],"genre_scores_gemma":[0.9984192,0.00038001602,0.00021912208,0.00031844413,0.00043876146,0.000006421714,0.0000025435438,0.000080924765,0.00013456802],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9977649,0.000054602184,0.00083847594,0.00024424077,0.00044167505,0.00065613113],"domain_scores_gemma":[0.9985693,0.00007645795,0.00029822753,0.00025917785,0.00042042925,0.0003763754],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003877869,0.0004730948,0.0008065296,0.00041428328,0.000091111644,0.0001420328,0.0003119392,0.00017371023,0.000029787507],"category_scores_gemma":[0.000020139403,0.00036218693,0.00012827548,0.00036554984,0.0001040853,0.0008072971,0.000007218382,0.0007677804,0.00004476458],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027822945,0.00012700527,0.00081887253,0.00011453937,0.0005732598,0.0006665235,0.0038738172,0.0060204426,0.9518712,0.0000066104026,0.0078069963,0.02784246],"study_design_scores_gemma":[0.023099603,0.0033183952,0.018394502,0.0017488967,0.0005903309,0.005301719,0.0007348602,0.04782978,0.8876284,0.0006319464,0.008113962,0.0026076338],"about_ca_topic_score_codex":0.000007379216,"about_ca_topic_score_gemma":0.0000108185495,"teacher_disagreement_score":0.06424287,"about_ca_system_score_codex":0.0002135169,"about_ca_system_score_gemma":0.00014742133,"threshold_uncertainty_score":0.999883},"labels":[],"label_agreement":null},{"id":"W2161729223","doi":"10.1109/asqed.2009.5206289","title":"The impact of timing yield improvement under process variation on flip-flops soft error rate","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"FLOPS; Process variation; Soft error; Computer science; Electronic engineering; CMOS; Network topology; Power (physics); Flip-flop; Scaling; Process (computing); Engineering; Parallel computing; Mathematics; Computer network","score_opus":0.018125023787502546,"score_gpt":0.26340004487804336,"score_spread":0.2452750210905408,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2161729223","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9575429,0.000038619313,0.033781637,0.0002278474,0.00028686484,0.00042859648,0.0000035709165,0.00030432988,0.007385613],"genre_scores_gemma":[0.9992779,0.0000140738075,0.00021614476,0.00009366011,0.00006781766,0.000014001458,0.0000026075504,0.000022427508,0.0002913631],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99910897,0.000010767157,0.00026627234,0.00013721429,0.00018243524,0.00029433882],"domain_scores_gemma":[0.9994742,0.00009798389,0.000056094286,0.00026371164,0.000058290905,0.000049670798],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028332273,0.00017555847,0.00014078051,0.0000716144,0.000089428184,0.00004741923,0.00017531414,0.000068176494,0.00008094269],"category_scores_gemma":[0.000030144942,0.00010897238,0.00006559078,0.00020919587,0.000012949209,0.00022035808,0.000008519871,0.00013846312,0.00004342104],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000067096094,0.000078723126,0.00008984401,0.000037930397,0.00011961906,0.0000010509195,0.000890562,0.8277083,0.15082799,0.00071222294,0.0017881779,0.01767846],"study_design_scores_gemma":[0.0007904265,0.0011899065,0.050292928,0.00010155895,0.000037731308,0.0000020869636,0.00022028048,0.7313383,0.21382305,0.0016341506,0.000073098745,0.0004964863],"about_ca_topic_score_codex":0.000030749547,"about_ca_topic_score_gemma":0.0000068929075,"teacher_disagreement_score":0.09637003,"about_ca_system_score_codex":0.00013875736,"about_ca_system_score_gemma":0.00004283394,"threshold_uncertainty_score":0.44437647},"labels":[],"label_agreement":null},{"id":"W2162580874","doi":"10.1109/acssc.2008.5074742","title":"High-speed parallel CRC circuits","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Cyclic redundancy check; Computation; Computer science; Redundancy (engineering); Critical path method; Polynomial; Parallel computing; Path (computing); Degree (music); Parallelism (grammar); Generator (circuit theory); Algorithm; Product (mathematics); Mathematics; Power (physics)","score_opus":0.016483138528594867,"score_gpt":0.18689806906535786,"score_spread":0.170414930536763,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162580874","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.90548176,0.00028240308,0.024969336,0.00009013206,0.0011405642,0.0002333453,0.000003932612,0.0020519693,0.065746546],"genre_scores_gemma":[0.99284345,0.00018478443,0.0028151064,0.00012417734,0.00017754312,0.000009977282,0.00000700455,0.00005299276,0.003784975],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990177,0.000008947415,0.0002142063,0.00017090651,0.00021232499,0.00037587283],"domain_scores_gemma":[0.99949235,0.00002643487,0.000014459527,0.0003265777,0.000029599345,0.00011056509],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00006303819,0.0001878453,0.00019449138,0.000101594735,0.00008056903,0.000017778035,0.00020883851,0.00009475391,0.0008162412],"category_scores_gemma":[0.000007637103,0.00017220418,0.000050908548,0.00022709958,0.000039535214,0.00027344073,0.000019882164,0.00015137784,0.002410214],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022798295,0.00020087959,0.01223412,0.00021262202,0.0003652909,0.00049808127,0.0025634207,0.35423663,0.07637908,0.012619954,0.5282918,0.012375267],"study_design_scores_gemma":[0.011138456,0.0005918671,0.23156902,0.00015095134,0.00013262361,0.00092524505,0.00018779101,0.244535,0.2781178,0.0018099387,0.22474937,0.006091944],"about_ca_topic_score_codex":0.000027566744,"about_ca_topic_score_gemma":0.0000051530255,"teacher_disagreement_score":0.3035425,"about_ca_system_score_codex":0.000062643056,"about_ca_system_score_gemma":0.000018536888,"threshold_uncertainty_score":0.99836653},"labels":[],"label_agreement":null},{"id":"W2162743530","doi":"10.1109/newcas.2004.1359057","title":"Synchronous to asynchronous conversion using GasP control","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Datapath; Asynchronous communication; Computer science; Asynchronous circuit; Electronic circuit; Sequential logic; Synchronous circuit; Clock signal; Logic synthesis; Logic gate; Parallel computing; Algorithm; Engineering; Electrical engineering; Computer network; Jitter","score_opus":0.01810573390262057,"score_gpt":0.23097876398173414,"score_spread":0.21287303007911357,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162743530","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92483103,0.0064440696,0.059298962,0.00033365702,0.004315769,0.0022429044,0.00023928453,0.00074011594,0.0015542345],"genre_scores_gemma":[0.9976404,0.00012252876,0.00004838571,0.0004069261,0.0012167149,0.00006790733,0.000012037802,0.00017957442,0.00030557244],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99628234,0.00015369106,0.00086168724,0.0007068508,0.00072477333,0.001270683],"domain_scores_gemma":[0.99796593,0.00019652695,0.00016715871,0.0008842115,0.00020700926,0.0005791529],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007296889,0.0007930718,0.00089175825,0.00034458115,0.0006342614,0.00029856252,0.00055902207,0.00034737907,0.00004936958],"category_scores_gemma":[0.000030140343,0.0006224539,0.00016146865,0.00067659444,0.00018069464,0.00047094323,0.00003909393,0.0006430967,0.0005344905],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007448492,0.00011193801,0.00041920214,0.00021232555,0.00019569538,0.00011941335,0.00244142,0.98645484,0.0013641787,0.00017741219,0.0023268631,0.0061021973],"study_design_scores_gemma":[0.061963715,0.007260159,0.014663306,0.022186782,0.0030069402,0.010897903,0.045517012,0.6901027,0.008780944,0.0005624932,0.11306963,0.021988409],"about_ca_topic_score_codex":0.0004412385,"about_ca_topic_score_gemma":0.00008067179,"teacher_disagreement_score":0.29635215,"about_ca_system_score_codex":0.00073720765,"about_ca_system_score_gemma":0.00018490269,"threshold_uncertainty_score":0.9996227},"labels":[],"label_agreement":null},{"id":"W2162851503","doi":"10.1109/tvlsi.2008.2000731","title":"Low-Power Mixed-Signal CVNS-Based 64-Bit Adder for Media Signal Processing","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Adder; CMOS; Computer science; 16-bit; Electronic engineering; Serial binary adder; Carry-save adder; Dissipation; 4-bit; 8-bit; Signal processing; Arithmetic; Computer hardware; Digital signal processing; Mathematics; Engineering; Physics","score_opus":0.013253117899253477,"score_gpt":0.2122322039523758,"score_spread":0.1989790860531223,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162851503","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08404463,0.000285825,0.90891564,0.000037406196,0.0036269971,0.001209542,0.0004114025,0.0010124845,0.00045605208],"genre_scores_gemma":[0.99614584,0.00002990199,0.0014911813,0.000094389514,0.00040410596,0.0009649727,0.00010467135,0.00019236874,0.00057257625],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99651855,0.00012740113,0.0010286109,0.0006370682,0.0008298187,0.0008585248],"domain_scores_gemma":[0.9983337,0.00029886575,0.00016337531,0.0004816656,0.00043387568,0.00028852056],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005116259,0.0006659801,0.00065062084,0.00064622867,0.0006938819,0.00019291618,0.00036619054,0.0004694912,0.00039938654],"category_scores_gemma":[0.000008700558,0.0006285252,0.0003785162,0.00073488144,0.00013016976,0.001044506,0.0000014827056,0.00068122137,0.00031229143],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00059059245,0.001234925,0.000095495445,0.001119467,0.0003423368,0.000052825817,0.0052440935,0.886838,0.07164566,0.000076656564,0.018911423,0.013848489],"study_design_scores_gemma":[0.0020634872,0.00027249436,0.00007690674,0.0006491113,0.00009363879,0.00006077614,0.0007479386,0.7441502,0.24734575,0.000008562419,0.0037050308,0.0008261097],"about_ca_topic_score_codex":0.000019546413,"about_ca_topic_score_gemma":0.00015733454,"teacher_disagreement_score":0.9121012,"about_ca_system_score_codex":0.00046133364,"about_ca_system_score_gemma":0.00025481795,"threshold_uncertainty_score":0.9996166},"labels":[],"label_agreement":null},{"id":"W2162921373","doi":"10.1109/mwsym.2011.5972639","title":"Reduced order modeling of delayed PEEC circuits","year":2011,"lang":"en","type":"article","venue":"2011 IEEE MTT-S International Microwave Symposium","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Vlaamse regering; Fonds Wetenschappelijk Onderzoek","keywords":"Reduction (mathematics); Model order reduction; Control theory (sociology); Partial element equivalent circuit; Computer science; Differential (mechanical device); Order (exchange); Differential equation; Electronic circuit; Applied mathematics; Equivalent circuit; Mathematical optimization; Mathematics; Algorithm; Engineering; Mathematical analysis; Voltage; Electrical engineering","score_opus":0.022868039299930032,"score_gpt":0.21270431599908182,"score_spread":0.1898362766991518,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2162921373","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8347578,0.00016858125,0.07925712,0.00007176812,0.005723288,0.0002937144,0.00006396133,0.0003293177,0.079334415],"genre_scores_gemma":[0.9937,0.00016744736,0.0047628265,0.00005743627,0.0002848985,0.000030235518,0.000037655722,0.000101044054,0.0008584204],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982403,0.000019779243,0.00062762154,0.00033963396,0.00037229224,0.00040041012],"domain_scores_gemma":[0.99889016,0.000027108093,0.000112983376,0.0004081254,0.00045127975,0.000110349596],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00021099758,0.000321669,0.00029476485,0.0003441873,0.00004780813,0.000026734175,0.000682046,0.0001794636,0.0005556759],"category_scores_gemma":[0.000013020736,0.0003392407,0.00013090824,0.00016765525,0.000064498716,0.0004035437,0.00005895382,0.00026893572,0.0005521272],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044596614,0.00009103772,0.00022448575,0.000049434708,0.00032941267,0.000011808258,0.001824754,0.028889319,0.96470004,0.0006455047,0.0026417272,0.0005479006],"study_design_scores_gemma":[0.0006870929,0.000076911194,0.00012712221,0.00007525079,0.00005300521,0.000054576834,0.00006034682,0.30718353,0.6901053,0.0005298246,0.00056084315,0.00048618362],"about_ca_topic_score_codex":0.00014749779,"about_ca_topic_score_gemma":0.000023862218,"teacher_disagreement_score":0.2782942,"about_ca_system_score_codex":0.00016859679,"about_ca_system_score_gemma":0.00006292171,"threshold_uncertainty_score":0.99990594},"labels":[],"label_agreement":null},{"id":"W2163004243","doi":"10.1109/ecctd.2009.5275131","title":"Dual-edge triggered energy recovery DCCER flip-flop for low energy applications","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Flip-flop; Enhanced Data Rates for GSM Evolution; Reduction (mathematics); Power (physics); Computer science; Energy (signal processing); FLOPS; Signal edge; Electronic engineering; Clock rate; CMOS; Engineering; Physics; Telecommunications; Mathematics; Parallel computing; Digital signal processing","score_opus":0.006271331314004731,"score_gpt":0.19465391623498055,"score_spread":0.18838258492097582,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163004243","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0037540202,0.0007911678,0.9394464,0.00023802806,0.00064489024,0.00039891913,0.000040327952,0.0013706186,0.053315613],"genre_scores_gemma":[0.9652399,0.00083976047,0.012336235,0.0010834767,0.0010369663,0.0009422755,0.00018808752,0.00013249805,0.018200802],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99862623,0.00001282379,0.0003843809,0.00031914926,0.00016606633,0.00049132085],"domain_scores_gemma":[0.99911577,0.00009672896,0.000041005373,0.0005283483,0.0000763071,0.00014185002],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00010392656,0.00028234415,0.00028480525,0.00021686222,0.00010892382,0.000066340996,0.00023296844,0.00018360787,0.00021834596],"category_scores_gemma":[0.000009945527,0.00027142625,0.00014106563,0.00042271163,0.000021405596,0.00034398993,0.000016456452,0.000084642576,0.00010029332],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009204287,0.00025904572,0.0000128685115,0.000093931834,0.00020636151,0.000006383404,0.00011938923,0.04642894,0.051295895,0.072230816,0.26384875,0.5654056],"study_design_scores_gemma":[0.0011253991,0.00016876533,0.00015437185,0.000023533978,0.0000393771,0.000010503826,0.000015814881,0.070335045,0.13893849,0.0031060234,0.7853787,0.00070400286],"about_ca_topic_score_codex":0.000022331033,"about_ca_topic_score_gemma":0.000028045453,"teacher_disagreement_score":0.96148586,"about_ca_system_score_codex":0.00013743271,"about_ca_system_score_gemma":0.00004275439,"threshold_uncertainty_score":0.9999738},"labels":[],"label_agreement":null},{"id":"W2163358790","doi":"10.1109/iscas.2005.1465398","title":"Power and Delay Analysis of 4:2 Compressor Cells","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Gas compressor; Computer science; Electronic circuit; Power (physics); Logic gate; Digital electronics; Electronic engineering; Dissipation; Logic synthesis; Adiabatic circuit; Logic family; Electrical engineering; Engineering","score_opus":0.004235910195072253,"score_gpt":0.18793317120549954,"score_spread":0.1836972610104273,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163358790","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96676844,0.00039074456,0.011048618,0.000023842496,0.000074608455,0.00006364216,0.000008483428,0.00014922203,0.02147237],"genre_scores_gemma":[0.9942277,0.000073028576,0.005204826,0.000042248692,0.000014051945,0.0000022827076,0.0000024037788,0.000013298006,0.00042013027],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99947864,0.000005886944,0.00017674325,0.00009452392,0.00010175625,0.00014244125],"domain_scores_gemma":[0.9996948,0.000031092306,0.000016351622,0.0001868358,0.000021917587,0.000048954447],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006618208,0.00009326247,0.00020222564,0.00022389156,0.000014035205,0.000011692898,0.00008270933,0.000044659642,0.00081333885],"category_scores_gemma":[0.0000014442802,0.000080685946,0.00005103469,0.00038259523,0.000024159686,0.00013346986,0.000017045983,0.00005383208,0.000047265432],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014927792,0.00008213797,0.0094547905,0.0000883065,0.0022870156,0.0000049890255,0.0014523455,0.81085205,0.15365116,0.0006127862,0.016954558,0.004544955],"study_design_scores_gemma":[0.0003628966,0.00003191203,0.015372263,0.000007260481,0.00034617409,0.0000014314672,0.00004194427,0.75797135,0.20293921,0.000005485519,0.022651738,0.000268355],"about_ca_topic_score_codex":0.0000082474735,"about_ca_topic_score_gemma":0.000013946103,"teacher_disagreement_score":0.052880697,"about_ca_system_score_codex":0.000015783919,"about_ca_system_score_gemma":0.0000027477006,"threshold_uncertainty_score":0.890549},"labels":[],"label_agreement":null},{"id":"W2163580033","doi":"10.1109/isqed.2006.53","title":"Dual-Vt Design of FPGAs for Subthreshold Leakage Tolerance","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Computer science; Logic gate; Dual (grammatical number); Logic synthesis; Leakage (economics); Subthreshold conduction; Embedded system; Parallel computing; Engineering; Algorithm; Transistor; Electrical engineering; Voltage","score_opus":0.012126287681555204,"score_gpt":0.1932897704741762,"score_spread":0.18116348279262098,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163580033","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2141087,0.000632375,0.7632785,0.00004734882,0.0005719122,0.00079951424,0.000020904883,0.0006807712,0.019860003],"genre_scores_gemma":[0.97238094,0.000024663625,0.02540679,0.00003288881,0.00017330566,0.00007325438,0.000008962908,0.00006160224,0.0018375978],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99894476,0.000010021912,0.00034042125,0.00017925429,0.00016229074,0.00036327407],"domain_scores_gemma":[0.9994625,0.00009717246,0.00003534741,0.00030801343,0.000054796903,0.000042189273],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020006523,0.00019253147,0.00025344777,0.0001049831,0.000040468203,0.000021777561,0.00015640246,0.000095183874,0.00015477926],"category_scores_gemma":[0.000008456936,0.0001808912,0.00007230129,0.00020439706,0.000037856036,0.00023221667,0.00001313651,0.000084064864,0.00006474765],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030529744,0.000044471737,0.00026360963,0.00017505304,0.00002545266,0.0000047207286,0.00007721281,0.8356245,0.10978212,0.0032636495,0.04965323,0.0010554586],"study_design_scores_gemma":[0.0008515576,0.00011639854,0.001204538,0.000030283429,0.000022074235,0.0000062297213,0.00001663938,0.39410898,0.59498197,0.0006847846,0.007592299,0.00038423942],"about_ca_topic_score_codex":0.00002811126,"about_ca_topic_score_gemma":0.000015248125,"teacher_disagreement_score":0.75827223,"about_ca_system_score_codex":0.00004469731,"about_ca_system_score_gemma":0.0000180631,"threshold_uncertainty_score":0.73765296},"labels":[],"label_agreement":null},{"id":"W2163795855","doi":"10.1109/iscas.2008.4541825","title":"Low-power static and dynamic high-voltage CMOS level-shifter circuits","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":41,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalsa Corporation; University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"NMOS logic; CMOS; Logic level; Electrical engineering; Transistor; Electronic circuit; Electronic engineering; Dynamic demand; Voltage; Power (physics); Low-power electronics; Resistive touchscreen; Computer science; Power consumption; Engineering; Physics","score_opus":0.011017008332818982,"score_gpt":0.1889928898585095,"score_spread":0.17797588152569052,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163795855","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94561356,0.00023779577,0.04813555,0.00004250282,0.0005451584,0.0002821723,0.000025965885,0.00067719613,0.004440111],"genre_scores_gemma":[0.99536264,0.00019012937,0.0013550771,0.00020436902,0.000035522495,0.000032760498,0.000013289527,0.00009539653,0.0027108148],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.9985354,0.000015361904,0.00032837127,0.00030919217,0.00027964127,0.00053202873],"domain_scores_gemma":[0.9992978,0.000065951834,0.000028558215,0.0004004204,0.000037179176,0.00017006675],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00010361952,0.00032227815,0.00029789054,0.0001786448,0.00010916363,0.000046121695,0.00019439754,0.00012862767,0.0007295988],"category_scores_gemma":[0.000013079701,0.0002942897,0.00004609856,0.00024872486,0.000100294325,0.00047451892,0.000043784945,0.00023945437,0.0006247587],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017988196,0.0014166378,0.07215019,0.0044804434,0.0027015363,0.0040962994,0.03670514,0.058251075,0.49317497,0.010910041,0.18542051,0.13051327],"study_design_scores_gemma":[0.007978137,0.00068911957,0.68240786,0.00037189916,0.00016836975,0.0005266438,0.00045180364,0.20702948,0.07968417,0.0013587648,0.014408221,0.0049255523],"about_ca_topic_score_codex":0.000027639373,"about_ca_topic_score_gemma":0.000034638175,"teacher_disagreement_score":0.6102576,"about_ca_system_score_codex":0.000105038445,"about_ca_system_score_gemma":0.000029486906,"threshold_uncertainty_score":0.99995095},"labels":[],"label_agreement":null},{"id":"W2163933503","doi":"10.1145/1629911.1629964","title":"Clock skew optimization via wiresizing for timing sign-off covering all process corners","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Clock skew; Timing failure; Digital clock manager; Computer science; Skew; Clock network; Benchmark (surveying); Synchronous circuit; Static timing analysis; Process (computing); Block (permutation group theory); Process corners; Electronic circuit; Clock domain crossing; Clock gating; Propagation delay; Clock signal; Embedded system; Engineering; Mathematics; Electrical engineering; Telecommunications","score_opus":0.013730631137564986,"score_gpt":0.23794560723404284,"score_spread":0.22421497609647786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2163933503","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03690049,0.00025141347,0.95521337,0.00007389179,0.00034108773,0.0005935179,0.0000028519582,0.0010992491,0.0055241524],"genre_scores_gemma":[0.9468187,0.000081754784,0.05227486,0.00027588202,0.00015807658,0.000048241785,0.00002995832,0.00007649338,0.0002360408],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99870086,0.000008236065,0.00032679882,0.0002685216,0.00019729667,0.0004982887],"domain_scores_gemma":[0.9994991,0.0000562338,0.000049998092,0.00021435248,0.000073846764,0.00010647041],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00016302474,0.00026434727,0.00023326532,0.00014175943,0.00010580983,0.00009180497,0.00021306968,0.00012346622,0.00006363034],"category_scores_gemma":[0.000024826646,0.00027007324,0.00006365728,0.0002590208,0.000014551193,0.00064383826,0.0000124466615,0.00012830444,0.00002937954],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018688957,0.000016909182,0.000041199644,0.000111714966,0.000028778932,0.0000024118358,0.00035482447,0.97857535,0.0061155995,0.00012353598,0.0011654478,0.0134455385],"study_design_scores_gemma":[0.0005428751,0.00010513531,0.000075842094,0.00006530199,0.000030668652,0.000006740329,0.000043871696,0.97061163,0.026255587,0.00010896697,0.0017506259,0.00040272495],"about_ca_topic_score_codex":0.0000036760082,"about_ca_topic_score_gemma":0.0000021835845,"teacher_disagreement_score":0.9099182,"about_ca_system_score_codex":0.00014134675,"about_ca_system_score_gemma":0.000025888197,"threshold_uncertainty_score":0.99997514},"labels":[],"label_agreement":null},{"id":"W2164020284","doi":"10.1109/fpl.2011.89","title":"Capacitive Boosting for FPGA Interconnection Networks","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"NMOS logic; PMOS logic; Transistor; Computer science; CMOS; Electronic engineering; Multiplexer; Electrical engineering; Voltage; Multiplexing; Engineering","score_opus":0.028921605073664345,"score_gpt":0.1878362848813999,"score_spread":0.15891467980773555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164020284","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.086696126,0.000061288854,0.85143536,0.000005820728,0.0012140287,0.0002692937,0.00000217506,0.00071614975,0.05959975],"genre_scores_gemma":[0.99173117,0.000012486556,0.007535685,0.000052094507,0.00019668827,0.00006685303,0.000004491449,0.000038558468,0.00036197188],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994152,0.0000065404124,0.00015343573,0.00012112495,0.000044640856,0.0002590384],"domain_scores_gemma":[0.99972296,0.000054567718,0.000017017059,0.00011930814,0.000039948303,0.000046185873],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012231876,0.00011954502,0.000106553016,0.00006680404,0.000053909156,0.000016198383,0.00008278814,0.00007594342,0.00018850206],"category_scores_gemma":[0.000019218289,0.00011172222,0.00004494489,0.00009704224,0.000017852688,0.00026678026,0.00001154026,0.000105617575,0.000053134558],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005313934,0.00031354395,0.0087566795,0.0010035682,0.00146302,0.00004173223,0.046975702,0.2669898,0.034774154,0.039711338,0.1463273,0.45311177],"study_design_scores_gemma":[0.00059102726,0.0001887042,0.0014303334,0.00006763823,0.00003082965,0.000013997032,0.0006069939,0.8850272,0.10813252,0.00052219874,0.0029397171,0.0004488016],"about_ca_topic_score_codex":0.000028608594,"about_ca_topic_score_gemma":0.000028946322,"teacher_disagreement_score":0.905035,"about_ca_system_score_codex":0.000058161793,"about_ca_system_score_gemma":0.000003956611,"threshold_uncertainty_score":0.45559},"labels":[],"label_agreement":null},{"id":"W2164346795","doi":"10.1109/ccece.1998.682547","title":"An ordering-insensitive methodology for efficient DCVS circuit synthesis","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Binary decision diagram; Cascode; Electronic circuit; Influence diagram; Computer science; Variable (mathematics); Network analysis; Diagram; Binary number; Topology (electrical circuits); Voltage; Algorithm; Decision tree; Mathematics; Transistor; Data mining; Engineering; Electrical engineering; Arithmetic","score_opus":0.07250855037253919,"score_gpt":0.25587288297046984,"score_spread":0.18336433259793067,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164346795","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2818305,0.00013407289,0.7033774,0.000059910202,0.00069991604,0.00043017874,0.000014862688,0.0010338005,0.012419358],"genre_scores_gemma":[0.9617648,0.000024573035,0.037553936,0.000095068055,0.0001310393,0.00011219701,0.0000025273291,0.000073538686,0.00024230963],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987959,0.000072574534,0.00024104843,0.0002857246,0.00012863525,0.00047607327],"domain_scores_gemma":[0.99877125,0.00065261923,0.000024463865,0.00037266218,0.00006319267,0.00011581882],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041484452,0.00022134358,0.00030281907,0.00017420137,0.0000859917,0.00003170775,0.00018441881,0.00013685563,0.00056940987],"category_scores_gemma":[0.00013371027,0.00020902036,0.000078854486,0.00021188628,0.00004341883,0.00011044147,0.000014584979,0.00011400618,0.00026759892],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000048580685,0.00032313447,0.00019879024,0.000358339,0.00040754775,0.00004816173,0.005181319,0.5652568,0.271984,0.00992763,0.01049036,0.13577536],"study_design_scores_gemma":[0.00033362638,0.00012870553,0.00032294195,0.000016987417,0.000046775327,0.000025943793,0.00018145131,0.8033401,0.19167466,0.000102541715,0.0034039547,0.00042233494],"about_ca_topic_score_codex":0.000011994887,"about_ca_topic_score_gemma":0.000010740584,"teacher_disagreement_score":0.6799343,"about_ca_system_score_codex":0.000088311645,"about_ca_system_score_gemma":0.0000062381123,"threshold_uncertainty_score":0.8523603},"labels":[],"label_agreement":null},{"id":"W2164398668","doi":"10.1111/j.1749-6632.2002.tb04723.x","title":"Studies on the Oligomeric State of the Sodium/Calcium + Potassium Exchanger NCKX2","year":2002,"lang":"en","type":"article","venue":"Annals of the New York Academy of Sciences","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Library science; Medicine; Gerontology; Chemistry","score_opus":0.15129124431197732,"score_gpt":0.313186060914247,"score_spread":0.16189481660226968,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164398668","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9576661,0.00936162,0.000012547911,0.028696386,0.00082564,0.00037451557,0.000014428005,0.000049996026,0.0029987635],"genre_scores_gemma":[0.9962707,0.001376155,0.00007194166,0.0010303322,0.00011030165,0.000008745929,3.251385e-8,0.000014486682,0.0011172689],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997998,0.00009797758,0.00047761036,0.00020255597,0.0008212201,0.00040261718],"domain_scores_gemma":[0.9989981,0.00031811744,0.00031655352,0.00026885132,0.00004530708,0.000053062733],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0010814423,0.00020763361,0.00032867797,0.00011963377,0.00024221277,0.000019572866,0.0018187104,0.00006623708,0.0000428632],"category_scores_gemma":[0.00012207092,0.00009258537,0.00017916135,0.0013479993,0.0013562749,0.00020567016,0.00019108453,0.000300361,0.000022824197],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004810836,0.00022907612,0.002211233,0.0005110993,0.0006375798,4.5538326e-7,0.027632391,0.12782857,0.12440831,0.004828654,0.6875397,0.024124844],"study_design_scores_gemma":[0.00017584741,0.0001432833,0.008529785,0.0003643445,0.000035191246,0.0000021959672,0.00072376523,0.006018118,0.9716385,0.0039299745,0.008207196,0.00023182733],"about_ca_topic_score_codex":0.000017368517,"about_ca_topic_score_gemma":0.0000018599925,"teacher_disagreement_score":0.84723014,"about_ca_system_score_codex":0.000013312254,"about_ca_system_score_gemma":0.000020911186,"threshold_uncertainty_score":0.49972513},"labels":[],"label_agreement":null},{"id":"W2164405342","doi":"10.1109/ccece.1998.682733","title":"Low-voltage power-efficient BiDPL logic design and applications","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Adder; Pass transistor logic; CMOS; Logic gate; Electrical engineering; Logic level; Electronic engineering; Power (physics); Voltage; Logic family; Computer science; Pull-up resistor; Low-power electronics; Logic synthesis; Transistor; BiCMOS; Engineering; Physics; Power consumption","score_opus":0.014331405263891636,"score_gpt":0.19231841656561086,"score_spread":0.17798701130171923,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164405342","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01793619,0.00077694654,0.9487898,0.000044355944,0.00013310034,0.00059367885,0.0000033430995,0.00083513156,0.030887479],"genre_scores_gemma":[0.99061644,0.0001713161,0.007876924,0.00011570565,0.00004857276,0.0001415194,0.0000018594633,0.00004041051,0.0009872518],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991113,0.000011922994,0.00019436107,0.0002199328,0.00014609998,0.0003163904],"domain_scores_gemma":[0.9994518,0.00006524314,0.000017601442,0.00032511947,0.000024385221,0.00011584759],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00012302084,0.00018149496,0.00014314213,0.00012954758,0.0000874099,0.000052416803,0.00015887382,0.00008333389,0.0008471109],"category_scores_gemma":[0.000005863535,0.0001602982,0.00002968734,0.00031351848,0.000050754217,0.00009797406,0.000028497296,0.00012417903,0.0012152134],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011487631,0.0005362882,0.000339216,0.00028184548,0.00013997074,0.000036919166,0.0014808709,0.7847825,0.074207306,0.037031967,0.06148588,0.039665703],"study_design_scores_gemma":[0.0005746776,0.00010318859,0.0005080945,0.000021655298,0.000022460285,0.00002639084,0.00007510417,0.94617885,0.022839753,0.00041675023,0.028626226,0.00060686364],"about_ca_topic_score_codex":0.0000016905195,"about_ca_topic_score_gemma":4.7109276e-7,"teacher_disagreement_score":0.9726803,"about_ca_system_score_codex":0.000050097828,"about_ca_system_score_gemma":0.0000041390135,"threshold_uncertainty_score":0.99956244},"labels":[],"label_agreement":null},{"id":"W2164802609","doi":"10.1109/irws.2002.1194260","title":"Sub-quarter micron SRAM cells stability in low-voltage operation: a comparative analysis","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; CMOS; Robustness (evolution); Voltage; Sensitivity (control systems); Physics; Materials science; Optoelectronics; Electronic engineering; Electrical engineering; Chemistry; Engineering","score_opus":0.011570363000349613,"score_gpt":0.21693836089620783,"score_spread":0.20536799789585822,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2164802609","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9479223,0.000085427484,0.038376607,0.000010531026,0.00017230799,0.0003086657,0.000008370061,0.00016452673,0.0129512735],"genre_scores_gemma":[0.99862754,0.000011357665,0.0011041228,0.000041451007,0.000017710183,0.000033725704,0.000014958681,0.000014143144,0.00013498378],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9987527,0.00007422311,0.0003899449,0.00028579193,0.00016531095,0.00033198827],"domain_scores_gemma":[0.9994112,0.00005453233,0.00002273046,0.00038748118,0.000044441065,0.00007956219],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00030285443,0.00022293015,0.00037735765,0.00024178025,0.000042719155,0.000072388604,0.00013000639,0.000091182395,0.0013194196],"category_scores_gemma":[0.000004230417,0.00020525783,0.00009400428,0.0009063338,0.000038101654,0.00036075822,0.000010414373,0.00018766579,0.0003981268],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028840497,0.00034437477,0.051297724,0.0001440639,0.00051421946,0.000019216917,0.0076122717,0.54198945,0.3933623,0.0005215598,0.00405272,0.00011324548],"study_design_scores_gemma":[0.0005838709,0.000044701465,0.011247638,0.000009111342,0.000069245274,8.863936e-7,0.00053460925,0.1926417,0.79351896,0.000016363423,0.0009371315,0.00039575403],"about_ca_topic_score_codex":0.00003815434,"about_ca_topic_score_gemma":0.0006314351,"teacher_disagreement_score":0.40015668,"about_ca_system_score_codex":0.00019009176,"about_ca_system_score_gemma":0.000025712763,"threshold_uncertainty_score":0.9995935},"labels":[],"label_agreement":null},{"id":"W2165112251","doi":"10.1109/tvlsi.2010.2043374","title":"Autonomous, Multilevel Ring Tuning Scheme for Post-Silicon Active Clock Deskewing Over Intra-Die Variations","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Clock skew; Timing failure; Jitter; Digital clock manager; Clock domain crossing; Clock gating; CPU multiplier; Synchronous circuit; Computer science; Clock synchronization; Clock signal; Skew; Clock generator; Clock drift; Ring oscillator; Electronic engineering; Synchronization (alternating current); Engineering; Electrical engineering; Topology (electrical circuits); CMOS; Telecommunications","score_opus":0.010708181577444553,"score_gpt":0.22904931898418254,"score_spread":0.218341137406738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165112251","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23815468,0.00004573362,0.75243086,0.000036629164,0.00632864,0.0011785077,0.00050898816,0.00085934653,0.0004565946],"genre_scores_gemma":[0.99095756,0.000021766826,0.0067126285,0.000055351644,0.00042304388,0.00090187707,0.000089076726,0.00016446628,0.00067423756],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99729484,0.00008220664,0.00087267,0.0005882446,0.00040856592,0.0007534557],"domain_scores_gemma":[0.9982191,0.00036421776,0.00016820764,0.00062719185,0.00039127938,0.00023001892],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00053507066,0.00056277716,0.0005183395,0.000624199,0.0007127623,0.00030070025,0.00033589258,0.0005013564,0.00012925357],"category_scores_gemma":[0.000043935408,0.0005801643,0.00029157146,0.00037115562,0.000056884262,0.0015292111,0.0000033873857,0.0011517318,0.00013557107],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015621888,0.00038273484,0.000069994894,0.00030676412,0.00042976174,0.000005280548,0.0048573143,0.1439451,0.83232033,0.0011618831,0.00032284012,0.016041748],"study_design_scores_gemma":[0.0012647738,0.00010771088,0.0003717934,0.00023093811,0.00008676097,0.000021344928,0.0007337106,0.81758904,0.17593895,0.000014671846,0.003051496,0.00058878376],"about_ca_topic_score_codex":0.00019193144,"about_ca_topic_score_gemma":0.00091369747,"teacher_disagreement_score":0.75280285,"about_ca_system_score_codex":0.00054071535,"about_ca_system_score_gemma":0.00014052034,"threshold_uncertainty_score":0.99966496},"labels":[],"label_agreement":null},{"id":"W2165187497","doi":"10.1109/iciea.2009.5138184","title":"Static leakage current estimation of on-the-fly generated IP logic blocks","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Spice; Computer science; Logic gate; Pass transistor logic; Electronic engineering; Logic block; Block (permutation group theory); Logic synthesis; Logic family; Logic optimization; Sequential logic; Algorithm; Digital electronics; Electronic circuit; Embedded system; Engineering; Electrical engineering; Mathematics","score_opus":0.01918895822448368,"score_gpt":0.23672246552210313,"score_spread":0.21753350729761944,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165187497","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.853263,0.00028748822,0.13798594,0.00041079227,0.00041829026,0.00037780646,0.000006196964,0.00048049132,0.006769959],"genre_scores_gemma":[0.99729574,0.000044796354,0.0023219571,0.000118536365,0.000032919223,0.000009502013,0.000009194251,0.00001441676,0.00015293885],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992268,0.000019701372,0.00025325955,0.00011130798,0.00018788982,0.00020102409],"domain_scores_gemma":[0.99959385,0.000050828294,0.000034364006,0.00024455125,0.000035980465,0.000040393737],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013974933,0.00014628273,0.00014322923,0.00009330117,0.000038177663,0.000022281118,0.00014318197,0.000040985862,0.00024475763],"category_scores_gemma":[0.0000223257,0.0001012514,0.000032955424,0.0002562954,0.000020312968,0.00010433477,0.000006508648,0.00013937928,0.00016561626],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000062511713,0.00006226107,0.0000147981555,0.000038856047,0.000017682165,0.0000020800999,0.0002193669,0.9346612,0.0076102614,0.0036101702,0.017557394,0.036199663],"study_design_scores_gemma":[0.00022355242,0.00013249512,0.000517526,0.000040320756,0.000013293971,0.0000015856486,0.000011927656,0.9190757,0.07846457,0.0007616111,0.0006038721,0.00015350847],"about_ca_topic_score_codex":0.0000032737014,"about_ca_topic_score_gemma":9.57256e-7,"teacher_disagreement_score":0.14403272,"about_ca_system_score_codex":0.00005027285,"about_ca_system_score_gemma":0.000014895203,"threshold_uncertainty_score":0.4128912},"labels":[],"label_agreement":null},{"id":"W2165203480","doi":"10.1109/43.851996","title":"Analytical models for RTL power estimation of combinational and sequential circuits","year":2000,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":37,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Intel Corporation","keywords":"Combinational logic; Benchmark (surveying); Sequential logic; Algorithm; Computer science; Quadratic equation; Power (physics); Electronic circuit; Logic gate; Mathematics; Electronic engineering; Engineering; Electrical engineering","score_opus":0.028828533259097282,"score_gpt":0.22903290346106012,"score_spread":0.20020437020196283,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165203480","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09908797,0.00015586147,0.89907867,0.000008029389,0.00053171144,0.000704181,0.00013004463,0.00012372335,0.00017979866],"genre_scores_gemma":[0.9982444,0.0000757742,0.0014517376,0.000010324966,0.000024352887,0.00006575565,0.000015390598,0.0000410957,0.00007115351],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99836266,0.00009041257,0.00071081053,0.000293265,0.00029242545,0.00025041433],"domain_scores_gemma":[0.9990789,0.0002743408,0.000090205474,0.00020808015,0.00023521796,0.00011324278],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035580317,0.000281333,0.0005121992,0.00035478268,0.00009899452,0.00007150248,0.00013289796,0.00019574435,0.0000391835],"category_scores_gemma":[0.000002974816,0.0002647088,0.00008967621,0.00030973688,0.00010526015,0.00036806203,6.758833e-7,0.00018819471,0.0000035925266],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002381515,0.00010674818,0.0000021922908,0.00021581762,0.00019177863,0.0000016729709,0.00030523614,0.9415858,0.0028694237,0.0011379513,0.00015147652,0.05340809],"study_design_scores_gemma":[0.0011648138,0.00053111487,0.000036153026,0.00029810876,0.00007978952,0.00004863562,0.00003637368,0.9907451,0.0065307966,0.00026110548,0.000024508105,0.00024349848],"about_ca_topic_score_codex":0.000035806686,"about_ca_topic_score_gemma":0.000001002897,"teacher_disagreement_score":0.89915645,"about_ca_system_score_codex":0.00008500834,"about_ca_system_score_gemma":0.000069090325,"threshold_uncertainty_score":0.9999805},"labels":[],"label_agreement":null},{"id":"W2165236039","doi":"10.1109/icccas.2008.4658005","title":"Power dissipation impacted by stochastic characteristics of signals","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Lethbridge","funders":"University of Lethbridge","keywords":"Dissipation; Stochastic process; Computer science; Stochastic modelling; Power (physics); Stochastic computing; Random variable; Power consumption; Control theory (sociology); Mathematics; Algorithm; Statistics; Physics; Computation","score_opus":0.007241295640429874,"score_gpt":0.19746347937844635,"score_spread":0.19022218373801647,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165236039","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88757914,0.00005940618,0.109872125,0.000013979873,0.00021340133,0.0001395047,0.00004495431,0.00026543057,0.001812061],"genre_scores_gemma":[0.999121,0.000023508555,0.0002931071,0.000018913612,0.000028462973,0.000008815994,0.000044672062,0.000035787474,0.00042573665],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991693,0.000010216629,0.00030387173,0.00010346604,0.00019050566,0.00022262167],"domain_scores_gemma":[0.99957174,0.000037686994,0.00004919215,0.00019740906,0.000060013084,0.000083977415],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000060666174,0.00015076301,0.00021182535,0.00009110502,0.000035964036,0.000008984997,0.00010756672,0.00007652134,0.0007233911],"category_scores_gemma":[0.000030072342,0.0001348553,0.000039466846,0.00019372282,0.0000401674,0.00021264932,0.000011221357,0.000093638955,0.00010118573],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000633151,0.00021066751,0.005067445,0.00013679783,0.00017932961,0.0000141814935,0.0022231888,0.011812149,0.9013966,0.00015069904,0.07651886,0.0022268172],"study_design_scores_gemma":[0.00248935,0.00078908424,0.32819837,0.00019962993,0.0000966234,0.00008000919,0.00014033086,0.27343154,0.38916215,0.00009101908,0.0033402927,0.0019816079],"about_ca_topic_score_codex":0.000006443656,"about_ca_topic_score_gemma":3.0689833e-7,"teacher_disagreement_score":0.5122344,"about_ca_system_score_codex":0.000044820466,"about_ca_system_score_gemma":0.00001825193,"threshold_uncertainty_score":0.79206246},"labels":[],"label_agreement":null},{"id":"W2165799792","doi":"10.1109/ccece.2004.1347587","title":"Review of charge-sharing logic circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Charge sharing; Computer science; Electronic circuit; Logic gate; Electronic engineering; Logic family; Logic synthesis; Power consumption; Power (physics); Pass transistor logic; Energy consumption; Electrical engineering; Computer architecture; Voltage; Engineering; Digital electronics; Physics","score_opus":0.022197066808983614,"score_gpt":0.23038754939322592,"score_spread":0.2081904825842423,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2165799792","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.117245145,0.2616217,0.07611446,0.0007594739,0.0024760826,0.0019299763,0.000017640838,0.0037132187,0.53612226],"genre_scores_gemma":[0.9676617,0.029909758,0.0011568354,0.00079495995,0.00007650757,0.000022903037,0.0000062249105,0.00004280069,0.00032831664],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99927527,0.0000033650758,0.00026108493,0.0001254771,0.00012206419,0.0002127304],"domain_scores_gemma":[0.99959725,0.000008212824,0.000025630789,0.00028883584,0.000029402996,0.0000506379],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015764555,0.00012145347,0.00021689916,0.00006213807,0.000016916014,0.0000068960135,0.00020494396,0.000044433975,0.0006534385],"category_scores_gemma":[0.00001761656,0.000104995706,0.00005527236,0.00024798643,0.000014287045,0.00016065242,0.00002396395,0.000095611904,0.0005871691],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011042589,0.00057296955,0.0047362535,0.20606238,0.00083503354,0.00014462647,0.0021661161,0.076712415,0.30508676,0.18528274,0.08098241,0.13740727],"study_design_scores_gemma":[0.0039975094,0.0004055215,0.0038633212,0.05278315,0.00023935035,0.00015648738,0.000055251447,0.012222114,0.83311653,0.0062916027,0.083839856,0.0030292768],"about_ca_topic_score_codex":0.0000069082507,"about_ca_topic_score_gemma":0.0000010774722,"teacher_disagreement_score":0.85041654,"about_ca_system_score_codex":0.00006296694,"about_ca_system_score_gemma":0.000013560528,"threshold_uncertainty_score":0.7547066},"labels":[],"label_agreement":null},{"id":"W2166172628","doi":"10.1002/cta.751","title":"A novel theory on parallel repeater‐insertion methodologies for long on‐chip interconnects","year":2011,"lang":"en","type":"article","venue":"International Journal of Circuit Theory and Applications","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; HEC Montréal","funders":"","keywords":"Repeater (horology); Interconnection; Variable (mathematics); CMOS; Electronic engineering; Chip; Computer science; Spice; Engineering; Electrical engineering; Telecommunications; Mathematics","score_opus":0.07399424458214102,"score_gpt":0.29355603588450896,"score_spread":0.21956179130236794,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166172628","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06573807,0.00013153396,0.9292764,0.00003738219,0.000434071,0.00024812922,0.000020261426,0.00006690766,0.00404725],"genre_scores_gemma":[0.9965795,0.00010888303,0.0024624532,0.0002659161,0.00032118728,0.00012453677,0.0000064574083,0.000027375821,0.00010364371],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.99906665,0.00008587036,0.00038657768,0.00014557407,0.00017247276,0.00014287193],"domain_scores_gemma":[0.99842435,0.0009848422,0.00016682905,0.00017494461,0.00018445162,0.000064593725],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0013537671,0.00015134389,0.00017602023,0.00025134248,0.0000684401,0.000042353342,0.00040655566,0.000073787705,0.000051478823],"category_scores_gemma":[0.00018146913,0.00012657368,0.00010798333,0.00006625994,0.00007541082,0.00024040583,0.000018767589,0.00020130625,0.000017414986],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00048256334,0.00010297511,0.00007418938,0.000019718964,0.00026511407,0.0000038794374,0.00084822054,0.0016554836,0.010132515,0.93951875,0.00007142027,0.04682518],"study_design_scores_gemma":[0.0013316147,0.00038030645,0.007252194,0.00019148647,0.0000821419,0.00021056342,0.00041893846,0.00024879453,0.030505104,0.95697635,0.0021138869,0.0002886001],"about_ca_topic_score_codex":5.641592e-7,"about_ca_topic_score_gemma":7.489499e-7,"teacher_disagreement_score":0.9308415,"about_ca_system_score_codex":0.000066536595,"about_ca_system_score_gemma":0.000018914734,"threshold_uncertainty_score":0.51615244},"labels":[],"label_agreement":null},{"id":"W2166205991","doi":"10.1109/icwsi.1995.515460","title":"High-speed interconnections using true single-phase clocking","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Université du Québec à Chicoutimi","funders":"","keywords":"Computer science; Phase (matter); Physics","score_opus":0.04505608792796363,"score_gpt":0.23347033417749075,"score_spread":0.18841424624952713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166205991","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9015108,0.00019435298,0.08539467,0.000059274334,0.001807241,0.00017163878,0.000009219539,0.0013894688,0.00946338],"genre_scores_gemma":[0.9915428,0.00001660256,0.007425318,0.000069428505,0.00028662154,0.000004670717,0.000003617146,0.000073251635,0.0005776565],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99889404,0.000017667906,0.00031732788,0.00021250478,0.00015267335,0.00040576694],"domain_scores_gemma":[0.99945265,0.00004937063,0.000028447763,0.00032341733,0.00003819133,0.0001079334],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000081578946,0.00022804258,0.00021647589,0.000259814,0.00012934158,0.00007185235,0.0001659305,0.00010397333,0.002286972],"category_scores_gemma":[0.00001893085,0.00022750549,0.00007393429,0.00036436177,0.000033128923,0.0005038917,0.00002258106,0.00020968226,0.000553141],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017616887,0.0005087399,0.00022079305,0.000118889,0.00025295638,0.000076975375,0.0025960458,0.2656642,0.67557126,0.0018066124,0.018445777,0.03472015],"study_design_scores_gemma":[0.0011895668,0.00010549034,0.000021900529,0.000050074508,0.00003601237,0.00006064046,0.00014888756,0.87729025,0.11359161,0.000046217236,0.0070289248,0.00043045048],"about_ca_topic_score_codex":0.00004428333,"about_ca_topic_score_gemma":0.000018779005,"teacher_disagreement_score":0.611626,"about_ca_system_score_codex":0.00022383535,"about_ca_system_score_gemma":0.000004396264,"threshold_uncertainty_score":0.9986251},"labels":[],"label_agreement":null},{"id":"W2166227961","doi":"10.1109/ssst.1994.287878","title":"A comprehensive approach to the design of digit-serial modified booth multipliers","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Multiplier (economics); Computer science; Arithmetic; Throughput; Field-programmable gate array; Decomposition; Parallel computing; Computer hardware; Mathematics; Operating system; Chemistry","score_opus":0.04500146751328932,"score_gpt":0.1995101427177394,"score_spread":0.15450867520445008,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166227961","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09276301,0.00019252203,0.849293,0.00006949123,0.0006383692,0.0014000087,0.000013001333,0.0005886514,0.055041946],"genre_scores_gemma":[0.9796555,0.000031593652,0.0194505,0.00011375642,0.00010601818,0.00007969778,0.0000025769023,0.000047103804,0.00051325787],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989252,0.00003427594,0.00027142238,0.00019621983,0.00023187824,0.00034098924],"domain_scores_gemma":[0.9992809,0.000102355916,0.000026827198,0.0004412693,0.00004943468,0.00009918721],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008210412,0.00021271643,0.0002481444,0.00010457451,0.00006059926,0.000040504383,0.00036930933,0.00008085358,0.000071927294],"category_scores_gemma":[0.000012282862,0.00014746477,0.000059916285,0.00032896662,0.000052200703,0.00015585303,0.00004363381,0.00013301187,0.00019427398],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002677043,0.00004721572,0.000011187001,0.000038955306,0.00005929904,8.4867435e-7,0.0013973546,0.96823657,0.007812959,0.00033690335,0.020131504,0.0019004254],"study_design_scores_gemma":[0.0007456481,0.00007401053,0.00017455919,0.000010378193,0.000015848475,0.0000044929925,0.00025527418,0.9738328,0.018813144,0.000017234224,0.0057857963,0.00027080777],"about_ca_topic_score_codex":0.000014317628,"about_ca_topic_score_gemma":8.263953e-7,"teacher_disagreement_score":0.8868925,"about_ca_system_score_codex":0.00004750603,"about_ca_system_score_gemma":0.0000069903394,"threshold_uncertainty_score":0.6013439},"labels":[],"label_agreement":null},{"id":"W2166386966","doi":"10.1109/tcad.2007.907234","title":"Variability-Aware Bulk-MOS Device Design","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"University of Waterloo; Qualcomm","keywords":"CMOS; Leakage (economics); Transistor; Saturation current; Electronic engineering; Monte Carlo method; Saturation (graph theory); Design flow; Computer science; Materials science; Electrical engineering; Voltage; Engineering; Mathematics","score_opus":0.037113703538487836,"score_gpt":0.21200302100833887,"score_spread":0.17488931746985104,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166386966","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026457151,0.00028128803,0.96881837,0.000008560054,0.0022848991,0.001224432,0.00006120355,0.00072386675,0.00014024075],"genre_scores_gemma":[0.99300396,0.00029333905,0.0061719366,0.000034840145,0.00010940856,0.00016148704,0.0000066382545,0.00010468618,0.000113684495],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969312,0.0005091542,0.0010252757,0.000574487,0.0004061361,0.0005537707],"domain_scores_gemma":[0.99775344,0.00083053554,0.00014442125,0.00064692786,0.00037128569,0.00025338112],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00086236803,0.0005958019,0.0008508824,0.00049286644,0.0003031432,0.00009732557,0.00039913974,0.00036258015,0.000036258767],"category_scores_gemma":[0.000009153142,0.0005368841,0.000144702,0.0008333799,0.00015418876,0.00033007018,0.000001898923,0.00059521245,0.000056141198],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043971777,0.00018839916,0.00002397664,0.00032281256,0.00030888786,0.000045737434,0.0007801944,0.9682746,0.014368913,0.000049534843,0.0008387699,0.014754221],"study_design_scores_gemma":[0.0010105041,0.000676001,0.000051623494,0.0005032129,0.00008563441,0.00039081095,0.00009473779,0.955236,0.041011557,0.000026967737,0.0002802728,0.0006326414],"about_ca_topic_score_codex":0.00014578424,"about_ca_topic_score_gemma":0.0000032501384,"teacher_disagreement_score":0.96654683,"about_ca_system_score_codex":0.0002432172,"about_ca_system_score_gemma":0.00019436103,"threshold_uncertainty_score":0.9997083},"labels":[],"label_agreement":null},{"id":"W2166419724","doi":"10.1109/newcas.2004.1358997","title":"An investigation into transistor-based adiabatic logic styles","year":2004,"lang":"en","type":"article","venue":"The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Adiabatic process; Pass transistor logic; Transistor; CMOS; Logic gate; Adiabatic circuit; Electronic engineering; Power (physics); Computer science; Logic family; Electrical engineering; Logic synthesis; Engineering; Physics; Voltage","score_opus":0.023731547665809153,"score_gpt":0.23670882979141789,"score_spread":0.21297728212560874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166419724","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97736436,0.005298924,0.01248481,0.00050126517,0.0015160976,0.0012260677,0.000099966644,0.00080655224,0.000701981],"genre_scores_gemma":[0.9982389,0.00008374173,0.00008387525,0.00038274325,0.00068636617,0.000117001255,0.000053924647,0.0001387535,0.00021470238],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99695647,0.00022893233,0.0007934458,0.0006025149,0.0006363585,0.00078227837],"domain_scores_gemma":[0.9982218,0.00016944311,0.0001525697,0.00082847034,0.00015947237,0.0004682105],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007710184,0.00066130084,0.00063653954,0.0003210767,0.0005086596,0.00026747535,0.00050298014,0.0003266784,0.000027542806],"category_scores_gemma":[0.000021595086,0.0005048598,0.00012193507,0.00067847274,0.00029282828,0.00062075333,0.000008534472,0.0005676384,0.000131484],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032827917,0.00012661253,0.00064980215,0.00036145543,0.000093712675,0.00003826902,0.0065116985,0.98114663,0.0016508986,0.0009346363,0.0011469951,0.007306476],"study_design_scores_gemma":[0.038855102,0.008551754,0.041385222,0.019401839,0.0024479337,0.0015755307,0.08479634,0.7256826,0.014796884,0.008768515,0.032501508,0.02123678],"about_ca_topic_score_codex":0.00041939685,"about_ca_topic_score_gemma":0.0004606417,"teacher_disagreement_score":0.25546402,"about_ca_system_score_codex":0.0003523722,"about_ca_system_score_gemma":0.00018419283,"threshold_uncertainty_score":0.9997403},"labels":[],"label_agreement":null},{"id":"W2166727279","doi":"10.1109/newcas.2008.4606369","title":"256&amp;#x00D7;256-bit multiplier using multi-granular embedded DSP blocks in FPGAs","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Stratix; Computer science; Multiplier (economics); Field-programmable gate array; Digital signal processing; Software; Embedded system; Computer hardware; Parallel computing","score_opus":0.04601505725745191,"score_gpt":0.24509149702430919,"score_spread":0.19907643976685727,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2166727279","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9336118,0.0003499619,0.06138286,0.000017601873,0.0006249675,0.00048939325,0.0000057544385,0.0008241377,0.0026935346],"genre_scores_gemma":[0.92078245,0.00010682119,0.07692405,0.000096280666,0.00014495083,0.00003545313,0.000015276797,0.0001409961,0.0017537087],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975315,0.00004205583,0.000641635,0.00047795352,0.00039611864,0.0009107562],"domain_scores_gemma":[0.9988882,0.00007097962,0.000051522253,0.0007072222,0.00006855092,0.00021352088],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00025086384,0.0005027802,0.00051502703,0.00048217867,0.0001641949,0.00004491955,0.00037977874,0.00030818244,0.00056506804],"category_scores_gemma":[0.00004485621,0.0004956802,0.00014134836,0.00071131496,0.00010356084,0.00048140905,0.000082286584,0.00051680417,0.00064692344],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000683675,0.00044280957,0.06863131,0.00017864973,0.00015778508,0.00032465364,0.0074211354,0.7163636,0.1991567,0.00005584572,0.0045216507,0.0026774565],"study_design_scores_gemma":[0.0043482687,0.00003673215,0.013781326,0.00012698899,0.000041468218,0.00016514264,0.00017443333,0.9046218,0.06343686,0.00002258268,0.011833742,0.0014106616],"about_ca_topic_score_codex":0.00025610422,"about_ca_topic_score_gemma":0.0003132822,"teacher_disagreement_score":0.18825816,"about_ca_system_score_codex":0.00027403707,"about_ca_system_score_gemma":0.000055149467,"threshold_uncertainty_score":0.9997495},"labels":[],"label_agreement":null},{"id":"W2167314278","doi":"10.1109/fpl.2010.60","title":"Robust FPGA Design under Variations","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Power network design; Cluster analysis; Computer science; Transistor; Drop (telecommunication); Logic synthesis; Logic gate; Process variation; Reduction (mathematics); Process (computing); Electronic engineering; Voltage; Embedded system; Engineering; Artificial intelligence; Electrical engineering; Algorithm; Mathematics","score_opus":0.02522806391509554,"score_gpt":0.19691133387923085,"score_spread":0.1716832699641353,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167314278","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0097501995,0.0000150625165,0.9543743,0.00013261056,0.0011674922,0.00015491691,0.0000016615598,0.00088067877,0.033523083],"genre_scores_gemma":[0.89870626,0.000009068704,0.09956129,0.00009788012,0.00015870821,0.000026025238,0.0000036767517,0.00004232586,0.001394776],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993442,0.000010523881,0.00014773321,0.00012481662,0.00012210867,0.0002505784],"domain_scores_gemma":[0.9994969,0.00007230599,0.000011297219,0.0003060751,0.000032165422,0.000081255275],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0001616762,0.00012937523,0.000096477794,0.000094929215,0.00006956728,0.000053665466,0.00016792056,0.00010862718,0.0016675966],"category_scores_gemma":[0.000014034189,0.00011701545,0.0000297509,0.00021383411,0.00002108402,0.0002681362,0.000015192045,0.00024688223,0.0010819366],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000033585725,0.0000425075,0.00018240979,0.00001895406,0.00006884287,0.0000037959378,0.00022804708,0.84239495,0.076561734,0.029091163,0.048656546,0.0027477134],"study_design_scores_gemma":[0.0006343826,0.000043042688,0.0066362224,0.000008633086,0.00003878466,0.00002174891,0.000043257132,0.9009656,0.07348423,0.0025285822,0.014950242,0.0006452802],"about_ca_topic_score_codex":0.000010926883,"about_ca_topic_score_gemma":0.000030386165,"teacher_disagreement_score":0.88895607,"about_ca_system_score_codex":0.000029350087,"about_ca_system_score_gemma":0.000026254262,"threshold_uncertainty_score":0.99969584},"labels":[],"label_agreement":null},{"id":"W2167343637","doi":"10.1109/esscirc.2008.4681790","title":"Area/yield trade-offs in scaled CMOS SRAM cell","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Transistor; CMOS; Yield (engineering); Scaling; Computer science; Leakage (economics); Electronic engineering; Bit (key); Cell size; Memory cell; Electrical engineering; Computer hardware; Materials science; Engineering; Mathematics; Voltage; Computer network","score_opus":0.015476021395823436,"score_gpt":0.17613674529572693,"score_spread":0.1606607238999035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167343637","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8760601,0.00022574613,0.0026985577,0.000080215665,0.00037431554,0.00022951335,0.0000023109521,0.00064059964,0.11968859],"genre_scores_gemma":[0.9971206,0.00012898908,0.0011279384,0.000114945695,0.000073578296,0.00002599872,0.0000035976182,0.00004532274,0.0013589981],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989395,0.000009979808,0.0002719328,0.00019019288,0.00018186274,0.0004065436],"domain_scores_gemma":[0.9995266,0.00005730468,0.000014426213,0.00029524835,0.000007726868,0.000098698176],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008163573,0.00020088951,0.0002184141,0.00015838923,0.00004286079,0.00001499284,0.00020294456,0.0001347705,0.00057423976],"category_scores_gemma":[0.000008286537,0.0001873224,0.00005571603,0.00033887103,0.000033140772,0.0002322287,0.000018334162,0.00025529874,0.00043651764],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013620182,0.0012272594,0.15661287,0.0008950807,0.00016637066,0.0014488762,0.009634849,0.28602484,0.20015515,0.00080513005,0.32880047,0.014092895],"study_design_scores_gemma":[0.003688603,0.00029475213,0.09647151,0.00016890101,0.000030014047,0.00015399292,0.00028340681,0.36735862,0.4995748,0.00012431433,0.029818868,0.002032191],"about_ca_topic_score_codex":0.000035713107,"about_ca_topic_score_gemma":0.000044647517,"teacher_disagreement_score":0.29941967,"about_ca_system_score_codex":0.00007698077,"about_ca_system_score_gemma":0.000020542788,"threshold_uncertainty_score":0.7638786},"labels":[],"label_agreement":null},{"id":"W2167363531","doi":"10.1109/ccece.2004.1347586","title":"New CML latch structure for high speed prescaler design","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Current-mode logic; Frequency divider; Electronic engineering; Computer science; Power (physics); Power consumption; Logic gate; Asynchronous circuit; Electrical engineering; Engineering; Clock signal; Synchronous circuit; CMOS; Electronic circuit; Physics","score_opus":0.010321231588999617,"score_gpt":0.1971631958001169,"score_spread":0.1868419642111173,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167363531","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08088142,0.00013204124,0.91420346,0.00019543662,0.0009509041,0.000802533,0.000015768219,0.0009388086,0.001879629],"genre_scores_gemma":[0.7866186,0.0000128011925,0.21032514,0.000096175696,0.00037197748,0.000010035521,0.000012603803,0.000080403704,0.0024722754],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99895555,0.000007025302,0.00022051447,0.00021987833,0.00017518965,0.00042187367],"domain_scores_gemma":[0.9994338,0.00004490567,0.000019295914,0.00032145376,0.000034842527,0.00014570057],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000069992755,0.00024366399,0.00021242735,0.00008252464,0.00005178303,0.000056899597,0.00024242558,0.00016579925,0.00070145365],"category_scores_gemma":[0.000011108141,0.00020819032,0.000055164874,0.00018752286,0.000014894526,0.00029280226,0.000018591636,0.00014561146,0.00017664072],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005985971,0.000018604069,0.00011467914,0.00011325492,0.00012659369,0.0000069724733,0.00040922832,0.8239806,0.064336315,0.0055132224,0.098052286,0.0072683706],"study_design_scores_gemma":[0.0050339466,0.0002892299,0.0032220765,0.00006351981,0.000085187494,0.00002041319,0.000029843002,0.025504708,0.9261639,0.024404809,0.014103077,0.0010792486],"about_ca_topic_score_codex":0.00006370175,"about_ca_topic_score_gemma":0.000019449322,"teacher_disagreement_score":0.8618276,"about_ca_system_score_codex":0.00011337151,"about_ca_system_score_gemma":0.000058847425,"threshold_uncertainty_score":0.8489755},"labels":[],"label_agreement":null},{"id":"W2167556916","doi":"10.1109/mwscas.2009.5236057","title":"A survey on leakage control techniques in wide-OR domino circuits","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Domino logic; Domino; Multiplexer; Leakage power; Electronic circuit; Computer science; CMOS; Power consumption; Electronic engineering; Leakage (economics); Logic level; Overhead (engineering); Logic gate; Control logic; Electrical engineering; Power (physics); Logic synthesis; Engineering; Voltage; Transistor; Multiplexing; Logic family; Computer hardware","score_opus":0.014369561374423086,"score_gpt":0.22679605071305278,"score_spread":0.2124264893386297,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167556916","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8222829,0.00024036325,0.056932744,0.00031066555,0.00053711416,0.001759301,0.000037391845,0.0038458963,0.11405362],"genre_scores_gemma":[0.9982005,0.000039104078,0.00030448774,0.00063764123,0.000045136272,0.000028197199,0.000006258784,0.000032960997,0.000705746],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9988985,0.000052328087,0.0002942619,0.00020046752,0.00017317903,0.00038123506],"domain_scores_gemma":[0.9993505,0.00022337926,0.000020563999,0.00030891568,0.000026282094,0.00007039059],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004994874,0.0002155617,0.00029082963,0.00024716076,0.000024081419,0.000038420665,0.00020668103,0.00013000911,0.00015381539],"category_scores_gemma":[0.00008263423,0.0001734575,0.00003724555,0.00034185147,0.000016473821,0.00020927581,0.0000061987125,0.00023082987,0.00019797843],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008820571,0.001056999,0.118843384,0.0002420296,0.00022561038,0.0007388905,0.0016578297,0.019630387,0.13611439,0.0028724442,0.21031962,0.50741637],"study_design_scores_gemma":[0.0032112324,0.00084978953,0.82253015,0.00017274462,0.0000129354,0.00000984046,0.000017033932,0.016810732,0.15055428,0.00019176106,0.0046554473,0.0009840522],"about_ca_topic_score_codex":0.000070436,"about_ca_topic_score_gemma":0.00027458085,"teacher_disagreement_score":0.7036868,"about_ca_system_score_codex":0.00012355555,"about_ca_system_score_gemma":0.000021109161,"threshold_uncertainty_score":0.70733917},"labels":[],"label_agreement":null},{"id":"W2167933699","doi":"10.1109/newcas.2007.4487983","title":"A methodology for parallel synthesis of zero skew differential clock distribution networks","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; McGill University; Concordia University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Timing failure; Clock skew; Computer science; Very-large-scale integration; Digital clock manager; Parallel computing; Skew; Overhead (engineering); Clock signal; Embedded system","score_opus":0.026164867905952478,"score_gpt":0.257557276135421,"score_spread":0.23139240822946852,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2167933699","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.06712588,0.000096543736,0.93120575,0.0000131535935,0.00056673045,0.00026489596,0.000021083795,0.00021093778,0.0004949982],"genre_scores_gemma":[0.9517439,0.00006106264,0.047838386,0.000010757844,0.00014475785,0.00004842185,0.000042150798,0.000030758278,0.000079795085],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989161,0.0000358537,0.00037218854,0.00015505526,0.00010169001,0.00041913002],"domain_scores_gemma":[0.9987951,0.00082236534,0.0000481768,0.00021604377,0.00004784252,0.00007045327],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005341039,0.00016647353,0.00032019103,0.000065957414,0.00004110903,0.000009457226,0.00015527682,0.00019093894,0.00009933548],"category_scores_gemma":[0.00009404195,0.00014691711,0.00011537966,0.00014765451,0.0000403752,0.00007894951,0.000022723854,0.00010567684,0.000010634397],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0018620383,0.00051041925,0.005706735,0.0014992254,0.001673301,0.00001819452,0.0005953259,0.36459708,0.07605374,0.14145994,0.0747558,0.3312682],"study_design_scores_gemma":[0.0018720931,0.0002963434,0.021687284,0.00009159719,0.00031588515,0.000017644174,0.000059155806,0.6442536,0.3152323,0.0023847702,0.012854118,0.00093520654],"about_ca_topic_score_codex":0.000013217185,"about_ca_topic_score_gemma":0.000014632049,"teacher_disagreement_score":0.88461804,"about_ca_system_score_codex":0.000060271377,"about_ca_system_score_gemma":0.000007782283,"threshold_uncertainty_score":0.5991106},"labels":[],"label_agreement":null},{"id":"W2168274085","doi":"10.1109/mwscas.2005.1594386","title":"Block placement for reduced delay uncertainty in high performance clock distribution networks","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Critical path method; Clock skew; Computer science; Synchronous circuit; Digital clock manager; Block (permutation group theory); Delay calculation; Static timing analysis; Benchmark (surveying); Clock signal; Elmore delay; Algorithm; Path (computing); Clock network; Combinational logic; Sequential logic; Sequence (biology); Process corners; Process (computing); Interconnection; Logic gate; Mathematics; Embedded system; Telecommunications; Engineering","score_opus":0.006893096828288212,"score_gpt":0.20305354797949093,"score_spread":0.19616045115120273,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168274085","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95391816,0.00016655843,0.04355176,0.00015526323,0.00051594485,0.000651465,0.00002121859,0.0003912945,0.00062834535],"genre_scores_gemma":[0.996955,0.00018596355,0.0016173144,0.0000797185,0.00034266044,0.00022134683,0.00018254772,0.000041913194,0.00037355986],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985345,0.000013696314,0.00041956198,0.00025098957,0.00017115957,0.00061010174],"domain_scores_gemma":[0.9994901,0.000054357446,0.000036532256,0.0002790224,0.000049837425,0.0000901808],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027964776,0.00025180052,0.00023015752,0.000081531405,0.00008331481,0.00003486133,0.00019194883,0.00015062994,0.00006930803],"category_scores_gemma":[0.000009945887,0.00023685287,0.000049407863,0.0003037637,0.000022778138,0.00029562943,0.000027855265,0.00021247721,0.000057027042],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000060828293,0.00003441464,0.00042907213,0.000037220783,0.000020284975,6.9589004e-7,0.00005679154,0.9810447,0.0004676113,0.0002798708,0.011936754,0.0056317565],"study_design_scores_gemma":[0.00128788,0.000105936255,0.0022992718,0.000041839947,0.000013591709,0.000004832195,0.00002070113,0.9691624,0.008700351,0.000006376035,0.018024739,0.00033208728],"about_ca_topic_score_codex":0.000020113128,"about_ca_topic_score_gemma":0.00006184409,"teacher_disagreement_score":0.04303683,"about_ca_system_score_codex":0.00059911254,"about_ca_system_score_gemma":0.000026075333,"threshold_uncertainty_score":0.965858},"labels":[],"label_agreement":null},{"id":"W2168296432","doi":"10.1109/tvlsi.2008.2011555","title":"FPGA Design for Timing Yield Under Process Variations","year":2009,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; Logic synthesis; Process (computing); Static timing analysis; Computer science; Reconfigurable computing; Yield (engineering); Logic gate; Circuit design; Integrated circuit design; Process variation; Programmable Array Logic; Embedded system; Electronic engineering; Logic family; Engineering; Algorithm","score_opus":0.02933800715923497,"score_gpt":0.25012609662348156,"score_spread":0.2207880894642466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168296432","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0052301837,0.000099430916,0.98798305,0.00015148077,0.0030936527,0.0015083462,0.00015450032,0.000943796,0.00083555613],"genre_scores_gemma":[0.9946669,0.000034939363,0.003199508,0.00013051387,0.00024625982,0.0006571469,0.000030370411,0.000082383696,0.0009520074],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99784106,0.000078016594,0.00069270947,0.0004209518,0.00040664143,0.0005606279],"domain_scores_gemma":[0.99876565,0.00027868897,0.000101438236,0.00044472804,0.00025763063,0.0001518827],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005073615,0.0004159449,0.00039905385,0.0004445745,0.00046801686,0.00022803931,0.0002658885,0.00032476324,0.00008177182],"category_scores_gemma":[0.000015006328,0.0004021885,0.00019160667,0.0006097489,0.000025629095,0.00093115604,5.086394e-7,0.00041911058,0.00014956928],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006721637,0.00022442703,0.0000022043414,0.00011199634,0.0000946213,0.0000015359504,0.0013169537,0.9809897,0.01106546,0.00036676548,0.0024615263,0.0032976088],"study_design_scores_gemma":[0.00086362415,0.00033111672,0.000043095963,0.00037128502,0.0001201677,0.000023634937,0.0009581026,0.8804621,0.11513202,0.00023544198,0.0008730862,0.00058631576],"about_ca_topic_score_codex":0.00001603401,"about_ca_topic_score_gemma":0.00005855889,"teacher_disagreement_score":0.9894367,"about_ca_system_score_codex":0.00034858347,"about_ca_system_score_gemma":0.00009150177,"threshold_uncertainty_score":0.999843},"labels":[],"label_agreement":null},{"id":"W2168322670","doi":"10.1109/mwscas.1995.510312","title":"Using Spice and behavioral synthesis tools to optimize ASICs' peak power consumption","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Spice; Power consumption; Application-specific integrated circuit; Computer science; Scheduling (production processes); Power (physics); Electronic engineering; Power optimization; Embedded system; Engineering","score_opus":0.09389346747886829,"score_gpt":0.27175128080121314,"score_spread":0.17785781332234485,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168322670","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97621244,0.00018021847,0.016374938,0.000038867343,0.00030422452,0.00024257926,0.000009173748,0.00039352966,0.006244047],"genre_scores_gemma":[0.9650472,0.00007016576,0.034460407,0.00006355303,0.00003938356,0.000020118643,9.2889667e-7,0.00004459952,0.00025368846],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99911404,0.00001458585,0.00020514158,0.00020236465,0.00015548876,0.00030838267],"domain_scores_gemma":[0.9995148,0.000060704868,0.00001721201,0.00024191829,0.000027786902,0.00013757378],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00009896989,0.00019018396,0.00018972794,0.00012782794,0.00006786158,0.0001237394,0.00010564632,0.00009262528,0.0017873795],"category_scores_gemma":[0.000019607452,0.0001888257,0.00003451347,0.000135412,0.000028671771,0.00049310393,0.000036960515,0.00010882068,0.00041924254],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000120211844,0.0008837978,0.031798553,0.0006571683,0.00043672937,0.00026551122,0.008857362,0.30188605,0.46752834,0.002363168,0.039848503,0.14535461],"study_design_scores_gemma":[0.002057448,0.0003721445,0.04452981,0.00042578712,0.00044742276,0.00026591518,0.00051491277,0.7811132,0.15495083,0.000026772872,0.012004642,0.0032911259],"about_ca_topic_score_codex":0.000016247064,"about_ca_topic_score_gemma":0.0000045565557,"teacher_disagreement_score":0.47922716,"about_ca_system_score_codex":0.000089120316,"about_ca_system_score_gemma":0.0000033769077,"threshold_uncertainty_score":0.9991251},"labels":[],"label_agreement":null},{"id":"W2168355585","doi":"10.1109/cicc.1994.379772","title":"A quick way to find the optimized performance of a power constrained logic circuit","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Path (computing); Constraint (computer-aided design); Realization (probability); Power (physics); Function (biology); CMOS; Class (philosophy); Range (aeronautics); Logic gate; Computer engineering; Algorithm; Electronic engineering; Computer network; Engineering; Mathematics; Artificial intelligence","score_opus":0.018606210841844904,"score_gpt":0.1928771333902915,"score_spread":0.1742709225484466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168355585","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8711512,0.00022361835,0.009747228,0.00042330712,0.00039987403,0.00059191143,0.000008856205,0.00038714876,0.11706683],"genre_scores_gemma":[0.9936216,0.00007271232,0.0034659642,0.00030774434,0.00003561731,0.00004304086,0.000001244042,0.00003488163,0.0024171972],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99875873,0.000020797022,0.00036369867,0.00018622793,0.00025019783,0.0004203278],"domain_scores_gemma":[0.99922806,0.00009399459,0.00003748178,0.00047923965,0.00005807992,0.00010313212],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00022713626,0.00022476452,0.00028663213,0.00012422538,0.00006809594,0.000030064519,0.00038328933,0.000090509,0.004452982],"category_scores_gemma":[0.00002913035,0.00015113073,0.000079989564,0.0004250859,0.000094061565,0.0001754005,0.000038708276,0.0001840237,0.0008020108],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023181202,0.00048266829,0.0024398917,0.0006556915,0.00074130215,0.000048766888,0.018181102,0.6460821,0.14471276,0.012026054,0.13573739,0.038660474],"study_design_scores_gemma":[0.004920958,0.0011551924,0.011058381,0.00020877786,0.0000915735,0.00011895051,0.00071607,0.91279036,0.05490726,0.00013687526,0.012309626,0.0015859547],"about_ca_topic_score_codex":0.0000053663766,"about_ca_topic_score_gemma":0.000001443656,"teacher_disagreement_score":0.26670828,"about_ca_system_score_codex":0.000051815146,"about_ca_system_score_gemma":0.000009659751,"threshold_uncertainty_score":0.999976},"labels":[],"label_agreement":null},{"id":"W2168529879","doi":"10.1109/ismvl.1992.186799","title":"On the synthesis of MVL functions for current-mode CMOS circuits implementation","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"CMOS; Logic synthesis; Electronic circuit; Logic gate; Computer science; Current (fluid); Truth table; Pass transistor logic; Electronic engineering; Algorithm; Transistor; Mathematics; Arithmetic; Voltage; Electrical engineering; Engineering","score_opus":0.02199575652093594,"score_gpt":0.2678718238049306,"score_spread":0.24587606728399464,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168529879","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5052688,0.00020928745,0.45001054,0.00017627414,0.0021927548,0.0017762202,0.00016105258,0.00048496458,0.03972008],"genre_scores_gemma":[0.99927694,0.00002167095,0.00025500558,0.000023108889,0.000028238932,0.00026589335,0.00000673732,0.000023732959,0.00009867461],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99939424,0.00001978635,0.00018921145,0.0000983134,0.00011821951,0.0001802326],"domain_scores_gemma":[0.9994031,0.00030165422,0.000027180275,0.0002030436,0.000038430306,0.00002658686],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016456122,0.000102507576,0.00009776795,0.000072803,0.00007346933,0.000013856314,0.000085452324,0.000027129867,0.00054344186],"category_scores_gemma":[0.000056703593,0.00007411283,0.00005665072,0.00015439761,0.000013082036,0.00010557684,0.0000035174514,0.00005848263,0.00006977518],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026344485,0.0003027729,0.0027647582,0.0006675993,0.00048950285,4.825061e-7,0.0015646676,0.052557874,0.06151927,0.31243792,0.25073513,0.31693366],"study_design_scores_gemma":[0.0010556713,0.0001829885,0.0017573298,0.00008928115,0.00016869436,0.000003237355,0.0011291762,0.031092526,0.9121074,0.0026934303,0.04915672,0.0005635488],"about_ca_topic_score_codex":0.000006002219,"about_ca_topic_score_gemma":0.000016430971,"teacher_disagreement_score":0.85058814,"about_ca_system_score_codex":0.000049867715,"about_ca_system_score_gemma":0.00001880973,"threshold_uncertainty_score":0.5950307},"labels":[],"label_agreement":null},{"id":"W2168629646","doi":"10.1109/iscas.2008.4541650","title":"FSMD partitioning for low power using simulated annealing","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Datapath; Idle; Power gating; Computer science; Partition (number theory); Simulated annealing; Dynamic demand; Clock gating; Power (physics); Parallel computing; Low-power electronics; Power consumption; Embedded system; Real-time computing; Transistor; Algorithm; Clock skew; Voltage; Engineering; Electrical engineering; Mathematics","score_opus":0.025411516134867848,"score_gpt":0.22242151653481768,"score_spread":0.19701000039994981,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168629646","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87319535,0.00010958187,0.123888254,0.000009391764,0.00043416076,0.00022512885,0.000004865934,0.00069928373,0.0014340132],"genre_scores_gemma":[0.9891865,0.000019654786,0.010371663,0.00006994183,0.000103566876,0.0000053050817,0.000012184653,0.00006479702,0.00016633494],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990667,0.0000075357643,0.00025553047,0.0001404082,0.00012753057,0.00040229526],"domain_scores_gemma":[0.9995792,0.000060181614,0.000023794091,0.00018977033,0.000066949375,0.000080092854],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00010177119,0.00016794076,0.00017418926,0.000106586,0.00020162869,0.00003023641,0.000096059164,0.000091991715,0.0001971651],"category_scores_gemma":[0.000019797602,0.00016841317,0.00006755733,0.0002247347,0.00002835769,0.00035392196,0.0000133324365,0.000097398275,0.000072133065],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008061982,0.000010399787,0.0011275816,0.000033916946,0.00003092894,0.000007207883,0.00034240185,0.9793322,0.018172933,0.000055766963,0.00078899064,0.000089613815],"study_design_scores_gemma":[0.00050836557,0.00002908763,0.00030316622,0.0000487238,0.0000106871175,0.000018558905,0.00004905238,0.9232523,0.07403927,0.000027361883,0.0014456846,0.0002677466],"about_ca_topic_score_codex":0.000010069493,"about_ca_topic_score_gemma":0.000001372604,"teacher_disagreement_score":0.11599123,"about_ca_system_score_codex":0.000083073784,"about_ca_system_score_gemma":0.000021117088,"threshold_uncertainty_score":0.68676895},"labels":[],"label_agreement":null},{"id":"W2168777604","doi":"10.1109/spi.2009.5089848","title":"Passivity verification and enforcement of delayed rational function macromodels from networks characterized by tabulated data","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Passivity; Enforcement; Computer science; Function (biology); Rational function; Popularity; Engineering; Mathematics; Electrical engineering; Political science","score_opus":0.0117364943265154,"score_gpt":0.20136426000255783,"score_spread":0.18962776567604242,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168777604","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.32129756,0.0001809847,0.6775703,0.000025198333,0.00014968847,0.00023580845,0.00014079455,0.00014841491,0.00025125017],"genre_scores_gemma":[0.9937252,0.00020567366,0.0015095787,0.000060441285,0.00006942937,0.000008412823,0.004370652,0.000012416291,0.000038228383],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992035,0.000013690249,0.00028300192,0.00020647008,0.00015163029,0.00014171575],"domain_scores_gemma":[0.99945223,0.000024194667,0.00005884008,0.00038056658,0.0000352023,0.000048963113],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013331142,0.00012995918,0.00015498672,0.0000390131,0.000039781746,0.000029440716,0.0001325857,0.0000897221,0.00036471745],"category_scores_gemma":[0.0000029147684,0.0001247294,0.000013492789,0.00011075628,0.00001536653,0.00056756136,0.000022240829,0.0000871297,0.0000066622447],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00051726267,0.00015703667,0.0004615669,0.000034244473,0.0003230866,0.0000013524461,0.00018521622,0.104430385,0.78497386,0.0016182511,0.016136546,0.09116121],"study_design_scores_gemma":[0.0006423738,0.00006173469,0.0044867005,0.000008995283,0.00003360591,5.9917136e-7,0.0000050093618,0.98161036,0.010891315,0.00010819369,0.0020026683,0.00014847543],"about_ca_topic_score_codex":0.000041379382,"about_ca_topic_score_gemma":0.0000039061792,"teacher_disagreement_score":0.8771799,"about_ca_system_score_codex":0.000033165637,"about_ca_system_score_gemma":0.0000099362815,"threshold_uncertainty_score":0.50863177},"labels":[],"label_agreement":null},{"id":"W2168969474","doi":"10.1109/iccad.1988.122528","title":"Delay computation in switch-level models of non-treelike MOS circuits","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Heuristics; Heuristic; Computer science; Transistor; Computation; Electronic circuit; Capacitance; Algorithm; Theoretical computer science; Electronic engineering; Topology (electrical circuits); Parallel computing; Electrical engineering; Voltage; Engineering; Artificial intelligence","score_opus":0.02479486823742766,"score_gpt":0.21961190436437322,"score_spread":0.19481703612694556,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2168969474","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41957524,0.00005565149,0.55608386,0.0000039333363,0.00016402111,0.0001601957,0.000002942665,0.00009629889,0.023857852],"genre_scores_gemma":[0.9912067,0.000022429285,0.008537289,0.000025727015,0.000011712079,0.00001470257,0.000004985172,0.00003416729,0.00014226178],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99908024,0.000015535967,0.00033288333,0.00014454917,0.00017983337,0.0002469361],"domain_scores_gemma":[0.9996667,0.00003732895,0.000028481885,0.00016699808,0.000049559,0.000050937775],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016857714,0.00014848451,0.00020067298,0.00019466963,0.000015928354,0.000011642868,0.0001062023,0.00009010565,0.000047337806],"category_scores_gemma":[0.000007538112,0.0001485635,0.000033705124,0.00037012366,0.000014264271,0.00032838096,0.000008913395,0.0001170698,0.00005649989],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000012792162,0.000029150733,0.00079777156,0.000056660687,0.000015169126,0.0000041843887,0.0004863109,0.98484784,0.008499347,0.0007928536,0.0005356511,0.003933792],"study_design_scores_gemma":[0.00063599384,0.000025458585,0.002763484,0.000034173918,0.000005965875,0.0000045771712,0.000054833858,0.9687844,0.026679086,0.000753598,0.000055672976,0.00020273436],"about_ca_topic_score_codex":0.000036186804,"about_ca_topic_score_gemma":0.000045960358,"teacher_disagreement_score":0.5716315,"about_ca_system_score_codex":0.00007513881,"about_ca_system_score_gemma":0.000029854255,"threshold_uncertainty_score":0.60582435},"labels":[],"label_agreement":null},{"id":"W2169024867","doi":"10.1109/icicdt.2004.1309896","title":"Statistical estimation of circuit timing vulnerability due to leakage-induced power grid voltage drop","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Leakage power; Voltage drop; Voltage; Power grid; Grid; Drop (telecommunication); Statistical analysis; Computer science; Electronic engineering; Electrical engineering; Power (physics); Engineering; Statistics; Transistor; Mathematics; Physics","score_opus":0.019066852435114655,"score_gpt":0.24993015595057172,"score_spread":0.23086330351545706,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169024867","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4556253,0.000006188153,0.5402683,0.000024003628,0.00033921396,0.00021554479,0.000015587044,0.00025525133,0.003250641],"genre_scores_gemma":[0.98451245,8.383654e-7,0.015255049,0.000048040056,0.000049964226,0.000023834986,0.000016404098,0.000046375382,0.000047054342],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985772,0.000019511754,0.0004503382,0.00026608823,0.00032019327,0.00036669997],"domain_scores_gemma":[0.9992216,0.000102841346,0.00003247795,0.000410894,0.000068054964,0.00016410716],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003227733,0.00021746494,0.00030807257,0.00015256468,0.000057875714,0.000033136577,0.00018295614,0.00010762553,0.0005093294],"category_scores_gemma":[0.00017052543,0.00021199686,0.00004554492,0.00031953954,0.000035445533,0.00030882604,0.000035078294,0.00020831193,0.00038826774],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029507913,0.0002003212,0.00046584522,0.00037431027,0.00008182429,0.00006684901,0.0020490834,0.6936746,0.25605795,0.02606665,0.0013542306,0.019578839],"study_design_scores_gemma":[0.002150645,0.00068928796,0.060373764,0.00020286746,0.00007486035,0.000059721962,0.00023085474,0.14970186,0.7787974,0.005919026,0.00041403458,0.0013856564],"about_ca_topic_score_codex":0.0000904977,"about_ca_topic_score_gemma":0.000020003576,"teacher_disagreement_score":0.54397273,"about_ca_system_score_codex":0.00026057113,"about_ca_system_score_gemma":0.000056668163,"threshold_uncertainty_score":0.8644981},"labels":[],"label_agreement":null},{"id":"W2169280545","doi":"10.1109/ccece.2004.1349679","title":"A fully differential high-speed double-edge triggered flip-flop (DETFF)","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Flip-flop; Swing; CMOS; Enhanced Data Rates for GSM Evolution; FLOPS; Signal edge; Power consumption; Power (physics); Flip; Computer science; Differential (mechanical device); Electronic engineering; Electrical engineering; Computer hardware; Physics; Engineering; Telecommunications; Parallel computing","score_opus":0.010672297675812093,"score_gpt":0.19810565056803345,"score_spread":0.18743335289222135,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169280545","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95458233,0.00015159338,0.025230553,0.00015911854,0.002298649,0.0004946081,0.0000120743425,0.001970513,0.015100563],"genre_scores_gemma":[0.99534154,0.00006382304,0.0019964022,0.0000639899,0.00049024995,0.000034077268,0.00003594705,0.00011735923,0.0018565918],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.997985,0.000015014893,0.0004780031,0.0003810077,0.00039827553,0.00074267684],"domain_scores_gemma":[0.9990438,0.000027959375,0.000041540487,0.000588394,0.000063287924,0.00023499894],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00010516684,0.00044150485,0.0004415564,0.00026727904,0.000113095906,0.0001360229,0.00043340173,0.00023220986,0.0014289458],"category_scores_gemma":[0.0000071716668,0.00038827033,0.00014489809,0.00048243938,0.00005855534,0.000439339,0.000066952925,0.00033277943,0.0018134218],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0014457247,0.0011173472,0.0007900721,0.00075933087,0.0014131647,0.0003967538,0.00406762,0.18170664,0.6965771,0.049393315,0.036878757,0.025454214],"study_design_scores_gemma":[0.034047525,0.00052796945,0.010594295,0.00019698411,0.00023449809,0.00009047632,0.00014832176,0.024268325,0.90464544,0.001363901,0.020829344,0.0030528903],"about_ca_topic_score_codex":0.00011826663,"about_ca_topic_score_gemma":0.00005252193,"teacher_disagreement_score":0.2080684,"about_ca_system_score_codex":0.0002701122,"about_ca_system_score_gemma":0.00006485765,"threshold_uncertainty_score":0.99985695},"labels":[],"label_agreement":null},{"id":"W2169286256","doi":"10.1109/tsm.2010.2080693","title":"Statistical Design Framework of Submicron Flip-Flop Circuits Considering Process Variations","year":2010,"lang":"en","type":"article","venue":"IEEE Transactions on Semiconductor Manufacturing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; Carleton University","funders":"","keywords":"Flip-flop; Electronic engineering; Transistor; FLOPS; Electronic circuit; Circuit design; Process (computing); Leakage (economics); Engineering; Voltage; Transistor count; Integrated circuit design; Computer science; Electrical engineering; Parallel computing; CMOS","score_opus":0.017690058136904767,"score_gpt":0.2398221444221017,"score_spread":0.22213208628519693,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169286256","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.49036026,0.000014033895,0.5071052,0.000010508196,0.001676651,0.00028376412,0.00006525326,0.0003683674,0.00011601275],"genre_scores_gemma":[0.97964495,0.000029764824,0.01991294,0.00003121217,0.00012660782,0.00008799492,0.0000066281864,0.00012496448,0.000034935147],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9979883,0.00004802602,0.0006033558,0.00042485638,0.0003606688,0.0005748238],"domain_scores_gemma":[0.99844986,0.00059662753,0.000095225085,0.0005721222,0.00008110196,0.00020504868],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00025022615,0.00042328786,0.00042448984,0.00039047876,0.00021039083,0.00007646278,0.00033234255,0.00034882588,0.0007636987],"category_scores_gemma":[0.000027998678,0.00045554544,0.00009955425,0.00024514677,0.0001318777,0.0005247296,0.0000021629605,0.0013503712,0.000102891216],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022073318,0.00011358954,0.000035463498,0.00025086186,0.00017445866,0.000011986413,0.0016044085,0.23490568,0.755298,0.00014731922,0.00009080845,0.0073453113],"study_design_scores_gemma":[0.00038772717,0.000055576656,0.0003821251,0.00010826705,0.00008134808,0.00004075313,0.00009015786,0.009182553,0.9884015,0.00066217803,0.0001257533,0.00048209392],"about_ca_topic_score_codex":0.000019617353,"about_ca_topic_score_gemma":0.000017578353,"teacher_disagreement_score":0.4892847,"about_ca_system_score_codex":0.0001132053,"about_ca_system_score_gemma":0.00009043412,"threshold_uncertainty_score":0.99978966},"labels":[],"label_agreement":null},{"id":"W2169401600","doi":"10.1109/icvd.2005.132","title":"Optimization of mixed logic circuits with application to a 64-bit static adder","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"CMC Microsystems","keywords":"Adder; Computer science; CMOS; Bit (key); Logic gate; Pass transistor logic; Critical path method; Logic synthesis; Serial binary adder; Electronic engineering; 4-bit; Logic family; Electronic circuit; Transistor; Path (computing); Arithmetic; Logic optimization; Parallel computing; Algorithm; Digital electronics; Electrical engineering; Mathematics; Engineering; Computer network","score_opus":0.00646703330657673,"score_gpt":0.19347051022447664,"score_spread":0.18700347691789992,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169401600","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.059467323,0.000026424945,0.93514895,0.00010398857,0.000033238994,0.00039159384,0.0000030369247,0.00026661516,0.0045587965],"genre_scores_gemma":[0.9235596,0.0000087986955,0.07599779,0.00010267037,0.000033360233,0.000075818476,0.000014545647,0.000030127703,0.00017725387],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993301,0.000008535258,0.0001969629,0.0001358859,0.0001577437,0.00017078816],"domain_scores_gemma":[0.99960005,0.000020377684,0.000029110006,0.00022530601,0.00006376148,0.00006139456],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007905291,0.00011658153,0.00013049948,0.0001165636,0.00001898388,0.000013268208,0.00010457958,0.000043715445,0.0001900456],"category_scores_gemma":[0.0000058785818,0.00009733113,0.000014329831,0.00035673176,0.000012584017,0.00019748826,0.00000900404,0.000049583203,0.00015665767],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000041064686,0.000021265834,0.00012589764,0.00003953208,0.00001636627,2.331378e-7,0.0002082011,0.9861195,0.003781031,0.00042144075,0.0011333831,0.008129041],"study_design_scores_gemma":[0.00045460463,0.00010671136,0.0011127678,0.000025650292,0.000021569349,0.0000035713133,0.000051213767,0.9650711,0.03163408,0.000029493633,0.0012554738,0.00023377655],"about_ca_topic_score_codex":0.0000062807353,"about_ca_topic_score_gemma":0.000020793777,"teacher_disagreement_score":0.8640923,"about_ca_system_score_codex":0.0000628787,"about_ca_system_score_gemma":0.000014327775,"threshold_uncertainty_score":0.39690483},"labels":[],"label_agreement":null},{"id":"W2169580911","doi":"10.1109/async.1994.656288","title":"How fast will the flip flop?","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Spice; Flip-flop; Computer science; Very-large-scale integration; Simple (philosophy); Transistor; Dynamical systems theory; Electronic circuit; Perspective (graphical); Electronic engineering; Differential equation; Topology (electrical circuits); CMOS; Electrical engineering; Engineering; Mathematics; Physics; Embedded system; Artificial intelligence; Voltage","score_opus":0.009761609807947479,"score_gpt":0.1560548998121599,"score_spread":0.1462932900042124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169580911","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27850425,0.002974158,0.075557925,0.012574222,0.0043397145,0.0009215397,0.000013492296,0.004658805,0.62045586],"genre_scores_gemma":[0.97888744,0.0001273312,0.0007441563,0.00023846017,0.00022451306,0.00001600617,0.0000010064887,0.000035417186,0.019725677],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.999371,0.000008901057,0.000089382236,0.000105946965,0.0001522987,0.00027249672],"domain_scores_gemma":[0.99956393,0.000028071076,0.00000865257,0.0003332548,0.000015803356,0.000050271716],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000060876926,0.0001334133,0.000094162686,0.00004275902,0.00006650411,0.00009964277,0.00023420148,0.000052404444,0.00096699747],"category_scores_gemma":[0.000007708507,0.000083811836,0.00004040818,0.00018937177,0.000029932999,0.00035285676,0.00002136412,0.00014245142,0.0007342931],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003361739,0.000049462455,0.0008225279,0.00006950318,0.0001462279,0.000024659663,0.0025539377,0.01742242,0.011841893,0.004043258,0.8575796,0.10544318],"study_design_scores_gemma":[0.00034974428,0.000035745114,0.0008313477,0.000013539019,0.000015057136,0.000019139878,0.00019057281,0.32779533,0.014675209,0.000053445045,0.655646,0.00037484706],"about_ca_topic_score_codex":0.00000274222,"about_ca_topic_score_gemma":0.0000056947397,"teacher_disagreement_score":0.7003832,"about_ca_system_score_codex":0.000032726522,"about_ca_system_score_gemma":0.000001853368,"threshold_uncertainty_score":0.99994624},"labels":[],"label_agreement":null},{"id":"W2169841931","doi":"10.1145/1233501.1233545","title":"A linear-time approach for static timing analysis covering all process corners","year":2006,"lang":"en","type":"article","venue":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation","keywords":"Computer science; Process (computing); Static timing analysis; Embedded system; Programming language","score_opus":0.04087859919063918,"score_gpt":0.2823340005487789,"score_spread":0.2414554013581397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2169841931","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09880556,0.00017544698,0.7130571,0.000871024,0.0014407227,0.00633023,0.00067895866,0.004380051,0.17426093],"genre_scores_gemma":[0.91817266,0.00007526028,0.08052603,0.00012917636,0.00020333323,0.00032890175,0.00029830486,0.00013229193,0.00013405207],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9945371,0.00010927509,0.0019218718,0.0011359042,0.0013981164,0.0008977297],"domain_scores_gemma":[0.99607724,0.0012348777,0.0006408404,0.001200743,0.0005775403,0.00026876756],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00085911073,0.00091250293,0.0015859007,0.00092852244,0.00012543765,0.00012221288,0.0025418599,0.00057884556,0.00012482396],"category_scores_gemma":[0.0003180362,0.0008721728,0.0007515731,0.00115562,0.00047511212,0.00041283175,0.00021091753,0.0007723658,0.00002120208],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038160637,0.00071821816,0.00033874987,0.0002911106,0.00076072797,0.000015038701,0.000045974943,0.4996308,0.49349415,0.002695299,0.00084579334,0.0007825013],"study_design_scores_gemma":[0.005327613,0.0036746645,0.011749019,0.0014825392,0.0017458122,0.00008661094,0.00009642927,0.8340845,0.13490899,0.0017846428,0.0013300659,0.0037290936],"about_ca_topic_score_codex":0.00004510161,"about_ca_topic_score_gemma":0.000012161136,"teacher_disagreement_score":0.8193671,"about_ca_system_score_codex":0.00055487524,"about_ca_system_score_gemma":0.00019019123,"threshold_uncertainty_score":0.9993729},"labels":[],"label_agreement":null},{"id":"W2170230760","doi":"10.1109/aiccsa.2006.205099","title":"Accurate Total Static Leakage Current Estimation in Transistor Stacks","year":2006,"lang":"en","type":"article","venue":"IEEE International Conference on Computer Systems and Applications, 2006.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Subthreshold conduction; Leakage (economics); NMOS logic; Transistor; Scaling; Spice; MOSFET; Logic gate; Electronic engineering; Voltage; Computer science; Electrical engineering; Engineering; Mathematics","score_opus":0.023388165111799055,"score_gpt":0.26525629182114363,"score_spread":0.24186812670934457,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170230760","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07879655,0.0003577981,0.91610974,0.00011093152,0.0018022445,0.0006465184,0.00010463403,0.00018548,0.0018861179],"genre_scores_gemma":[0.9977253,0.000083737265,0.0011161838,0.000014543738,0.0004549809,0.0003615468,0.00008282809,0.000021474581,0.00013939608],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881315,0.000026090816,0.00045897998,0.00026433778,0.00025412827,0.00018329806],"domain_scores_gemma":[0.9995574,0.000043205342,0.00007842668,0.00017713448,0.000094735486,0.00004912954],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012400061,0.00019572614,0.00018965718,0.00021427672,0.00004853361,0.00019561927,0.00019140598,0.000057908288,0.000014821382],"category_scores_gemma":[0.0000010332438,0.00019752336,0.000029073653,0.00013626699,0.00003103558,0.0002614109,0.000010823872,0.0001673232,0.000077305434],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017957937,0.00019040919,0.00047857437,0.00026875507,0.000041855004,0.000005972563,0.00020866032,0.8688648,0.0009367254,0.06927634,0.009042426,0.05066757],"study_design_scores_gemma":[0.0004207816,0.000026955639,0.0024739725,0.00015630864,0.000005360525,0.000010564768,0.000014938853,0.9844548,0.00015477315,0.00026821299,0.011785439,0.00022789618],"about_ca_topic_score_codex":0.00010275541,"about_ca_topic_score_gemma":0.000028274639,"teacher_disagreement_score":0.91892874,"about_ca_system_score_codex":0.00014491899,"about_ca_system_score_gemma":0.000029471656,"threshold_uncertainty_score":0.8054769},"labels":[],"label_agreement":null},{"id":"W2170714987","doi":"10.1109/icvd.2004.1261038","title":"Shrubbery: a new algorithm for quickly growing high-quality Steiner trees","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Steiner tree problem; Computer science; Tree (set theory); Routing (electronic design automation); Heuristic; Set (abstract data type); Interconnection; Algorithm; Shortest path problem; Path (computing); Approximation algorithm; Mathematics; Mathematical optimization; Combinatorics; Theoretical computer science; Graph; Artificial intelligence; Telecommunications","score_opus":0.014842885933071643,"score_gpt":0.23870547086100558,"score_spread":0.22386258492793393,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170714987","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08997149,0.00021754774,0.9053774,0.000393984,0.0009131385,0.0004521238,0.000015393256,0.001236745,0.0014221933],"genre_scores_gemma":[0.71605414,0.000031383515,0.2799907,0.00039290622,0.0008251807,0.00008420907,0.000032954893,0.00013389825,0.0024545863],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984617,0.000013330366,0.00041710548,0.00029643488,0.00025636252,0.0005550351],"domain_scores_gemma":[0.9992696,0.00007620761,0.000034539273,0.00038060022,0.000044270488,0.00019477733],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002597385,0.00029672676,0.0003451999,0.0001340869,0.000082074854,0.00006803675,0.00025143134,0.00014011527,0.00012274082],"category_scores_gemma":[0.000016158947,0.00026620255,0.00013165924,0.00028198198,0.000026758718,0.0007860753,0.000031951233,0.00015016623,0.0001852047],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005111481,0.00018490956,0.000238966,0.00031140106,0.00049757166,0.000027142783,0.0013426748,0.19297256,0.07442546,0.022956379,0.023376765,0.683615],"study_design_scores_gemma":[0.021817712,0.0010694244,0.009491046,0.00033119367,0.00029196264,0.00006117807,0.0005476581,0.20425671,0.6489017,0.01995863,0.08850554,0.0047672535],"about_ca_topic_score_codex":0.00064053794,"about_ca_topic_score_gemma":0.00012387302,"teacher_disagreement_score":0.6788478,"about_ca_system_score_codex":0.00020740912,"about_ca_system_score_gemma":0.00006976115,"threshold_uncertainty_score":0.999979},"labels":[],"label_agreement":null},{"id":"W2170918065","doi":"10.1109/tcad.2008.923251","title":"Statistical Thermal Profile Considering Process Variations: Analysis and Applications","year":2008,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Leakage (economics); Chip; Monte Carlo method; Thermal; Spectrum analyzer; Electronic engineering; Integrated circuit; Hotspot (geology); Process variation; Materials science; Computer science; Reliability engineering; Process (computing); Engineering; Optoelectronics; Electrical engineering; Statistics; Mathematics; Physics","score_opus":0.021167093630266302,"score_gpt":0.21902090501511517,"score_spread":0.19785381138484887,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170918065","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03356891,0.00022480126,0.96463084,0.0000038976423,0.0002321155,0.00081348896,0.00014258447,0.0002763648,0.000107004744],"genre_scores_gemma":[0.99382657,0.00013691829,0.005558521,0.000009998802,0.000044904926,0.00034142076,0.000015178103,0.000036521025,0.00002996523],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99845904,0.00011440541,0.00059044105,0.00033760036,0.00024100389,0.00025751846],"domain_scores_gemma":[0.9989375,0.00035311436,0.00009388859,0.0002661845,0.00021296379,0.00013634436],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00022539476,0.00027872363,0.0005098807,0.0005271212,0.00024401119,0.00007506062,0.0001246295,0.00014147663,0.000028941076],"category_scores_gemma":[0.000003623748,0.000251259,0.000057223853,0.0008903161,0.0001336422,0.00022157878,0.0000010114377,0.0002600701,0.00000915235],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016928632,0.00013655223,0.0002470852,0.00034040542,0.001076122,0.000013435645,0.0009568895,0.9674832,0.008239363,0.00041149056,0.000068469584,0.021010008],"study_design_scores_gemma":[0.00047494867,0.0001744717,0.0007083773,0.000113957816,0.0002867634,0.00009960968,0.00012367501,0.9888442,0.008800569,0.000027845146,0.000033654007,0.00031193992],"about_ca_topic_score_codex":0.00007982492,"about_ca_topic_score_gemma":0.000004203007,"teacher_disagreement_score":0.96025765,"about_ca_system_score_codex":0.00006226413,"about_ca_system_score_gemma":0.00008651119,"threshold_uncertainty_score":0.999994},"labels":[],"label_agreement":null},{"id":"W2170950282","doi":"10.1145/988952.988955","title":"Optimal partitioning of globally asychronous locally synchronous processor arrays","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Very-large-scale integration; Computer science; Asynchronous communication; Timing failure; Overhead (engineering); Skew; Clock skew; Power (physics); Synchronization (alternating current); Parallel computing; Embedded system; Electronic engineering; Clock synchronization; Clock signal; Engineering; Computer network","score_opus":0.005051741705788223,"score_gpt":0.1944652370695329,"score_spread":0.18941349536374466,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2170950282","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.42770144,0.00035846897,0.54562724,0.00006221103,0.00030546947,0.00027612902,0.0000069303,0.00076245,0.024899654],"genre_scores_gemma":[0.95534176,0.00004901751,0.044315524,0.000050203857,0.00009696208,0.000034372315,0.000007855403,0.000047884714,0.000056401386],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986262,0.000007100427,0.00039863933,0.00022047386,0.00029676012,0.0004508262],"domain_scores_gemma":[0.99944425,0.000015486003,0.00005155178,0.0002806958,0.00009429691,0.00011369507],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013336616,0.00023303824,0.00026567528,0.00009120614,0.00006501786,0.000046238485,0.00028943724,0.000111033114,0.00020401235],"category_scores_gemma":[0.000014614796,0.00022588784,0.0000679108,0.00031761595,0.00007878407,0.00037800588,0.00002879532,0.00014909584,0.0002750406],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014295623,0.00007308847,0.00020146868,0.00018935314,0.0000584614,0.000013582247,0.00032086592,0.9895172,0.0064036204,0.0012618374,0.00042344714,0.0015227566],"study_design_scores_gemma":[0.0071672574,0.001812987,0.0054176855,0.0010362904,0.00017652976,0.00027048503,0.00069680146,0.2316189,0.74408245,0.0013314949,0.003807459,0.0025816537],"about_ca_topic_score_codex":0.00003460737,"about_ca_topic_score_gemma":0.000031632102,"teacher_disagreement_score":0.75789833,"about_ca_system_score_codex":0.00024401111,"about_ca_system_score_gemma":0.00014807812,"threshold_uncertainty_score":0.92114383},"labels":[],"label_agreement":null},{"id":"W2171553926","doi":"10.1109/icvd.1997.568191","title":"A method for synthesizing area efficient multilevel PTL circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Electronic circuit; Computer science; Heuristic; Transistor; Greedy algorithm; Logic synthesis; Logic gate; Electronic engineering; Influence diagram; Computer engineering; Algorithm; Engineering; Electrical engineering; Decision tree; Artificial intelligence","score_opus":0.04064942051028207,"score_gpt":0.23701676557994517,"score_spread":0.19636734506966308,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171553926","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020758756,0.0002820888,0.9611355,0.000045993846,0.00041330565,0.00049753045,0.000012709598,0.0008782324,0.0159759],"genre_scores_gemma":[0.8894241,0.000017635062,0.10917948,0.000078379366,0.0000916216,0.0001383082,0.000001864457,0.000074451484,0.000994149],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881715,0.000016680759,0.00026190016,0.0002493645,0.00017666562,0.00047824607],"domain_scores_gemma":[0.99917495,0.00035258144,0.000024806644,0.00029897623,0.000044179007,0.00010448265],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027383512,0.00022306347,0.00023724981,0.00015175757,0.000086139335,0.000044096272,0.0002040007,0.0001000206,0.00046936536],"category_scores_gemma":[0.0000610762,0.00020154883,0.00009820437,0.00016955641,0.000014435435,0.0001042326,0.000019474895,0.000113743365,0.00029435309],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000068561376,0.0001701355,0.00008840754,0.0003998416,0.00018403749,0.000013767025,0.0024755623,0.47323576,0.09048322,0.0015264108,0.022245307,0.40917072],"study_design_scores_gemma":[0.00039218355,0.000022979839,0.000118571006,0.00003798406,0.000021118407,0.000009293774,0.00004196354,0.92990816,0.06079692,0.00001944178,0.008348505,0.00028287407],"about_ca_topic_score_codex":0.0000052100354,"about_ca_topic_score_gemma":0.0000020125515,"teacher_disagreement_score":0.86866534,"about_ca_system_score_codex":0.00010134348,"about_ca_system_score_gemma":0.0000053113763,"threshold_uncertainty_score":0.82189226},"labels":[],"label_agreement":null},{"id":"W2171972171","doi":"10.1109/ccece.2005.1557024","title":"New parallel multipliers based on low power adders","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Adder; Multiplier (economics); Dissipation; Computer science; Arithmetic; Transistor; Power (physics); Parallel computing; Electronic engineering; Low-power electronics; Electrical engineering; Mathematics; Engineering; CMOS; Physics; Voltage; Power consumption","score_opus":0.0031639780865288284,"score_gpt":0.1655598474406799,"score_spread":0.16239586935415107,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2171972171","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07718484,0.00012461044,0.52193516,0.00043345353,0.0015458129,0.0006050201,0.000008665701,0.0028822464,0.39528018],"genre_scores_gemma":[0.969903,0.0000035916776,0.02615356,0.00032761935,0.00010800911,0.00001296664,0.000013590949,0.000065938984,0.0034117308],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99896085,0.000008453815,0.00019640136,0.00020233939,0.00023293342,0.00039902187],"domain_scores_gemma":[0.9994566,0.000048260168,0.000016118256,0.00034404814,0.000014931396,0.00012003332],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00006309078,0.00022910802,0.00015581933,0.00014610107,0.000042329582,0.000039995288,0.00017267717,0.00010605815,0.0015601891],"category_scores_gemma":[0.0000060004027,0.00020665393,0.00007392903,0.0002021208,0.000019340245,0.00015061883,0.0000087120225,0.00015401648,0.0011769054],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019194329,0.000026546262,0.00052922714,0.0000144069445,0.000012928346,0.000009281435,0.000038348182,0.7728888,0.0013183826,0.00040892244,0.22364004,0.001093964],"study_design_scores_gemma":[0.003213932,0.00014588606,0.010354053,0.000058969286,0.000017625145,0.0000022001022,0.000061033115,0.9278231,0.019362066,0.00013583525,0.03790488,0.0009203799],"about_ca_topic_score_codex":0.000084467545,"about_ca_topic_score_gemma":0.00002084956,"teacher_disagreement_score":0.89271814,"about_ca_system_score_codex":0.000086610315,"about_ca_system_score_gemma":0.000034130615,"threshold_uncertainty_score":0.99960077},"labels":[],"label_agreement":null},{"id":"W2172094915","doi":"10.1109/cicc.1995.518209","title":"A neural network model for propagation delays in systems with high speed VLSI interconnect networks","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Computer science; Very-large-scale integration; Interconnection; Artificial neural network; Frame (networking); Convergence (economics); Simple (philosophy); Network topology; Parallel computing; Propagation delay; Electronic engineering; Embedded system; Artificial intelligence; Engineering; Computer network","score_opus":0.01589116286456863,"score_gpt":0.18148763639096602,"score_spread":0.1655964735263974,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2172094915","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.26832575,0.0004225493,0.72794205,0.000050157585,0.0005835815,0.0011565839,0.0000026699317,0.00051995507,0.0009967108],"genre_scores_gemma":[0.99599326,0.000035088953,0.00285987,0.000051143204,0.0003167987,0.00015961297,0.000015405536,0.0000829851,0.00048583798],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986839,0.00002188105,0.0003591663,0.00024632976,0.00013909748,0.00054960157],"domain_scores_gemma":[0.99952686,0.00006197872,0.000042755408,0.00025355292,0.000040758394,0.000074121635],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018996147,0.0002542653,0.0002885396,0.000113021655,0.000050851948,0.00008381836,0.00017193306,0.00012436115,0.000024974659],"category_scores_gemma":[0.000005195056,0.00020453997,0.000039714665,0.0003640372,0.000019970927,0.00042517678,0.00001734096,0.00020344307,0.000019490666],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033153818,0.00001573367,0.00035421544,0.00007314553,0.000026107746,0.0000046685295,0.0001844295,0.9950173,0.000046547633,0.0005576863,0.0029619497,0.0007250709],"study_design_scores_gemma":[0.000932227,0.00013353088,0.00009063518,0.00010780715,0.00001736387,0.000014054207,0.000025079544,0.99820787,0.000074340605,0.000032549236,0.000057657024,0.00030689506],"about_ca_topic_score_codex":0.00004206671,"about_ca_topic_score_gemma":0.00015684789,"teacher_disagreement_score":0.7276675,"about_ca_system_score_codex":0.00013866351,"about_ca_system_score_gemma":0.0000065532877,"threshold_uncertainty_score":0.8340898},"labels":[],"label_agreement":null},{"id":"W2173037050","doi":"10.1117/12.488964","title":"Effects of body biasing on the low-frequency noise of NMOSFETs from a 130-nm CMOS technology","year":2003,"lang":"en","type":"article","venue":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Biasing; Transconductance; CMOS; NMOS logic; Flicker noise; Subthreshold conduction; Materials science; MOSFET; Optoelectronics; Noise (video); Infrasound; Transistor; Threshold voltage; Electrical engineering; Physics; Noise figure; Voltage; Amplifier; Computer science; Engineering","score_opus":0.006020209332928178,"score_gpt":0.1961689404587933,"score_spread":0.1901487311258651,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2173037050","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99559814,0.0003223735,0.00012656809,0.00050497556,0.00041245815,0.0008256997,0.000043654654,0.00017412739,0.0019919868],"genre_scores_gemma":[0.96840423,0.0001632619,0.030946875,0.00004053877,0.00014254182,0.00016767127,0.0000034343125,0.00010340053,0.000028028777],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99737173,6.250594e-8,0.00094961806,0.00038192316,0.00078803784,0.0005086332],"domain_scores_gemma":[0.99784964,0.0004784043,0.00040536973,0.00014057117,0.0010274949,0.00009850461],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000569608,0.0004592441,0.0006569493,0.00024882736,0.000073826406,0.00004809354,0.0012275075,0.00034818883,0.000018474262],"category_scores_gemma":[0.0012008991,0.00035173798,0.00054516876,0.0007695102,0.0003758045,0.00042251337,0.00010480402,0.00053830835,0.000003718918],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000038020233,0.00013469328,0.00039830705,0.0009077303,0.00050065015,2.4240703e-7,0.0002163173,0.0005236682,0.7498456,0.24665686,0.00061014795,0.00016774109],"study_design_scores_gemma":[0.0010682027,0.00030162575,0.0009529879,0.0010283657,0.0001723794,0.0000071198256,0.00046826017,0.0154061,0.97693247,0.0030021034,0.000308442,0.00035194354],"about_ca_topic_score_codex":0.000011474266,"about_ca_topic_score_gemma":1.1350954e-7,"teacher_disagreement_score":0.24365476,"about_ca_system_score_codex":0.00019216428,"about_ca_system_score_gemma":0.000041480766,"threshold_uncertainty_score":0.9998935},"labels":[],"label_agreement":null},{"id":"W2174732100","doi":"10.1109/pacrim.2015.7334813","title":"Performance analysis of 64-bit Carry Lookahead Adders using conventional and hierarchical structure styles","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":8,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"","keywords":"Adder; Carry (investment); Computer science; Carry-save adder; Field-programmable gate array; Arithmetic; Radix (gastropod); Serial binary adder; Virtex; Parallel computing; Computer hardware; Mathematics; Latency (audio); Telecommunications","score_opus":0.0200057738804995,"score_gpt":0.22583730215914924,"score_spread":0.20583152827864973,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2174732100","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9937157,0.00027751256,0.0038597,0.000013194447,0.00013468883,0.000086679174,0.00003611533,0.0000993622,0.0017770714],"genre_scores_gemma":[0.9945012,0.000029363066,0.005272139,0.000019215984,0.000050500123,0.0000019454226,0.0000319897,0.000021653865,0.00007204506],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989715,0.000020889693,0.00028355673,0.00017795074,0.00030889674,0.00023720124],"domain_scores_gemma":[0.99950296,0.000032990938,0.000038625545,0.0001996549,0.000079749225,0.00014603672],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014387481,0.00017103311,0.0003227418,0.00039227432,0.000041113923,0.000022758895,0.000118920456,0.00010338569,0.00023255026],"category_scores_gemma":[0.000011003168,0.00015182854,0.00007266153,0.00058502983,0.00012441902,0.00027681637,0.000036528327,0.00016351884,0.0000041747408],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000073572635,0.00003748989,0.24672759,0.00030982244,0.0022816823,0.0000075865314,0.0012502541,0.7228252,0.020200163,0.0016182611,0.0014172725,0.0032510636],"study_design_scores_gemma":[0.00052889617,0.000048655027,0.042063903,0.000023257868,0.00039397416,0.0000094787665,0.00022173785,0.9504693,0.005638659,0.00003453761,0.0003276379,0.00023992588],"about_ca_topic_score_codex":0.00003118129,"about_ca_topic_score_gemma":0.00003672678,"teacher_disagreement_score":0.22764409,"about_ca_system_score_codex":0.00004690812,"about_ca_system_score_gemma":0.000051155574,"threshold_uncertainty_score":0.61913884},"labels":[],"label_agreement":null},{"id":"W2181120999","doi":"10.1109/ismvl.2001.924548","title":"Algebras for hazard detection","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Hazard; Electronic circuit; Computation; Computer science; Digital electronics; Boolean algebra; Hazard analysis; Algorithm; Computer engineering; Logic gate; Electronic engineering; Theoretical computer science; Reliability engineering; Electrical engineering; Engineering","score_opus":0.013551946977710618,"score_gpt":0.18311967196587703,"score_spread":0.1695677249881664,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2181120999","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36651257,0.00034818298,0.5824281,0.00009693922,0.0015744235,0.000485819,0.0000038050005,0.0020431334,0.04650703],"genre_scores_gemma":[0.9945081,0.00003132861,0.003250948,0.00005107696,0.00013533827,0.000054015836,0.0000010168673,0.000031099677,0.0019370831],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99955016,0.000002738046,0.00010298006,0.00008929979,0.000066319546,0.00018847582],"domain_scores_gemma":[0.99978316,0.000021730186,0.0000069111097,0.00013282271,0.000016265243,0.00003909696],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000046278077,0.000087278095,0.000075136995,0.00006259822,0.00004111417,0.00002186202,0.00006634261,0.000054674158,0.00050147803],"category_scores_gemma":[0.000007722406,0.000081271886,0.00003822718,0.00010476306,0.000007912986,0.00016705674,0.000005022168,0.000052972042,0.00064207305],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024366904,0.00009256779,0.00074536377,0.00037303296,0.00021034911,0.000006772787,0.0009988653,0.029205227,0.20691466,0.002640065,0.2425033,0.5162854],"study_design_scores_gemma":[0.0004414842,0.000074936586,0.00042884328,0.0000060357856,0.000011950695,0.0000064612573,0.000015072704,0.6489667,0.27664533,0.00018952187,0.072981104,0.00023252769],"about_ca_topic_score_codex":0.0000017095061,"about_ca_topic_score_gemma":0.000014653774,"teacher_disagreement_score":0.62799555,"about_ca_system_score_codex":0.00004112277,"about_ca_system_score_gemma":0.0000010868982,"threshold_uncertainty_score":0.82527643},"labels":[],"label_agreement":null},{"id":"W2183180095","doi":"","title":"Tutorial Three Trends and Challenges in VLSI Technology Scaling Towards 100nm","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Transistor; Computer science; Very-large-scale integration; Electronic engineering; CMOS; Electronic circuit; Electrical engineering; Transistor model; Transistor count; Engineering","score_opus":0.04071943042037741,"score_gpt":0.20625265316866295,"score_spread":0.16553322274828555,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2183180095","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7997463,0.031177042,0.0014436727,0.0038162153,0.0028579053,0.00024665438,0.0000041805542,0.0027490426,0.157959],"genre_scores_gemma":[0.9938306,0.004166821,0.0014687987,0.000009111349,0.00025505055,0.000023013441,7.2890373e-7,0.000035329016,0.00021054142],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990751,0.000006995761,0.00021107557,0.00022355284,0.00012829108,0.00035496903],"domain_scores_gemma":[0.99966085,0.000018859135,0.0000132322275,0.00024184177,0.000013508097,0.000051721592],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001215638,0.0001816103,0.00022453142,0.00057319616,0.000030070723,0.000023620523,0.00015846893,0.00023086788,0.00032091202],"category_scores_gemma":[0.000012424039,0.000168122,0.000023973063,0.0004340851,0.00004998716,0.00019495274,0.00004648564,0.00022082264,0.000068881585],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006083015,0.000032570886,0.0013857547,0.00006963513,0.000028583805,0.000024624143,0.0005556023,0.0010830055,0.0008198304,0.003230078,0.0007035651,0.99206066],"study_design_scores_gemma":[0.0079366015,0.0007591353,0.037962507,0.0002922585,0.00007550189,0.00019056519,0.00082391413,0.72402275,0.026450941,0.003615876,0.194984,0.0028859854],"about_ca_topic_score_codex":0.000013139984,"about_ca_topic_score_gemma":0.00015342131,"teacher_disagreement_score":0.98917466,"about_ca_system_score_codex":0.000063530424,"about_ca_system_score_gemma":0.0000036516635,"threshold_uncertainty_score":0.6855816},"labels":[],"label_agreement":null},{"id":"W2254018988","doi":"","title":"Low-power VLSI design.","year":2002,"lang":"en","type":"article","venue":"Scholarship at UWindsor (University of Windsor)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Very-large-scale integration; Power (physics); Computer science; Embedded system","score_opus":0.018585718342418612,"score_gpt":0.17166803666797542,"score_spread":0.1530823183255568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2254018988","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9782404,0.0005160915,0.0051037995,0.00017425306,0.00058972917,0.00039655864,0.000031837193,0.0006901584,0.014257202],"genre_scores_gemma":[0.99144155,0.00017450858,0.004083855,0.0000668107,0.00006522266,0.0000011193878,0.000010022791,0.00008864207,0.0040682848],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99770886,0.00012915616,0.00029262117,0.0004824974,0.0006248666,0.0007619887],"domain_scores_gemma":[0.9984711,0.00012253584,0.00011489067,0.000817049,0.00013558024,0.00033884842],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0005013672,0.0004222571,0.00048420194,0.0004859097,0.00039595578,0.000050562983,0.0009824135,0.00039591154,0.0053812675],"category_scores_gemma":[0.00004575999,0.00053895643,0.00024758882,0.0008148663,0.00023320458,0.0015102228,0.00018867063,0.0006640301,0.0033194167],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011525434,0.0020934576,0.109364614,0.0017786928,0.0026941255,0.0019127592,0.040987704,0.08167819,0.5667604,0.0014907467,0.15746357,0.032623157],"study_design_scores_gemma":[0.021333251,0.0022022105,0.35994095,0.0014982186,0.001039247,0.00038997276,0.0045677368,0.08224148,0.37529325,0.0010940239,0.14111592,0.009283742],"about_ca_topic_score_codex":0.000008699805,"about_ca_topic_score_gemma":0.000017510085,"teacher_disagreement_score":0.25057632,"about_ca_system_score_codex":0.0002992263,"about_ca_system_score_gemma":0.000025799818,"threshold_uncertainty_score":0.9997062},"labels":[],"label_agreement":null},{"id":"W2287376385","doi":"10.1007/978-1-4615-0351-4_29","title":"Novel 1-bit Full Adder Cells for Low-Power System-On-Chip Applications","year":2003,"lang":"en","type":"book-chapter","venue":"Kluwer international series in engineering and computer science","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Adder; Computer science; Power consumption; CMOS; Serial binary adder; Bit (key); Carry-save adder; Electronic engineering; 4-bit; Chip; Power (physics); Computer hardware; Arithmetic; Engineering; Telecommunications; Mathematics; Computer network; Physics","score_opus":0.006178736458335474,"score_gpt":0.1838066218323486,"score_spread":0.17762788537401314,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2287376385","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0006223064,0.00026806613,0.95480317,0.00005937612,0.0066330223,0.00080776267,0.00015934106,0.00048867596,0.03615831],"genre_scores_gemma":[0.6582923,0.0006506088,0.28427842,0.0008922916,0.004000003,0.0021682552,0.00020798417,0.0009683323,0.04854182],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998108,0.0000020881873,0.00043356785,0.0005856765,0.00046885636,0.00040181138],"domain_scores_gemma":[0.9991628,0.000080381506,0.00007064056,0.00040254148,0.00015443026,0.00012919337],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002550572,0.00044291397,0.00032415017,0.00058252114,0.000099051416,0.00021383724,0.0007409624,0.000178683,0.000024520506],"category_scores_gemma":[0.0000065880618,0.00046891256,0.00008091379,0.00014878387,0.00015808443,0.0003957775,0.00011737497,0.00033509923,0.000036726444],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023683773,0.000049105693,0.0000055552123,0.00067885016,0.0001366352,0.000010979755,0.00031081462,0.61079866,0.0058723413,0.3762546,0.0024162838,0.0034425],"study_design_scores_gemma":[0.0007460461,0.00017901542,0.000061038474,0.0010689637,0.00002165847,0.00011878259,0.000013565629,0.68246424,0.0032350447,0.00037951992,0.31043336,0.0012787485],"about_ca_topic_score_codex":9.778779e-7,"about_ca_topic_score_gemma":0.0000013350759,"teacher_disagreement_score":0.6705247,"about_ca_system_score_codex":0.00033929976,"about_ca_system_score_gemma":0.000044362456,"threshold_uncertainty_score":0.99977624},"labels":[],"label_agreement":null},{"id":"W2287403924","doi":"10.13140/rg.2.1.3042.5120","title":"Evaluating Asymmetric Multicore Systems-on-Chip using Iso-Metrics","year":2015,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Engineering and Physical Sciences Research Council; Queen's University; Universidad Complutense de Madrid; Queen's University Belfast; European Commission","keywords":"Multi-core processor; Frequency scaling; CMOS; Computer science; Chip; Power (physics); Energy consumption; Voltage; Computation; Power consumption; System on a chip; Range (aeronautics); Scaling; Embedded system; Electronic engineering; Parallel computing; Computer engineering; Electrical engineering; Engineering; Algorithm; Telecommunications; Physics","score_opus":0.21687638094244574,"score_gpt":0.2422591147710349,"score_spread":0.02538273382858916,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2287403924","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9199346,0.00087752554,0.06800754,0.000002625849,0.004032637,0.0008610931,0.00006594227,0.0009127381,0.005305331],"genre_scores_gemma":[0.99721277,0.00019005372,0.0015480982,0.000015920516,0.00035626112,0.0000028782538,0.000039419596,0.00017062476,0.00046398415],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99707794,0.00020532985,0.0005018772,0.0010372569,0.00039521515,0.00078240526],"domain_scores_gemma":[0.9971831,0.00032767808,0.00029481726,0.0013790769,0.00043736384,0.00037799752],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010362015,0.0007493993,0.0007828387,0.0023199993,0.00018089607,0.00017783038,0.0010746878,0.0007194882,0.000022818667],"category_scores_gemma":[0.0003323883,0.00088419317,0.0002459822,0.0031006713,0.00008058383,0.0003441344,0.0006043072,0.0013904336,0.00040595277],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028941715,0.00005099864,0.002733151,0.00050341187,0.00020018652,0.00016242791,0.00013946477,0.9941393,0.00013169055,0.00085758674,0.00051018177,0.00054266915],"study_design_scores_gemma":[0.0009486639,0.000104296385,0.00036790865,0.00039126404,0.00030301942,0.000009679832,0.00017024671,0.9960332,0.00019033837,0.00034475478,0.00020179158,0.0009348384],"about_ca_topic_score_codex":0.00018090753,"about_ca_topic_score_gemma":0.0000047742383,"teacher_disagreement_score":0.0772782,"about_ca_system_score_codex":0.0019998378,"about_ca_system_score_gemma":0.00027751547,"threshold_uncertainty_score":0.99936086},"labels":[],"label_agreement":null},{"id":"W228854912","doi":"10.1007/978-1-4615-0391-0_5","title":"MTCMOS Sequential Circuits","year":2003,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Standby power; Electronic circuit; Sequential logic; Combinational logic; Sleep mode; Computer science; Leakage (economics); Electronic engineering; Logic gate; Power (physics); Embedded system; Computer hardware; Engineering; Electrical engineering; Voltage; Power consumption","score_opus":0.017333234421828297,"score_gpt":0.19037026043242566,"score_spread":0.17303702601059737,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W228854912","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00004154624,0.00068300526,0.00616217,0.00001534251,0.0021971348,0.00029805893,0.000021894977,0.00095684006,0.989624],"genre_scores_gemma":[0.010499659,0.0004990189,0.0005320234,0.00027097424,0.00052595756,0.000018727176,0.000054653512,0.000349654,0.9872493],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9985657,0.0000051882485,0.000368031,0.00032338404,0.00033300344,0.00040474525],"domain_scores_gemma":[0.99921435,0.000018933493,0.000044159824,0.00053933717,0.00004788677,0.00013530605],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00009399302,0.0005171461,0.0004105279,0.00021325402,0.000046619974,0.000055580804,0.00026877804,0.0005472596,0.00726629],"category_scores_gemma":[0.0000033010544,0.0005235757,0.00016147942,0.00003703096,0.000046305275,0.00015717349,0.000027670665,0.0005151632,0.0047773374],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000053123517,0.00002129388,0.000013350233,0.0007251636,0.00096714275,0.00032510085,0.00023423982,0.0050910115,0.003377853,0.27905822,0.6809136,0.029267712],"study_design_scores_gemma":[0.00029154855,0.000030879033,0.000003303233,0.00009690701,0.00007470519,0.000044846456,0.0000017307996,0.0008097389,0.00283098,0.001986104,0.9929387,0.0008905427],"about_ca_topic_score_codex":0.000002603961,"about_ca_topic_score_gemma":0.0000059419767,"teacher_disagreement_score":0.3120251,"about_ca_system_score_codex":0.00020134254,"about_ca_system_score_gemma":0.00003895563,"threshold_uncertainty_score":0.9997216},"labels":[],"label_agreement":null},{"id":"W2289301188","doi":"10.82308/24033","title":"Data conversion in residue number system","year":2011,"lang":"en","type":"article","venue":"eScholarship@McGill (McGill)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Kuwait University; McGill University","keywords":"Residue number system; Computer science; Data conversion; Converters; Binary number; Electronic circuit; Arithmetic; Electronic engineering; Computer engineering; Power (physics); Computer hardware; Algorithm; Mathematics; Engineering; Electrical engineering","score_opus":0.03581885678108765,"score_gpt":0.21327569198699564,"score_spread":0.177456835205908,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2289301188","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8622639,0.00009882571,0.0000060055118,0.0000034048662,0.0013154909,0.00043743287,0.00065222074,0.0010770692,0.13414563],"genre_scores_gemma":[0.9969067,0.00009182576,0.0021870676,0.000059435602,0.000041357813,0.000041568066,0.00009949186,0.0001771428,0.00039542132],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9969209,0.00018435792,0.0007391946,0.00079125,0.00051573274,0.0008486046],"domain_scores_gemma":[0.9975093,0.00010468865,0.00010758747,0.0018998052,0.00008745856,0.00029114477],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0011691243,0.00050379557,0.0005049688,0.0003066436,0.00029374816,0.000040877647,0.0014514194,0.00038582538,0.00046114644],"category_scores_gemma":[0.00011031657,0.0005339572,0.00008409131,0.000753288,0.0000643828,0.002185628,0.00048339486,0.000913901,0.0037589176],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0015468276,0.0018472641,0.05979153,0.0106061315,0.0019267148,0.0065452796,0.00038164863,0.005168665,0.21019341,0.56531674,0.0028873384,0.13378845],"study_design_scores_gemma":[0.00983244,0.00037730302,0.039555542,0.002822442,0.00041039704,0.00076338777,0.0012826384,0.03787541,0.69298375,0.003205622,0.20442875,0.0064623267],"about_ca_topic_score_codex":0.00044072076,"about_ca_topic_score_gemma":0.0002961556,"teacher_disagreement_score":0.56211114,"about_ca_system_score_codex":0.00079195615,"about_ca_system_score_gemma":0.000019835366,"threshold_uncertainty_score":0.9997112},"labels":[],"label_agreement":null},{"id":"W2291729322","doi":"10.1109/lascas.2010.7410223","title":"Optimized large size signed multipliers and applications in FPGAs","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Operand; Field-programmable gate array; Computer science; Multiplication (music); Parallel computing; Computation; Reconfigurable computing; Computer architecture; Algorithm; Embedded system; Mathematics; Computer hardware","score_opus":0.0027565130221434923,"score_gpt":0.1912336147233359,"score_spread":0.1884771017011924,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2291729322","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8705426,0.00008890208,0.10391553,0.00008188224,0.00029600112,0.00088961166,0.00001182885,0.0008493119,0.023324357],"genre_scores_gemma":[0.96598554,0.000023900122,0.033385135,0.000039301718,0.000043018725,0.00013871441,0.000004910918,0.000029695042,0.00034979306],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999345,0.0000062377208,0.00016268008,0.00015284056,0.00007524998,0.0002579687],"domain_scores_gemma":[0.9995213,0.00013134324,0.000011768495,0.0002372955,0.000014310984,0.000083964755],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014337781,0.00012814904,0.000141871,0.000081352504,0.00004580858,0.000028418346,0.0001157474,0.00010028518,0.00026361813],"category_scores_gemma":[0.000025059398,0.00011654513,0.000020560105,0.0001939316,0.000029059676,0.00015697004,0.000025223268,0.00021248426,0.00007039097],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009636321,0.00050526566,0.029537791,0.00034517166,0.0001798,0.00001898332,0.0042759944,0.092574164,0.8286376,0.020895803,0.007810801,0.015122266],"study_design_scores_gemma":[0.010167104,0.000056615812,0.032629278,0.000024713307,0.000042232532,0.000011867737,0.0006882873,0.8197715,0.08230527,0.0007146608,0.052156284,0.0014321564],"about_ca_topic_score_codex":0.00001115574,"about_ca_topic_score_gemma":0.00006474561,"teacher_disagreement_score":0.74633235,"about_ca_system_score_codex":0.000018546672,"about_ca_system_score_gemma":0.000009271745,"threshold_uncertainty_score":0.47525725},"labels":[],"label_agreement":null},{"id":"W2293855920","doi":"10.1145/2847263.2847272","title":"Towards PVT-Tolerant Glitch-Free Operation in FPGAs","year":2016,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Glitch; Field-programmable gate array; Clock gating; Computer science; Power (physics); Dynamic demand; Retiming; Electronic engineering; Embedded system; Clock skew; Clock signal; Engineering; Parallel computing; Detector; Physics; Telecommunications","score_opus":0.006802812105527319,"score_gpt":0.18621980711101613,"score_spread":0.1794169950054888,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2293855920","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87426144,0.00020050767,0.072467014,0.0011562352,0.000984512,0.0003388973,0.000011768357,0.00082435634,0.049755294],"genre_scores_gemma":[0.9964924,0.000080918835,0.0022908503,0.00008210373,0.00010648104,0.00003145324,0.0000024358196,0.000032831158,0.0008805225],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9991261,0.000014412348,0.0002395446,0.00016045196,0.00017138616,0.00028814815],"domain_scores_gemma":[0.99948996,0.000021842478,0.000009804931,0.0003956992,0.00002237807,0.000060284914],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017552002,0.00014704434,0.00014830269,0.00012431848,0.00002270343,0.000032412572,0.00024225345,0.00008337221,0.0006665492],"category_scores_gemma":[0.00002216459,0.000096807045,0.00002962276,0.00015282207,0.000018841498,0.0004633408,0.00003872805,0.000077954406,0.0006514333],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010547864,0.00022620815,0.0123840915,0.00027771518,0.00014827464,0.00012457273,0.0037180642,0.07707029,0.45336118,0.024307137,0.11152996,0.316747],"study_design_scores_gemma":[0.008295692,0.0002719558,0.04996829,0.0003683361,0.00002644883,0.00003670165,0.00015258066,0.2443209,0.6236458,0.002586723,0.06848083,0.0018457856],"about_ca_topic_score_codex":0.000059616614,"about_ca_topic_score_gemma":0.00016191194,"teacher_disagreement_score":0.31490123,"about_ca_system_score_codex":0.00014788767,"about_ca_system_score_gemma":0.000025389276,"threshold_uncertainty_score":0.83730745},"labels":[],"label_agreement":null},{"id":"W2294646927","doi":"10.1109/temc.2016.2517635","title":"Propagation Delay-Based Expression of Power Supply-Induced Jitter Sensitivity for CMOS Buffer Chain","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Electromagnetic Compatibility","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":40,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Jitter; CMOS; Buffer (optical fiber); Sensitivity (control systems); Transfer function; Electronic engineering; Propagation delay; Power (physics); Function (biology); Delay-locked loop; Computer science; Electrical engineering; Engineering; Physics; Phase-locked loop; Telecommunications","score_opus":0.00999757769879737,"score_gpt":0.21166343031309834,"score_spread":0.20166585261430098,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2294646927","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5454404,0.0000066877456,0.45323718,0.000087700915,0.00021650031,0.0007477612,0.000060214978,0.00017903635,0.000024561945],"genre_scores_gemma":[0.9972347,0.0000034785553,0.0023683829,0.000033919125,0.000026838641,0.00022655237,0.0000060293205,0.000057243604,0.000042864885],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9980949,0.00016365905,0.0004983742,0.00044054253,0.0003246882,0.00047781254],"domain_scores_gemma":[0.9984837,0.00048191237,0.00007959936,0.00066706893,0.00017855677,0.000109141416],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00046408613,0.00032426164,0.00038043474,0.00019875258,0.000114461625,0.000015719701,0.00013413362,0.00016485294,0.00022719173],"category_scores_gemma":[0.000016708864,0.00025474917,0.00017755094,0.0002655791,0.00008128571,0.00020302062,0.0000010738003,0.0002117873,0.000021761385],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00028152633,0.00029734598,0.00009918179,0.00011465541,0.000021237422,0.0000011586222,0.00014246536,0.0054834867,0.9824606,0.000006042302,0.00012709203,0.010965209],"study_design_scores_gemma":[0.0015011712,0.0012731808,0.0050708563,0.00010680165,0.000038846258,0.00000395612,0.0000047436965,0.081216946,0.9103974,0.00006411095,0.000022673517,0.00029931945],"about_ca_topic_score_codex":0.000029322558,"about_ca_topic_score_gemma":0.00009254523,"teacher_disagreement_score":0.45179433,"about_ca_system_score_codex":0.00025302373,"about_ca_system_score_gemma":0.00008056781,"threshold_uncertainty_score":0.99999046},"labels":[],"label_agreement":null},{"id":"W2316506138","doi":"10.1145/2872334.2872341","title":"Power Optimization of FPGA Interconnect Via Circuit and CAD Techniques","year":2016,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Electrical conductor; Interconnection; Field-programmable gate array; Electrical engineering; Capacitance; Electrical impedance; Dissipation; Electronic engineering; Computer science; Engineering; Materials science; Embedded system; Physics; Telecommunications","score_opus":0.006058895273574751,"score_gpt":0.1859906542899528,"score_spread":0.17993175901637803,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2316506138","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05973117,0.00009833586,0.919212,0.00004038966,0.00012682762,0.00014346441,0.0000034472503,0.00049921253,0.020145144],"genre_scores_gemma":[0.99288076,0.0001342951,0.006689105,0.00002057935,0.000017271012,0.000010687435,7.9863213e-7,0.000025562344,0.0002209365],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99952126,0.000007940907,0.00016630987,0.00010315602,0.00007273039,0.00012862642],"domain_scores_gemma":[0.99971396,0.00003376077,0.000020667052,0.000161327,0.000035116085,0.00003514617],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000092616385,0.00010007423,0.00012169053,0.00011025323,0.00001206882,0.000009057978,0.00007978792,0.00006860755,0.0004429822],"category_scores_gemma":[0.000013045719,0.00006833119,0.000019703928,0.00008721772,0.00003379322,0.00027645842,0.000020270445,0.00003729999,0.000016429694],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026548081,0.00005975651,0.0034728004,0.0002399658,0.00015308484,0.000007641388,0.0011731244,0.0064124647,0.78840995,0.0032617555,0.005823674,0.19095924],"study_design_scores_gemma":[0.0003249694,0.00013394203,0.0005935578,0.00011911507,0.000010556611,0.000014264571,0.000022635679,0.012839862,0.9835515,0.00027395668,0.0018394748,0.0002761886],"about_ca_topic_score_codex":0.0000061139535,"about_ca_topic_score_gemma":0.0000020117131,"teacher_disagreement_score":0.9331496,"about_ca_system_score_codex":0.000034271798,"about_ca_system_score_gemma":0.000004959601,"threshold_uncertainty_score":0.48503444},"labels":[],"label_agreement":null},{"id":"W2335536693","doi":"10.1177/0091217415572107","title":"Adam’s heart failure—lessons in communication","year":2015,"lang":"en","type":"article","venue":"The International Journal of Psychiatry in Medicine","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Heart failure; Psychology; History; Medicine; Cardiology","score_opus":0.02426421832672238,"score_gpt":0.30091124944630204,"score_spread":0.27664703111957967,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2335536693","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7493165,0.0059054787,0.0014335772,0.23139013,0.008132409,0.00015357549,0.0000026025994,0.000038363167,0.0036273634],"genre_scores_gemma":[0.9945379,0.00033341817,0.0038258813,0.0005260305,0.0007336946,0.000003367119,0.0000029065384,0.000015359414,0.000021452677],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99861944,0.00006692749,0.0005656831,0.00005490134,0.00056539977,0.0001276438],"domain_scores_gemma":[0.9993478,0.00009375938,0.00012120054,0.00020760972,0.00016403341,0.00006562074],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0014203063,0.00010001055,0.0001955144,0.00036159565,0.00001350032,0.000014842529,0.0008369448,0.00004711486,0.000058487316],"category_scores_gemma":[0.000098443066,0.00006742328,0.00003333293,0.00023365639,0.0000676907,0.00022986239,0.00003268393,0.00050847454,0.000019922767],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038181365,0.00036151346,0.12393767,0.000050451938,0.000287157,0.00005077989,0.010350213,0.10901554,0.002939997,0.0114085125,0.73742366,0.003792683],"study_design_scores_gemma":[0.047913767,0.0029989642,0.2933714,0.013606743,0.00025689809,0.004310399,0.045134343,0.10042672,0.0028694365,0.14897764,0.33821777,0.0019159366],"about_ca_topic_score_codex":0.000067489054,"about_ca_topic_score_gemma":0.0006979311,"teacher_disagreement_score":0.39920592,"about_ca_system_score_codex":0.00020574596,"about_ca_system_score_gemma":0.00010704763,"threshold_uncertainty_score":0.27494416},"labels":[],"label_agreement":null},{"id":"W2342707322","doi":"10.1109/tcad.2016.2524659","title":"Generating Current Budgets to Guarantee Power Grid Safety","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation","keywords":"Current (fluid); Power grid; Grid; Power (physics); Electrical engineering; Computer science; Automotive engineering; Business; Environmental science; Engineering; Mathematics; Physics","score_opus":0.019587216149945533,"score_gpt":0.21654645118893678,"score_spread":0.19695923503899126,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2342707322","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05308012,0.00053212285,0.9385517,0.000026072854,0.006383214,0.000800831,0.00015304322,0.0003984832,0.00007439672],"genre_scores_gemma":[0.99743897,0.00035553964,0.0017347063,0.000033719924,0.00018642265,0.00009278158,0.0000031077818,0.000080388294,0.00007434933],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975339,0.00018421354,0.0009300815,0.00047939667,0.00037090547,0.00050146674],"domain_scores_gemma":[0.9986793,0.00028837277,0.00010763225,0.00046341904,0.00026499174,0.00019629447],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004893148,0.0004778473,0.0006335136,0.0004904741,0.00017196946,0.00010468202,0.0002945781,0.00017209373,0.00003538829],"category_scores_gemma":[0.000006561036,0.0003400054,0.000120471916,0.00048378107,0.000059080914,0.00029450833,0.0000022167656,0.00029710596,0.00008359981],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000049905073,0.00010427278,0.000009053581,0.00013781455,0.00020192587,0.000010863402,0.0005230595,0.6384801,0.14791507,0.000103374,0.0021257137,0.2103388],"study_design_scores_gemma":[0.002450138,0.001473064,0.00008935785,0.0032344428,0.00009536541,0.00015745976,0.00013921362,0.85494846,0.13116263,0.000020954836,0.0049308063,0.0012981062],"about_ca_topic_score_codex":0.00003246286,"about_ca_topic_score_gemma":0.0000044837698,"teacher_disagreement_score":0.9443589,"about_ca_system_score_codex":0.00023415328,"about_ca_system_score_gemma":0.0000757859,"threshold_uncertainty_score":0.99990517},"labels":[],"label_agreement":null},{"id":"W2346140207","doi":"10.3850/9783981537079_0297","title":"Accurate Verification of RC Power Grids","year":2016,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Voltage drop; Voltage; Discretization; Design flow; Reliability engineering; Power (physics); Logic gate; Electronic engineering; Power flow; Logic synthesis; Computer engineering; Algorithm; Embedded system; Electric power system; Electrical engineering; Engineering; Mathematics","score_opus":0.0068084638712734,"score_gpt":0.1862533889580608,"score_spread":0.1794449250867874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2346140207","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.82950443,0.00009455915,0.11290744,0.00016754131,0.000808691,0.00015698861,0.000009236401,0.0005434571,0.055807658],"genre_scores_gemma":[0.9980609,0.00006146181,0.0008314141,0.000014305088,0.000028118035,0.000007965847,0.000001145992,0.000018862813,0.00097586506],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99950856,0.0000061216874,0.00016274145,0.000085226326,0.00009922504,0.00013814072],"domain_scores_gemma":[0.9996324,0.000026571568,0.000019508127,0.0002527014,0.00003519363,0.00003362732],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000821161,0.000080601734,0.00008845613,0.00005933696,0.00001125207,0.0000064193164,0.000117389696,0.00004710011,0.00069535774],"category_scores_gemma":[0.000011879605,0.000051640243,0.000025213698,0.00011359678,0.000022174407,0.00025781384,0.00000985704,0.00003054492,0.0005546472],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016921013,0.000028957595,0.0016848351,0.000053423642,0.000053677682,0.0000015649409,0.00029052442,0.0010629715,0.95106596,0.006414536,0.026021132,0.013305495],"study_design_scores_gemma":[0.00066258706,0.00007651057,0.027755069,0.000053573945,0.000010832309,0.0000030285548,0.000031838525,0.004309571,0.9334946,0.00017941942,0.03311405,0.00030890247],"about_ca_topic_score_codex":0.0000024417593,"about_ca_topic_score_gemma":9.716424e-7,"teacher_disagreement_score":0.16855644,"about_ca_system_score_codex":0.00003275484,"about_ca_system_score_gemma":0.000008979151,"threshold_uncertainty_score":0.761368},"labels":[],"label_agreement":null},{"id":"W2347293029","doi":"","title":"Verification Algorithms for Asynchronous Circuits","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"CAE (Canada)","funders":"","keywords":"Asynchronous communication; Computer science; Asynchronous circuit; Algorithm; Asynchronous system; Electronic circuit; Theoretical computer science; Symbolic trajectory evaluation; Computer engineering; Model checking; Clock signal; Synchronous circuit; Engineering","score_opus":0.016527831590053752,"score_gpt":0.22318776297771495,"score_spread":0.2066599313876612,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2347293029","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.049615804,0.00015410375,0.9395048,0.00006534472,0.0006564217,0.00037989093,0.0000069025655,0.00079966243,0.008817076],"genre_scores_gemma":[0.9814662,0.000033190365,0.017987676,0.000045074677,0.00015840097,0.00010004486,0.000018508832,0.000039371098,0.00015157802],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99940836,0.000002212777,0.0001421235,0.0001314137,0.00008962441,0.00022628362],"domain_scores_gemma":[0.99968505,0.000014819117,0.000012160329,0.00020490565,0.00003185683,0.000051234267],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007699532,0.00010860115,0.000094785275,0.00006155719,0.000047141024,0.000026758635,0.00011547341,0.000065939086,0.000051710704],"category_scores_gemma":[0.000007307858,0.00010706477,0.00003602545,0.00012272452,0.000013511922,0.00020109741,0.0000048719057,0.00005569364,0.00031133377],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011807393,0.00018372183,0.00023097434,0.00044316455,0.00019342556,0.000009032065,0.0019214572,0.44729012,0.13340817,0.026420776,0.009165048,0.38072228],"study_design_scores_gemma":[0.0046703364,0.0003898768,0.006791332,0.00007337271,0.00006278947,0.000037331876,0.00015670357,0.2201711,0.7112287,0.0039921277,0.05106665,0.0013596598],"about_ca_topic_score_codex":0.0000076059387,"about_ca_topic_score_gemma":0.0000035895694,"teacher_disagreement_score":0.9318504,"about_ca_system_score_codex":0.0001590458,"about_ca_system_score_gemma":0.00002524277,"threshold_uncertainty_score":0.43659747},"labels":[],"label_agreement":null},{"id":"W2397888180","doi":"10.1109/apec.2016.7468125","title":"A universal self-calibrating Dynamic Voltage and Frequency Scaling (DVFS) scheme with thermal compensation for energy savings in FPGAs","year":2016,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Ontario Centres of Excellence","keywords":"Field-programmable gate array; Computer science; Lookup table; Frequency scaling; Voltage; Electronic engineering; Embedded system; Computer hardware; Electrical engineering; Engineering","score_opus":0.0034080302478368264,"score_gpt":0.16646742917892807,"score_spread":0.16305939893109125,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2397888180","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.75329167,0.000043701577,0.24519804,0.00005372354,0.000048532773,0.00014394353,0.0000036814204,0.00031416808,0.00090251176],"genre_scores_gemma":[0.97323436,0.000018258883,0.026504353,0.000029345769,0.00002971547,0.000021112213,0.000005198334,0.000049983093,0.00010770853],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991901,0.000013011221,0.00019797633,0.0001847523,0.00011045959,0.00030368892],"domain_scores_gemma":[0.999633,0.00010581629,0.00003595953,0.00013621624,0.000030396097,0.000058591726],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012865248,0.00017868949,0.00016508347,0.00014404237,0.00005821492,0.000039589155,0.000100926314,0.00008289739,0.000033227778],"category_scores_gemma":[0.000008291336,0.00012663651,0.000020540976,0.00016268568,0.00003453326,0.0007009649,0.000021420192,0.000067706984,0.0000037598033],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008860889,0.000059241553,0.037799563,0.00025736552,0.00014497321,0.000021661353,0.0018615479,0.006466053,0.8934513,0.030812338,0.00006832911,0.028969038],"study_design_scores_gemma":[0.0031960753,0.00015717161,0.007829011,0.00030855858,0.000024461695,0.000013543423,0.0003609456,0.9535979,0.033333726,0.00031189833,0.00024525082,0.0006214573],"about_ca_topic_score_codex":0.000065808614,"about_ca_topic_score_gemma":0.00020581564,"teacher_disagreement_score":0.9471319,"about_ca_system_score_codex":0.00015610928,"about_ca_system_score_gemma":0.000028783585,"threshold_uncertainty_score":0.5164087},"labels":[],"label_agreement":null},{"id":"W2410520127","doi":"10.22215/etd/2015-10740","title":"Design of Reliable and Efficient Flip-Flops for Subthreshold Operation Using Multi-Threshold MOSFETs and Transistor Sizing Technique","year":2015,"lang":"en","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Flip-flop; CMOS; Electronic engineering; FLOPS; Subthreshold conduction; Transistor; Reliability (semiconductor); Sizing; Energy consumption; Transistor count; Power (physics); Computer science; Engineering; Electrical engineering; Voltage; Parallel computing; Physics","score_opus":0.03633847278342649,"score_gpt":0.2671815129981264,"score_spread":0.23084304021469992,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2410520127","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48430195,0.0041536246,0.506906,0.0000040701,0.00062785175,0.0033459452,0.000029596245,0.00032275735,0.0003082453],"genre_scores_gemma":[0.8359443,0.00029059485,0.16260223,0.000008991175,0.00005916688,0.0003463947,0.0001903497,0.00019263435,0.0003653449],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983657,0.000015811505,0.00058109773,0.00042574244,0.0002621194,0.0003495029],"domain_scores_gemma":[0.9992199,0.00005074131,0.00010143104,0.00027447322,0.00023358535,0.00011986772],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000632648,0.00044782241,0.0005652657,0.00035236924,0.00012280216,0.00007246262,0.00013740367,0.00049980084,0.000009477603],"category_scores_gemma":[0.00002108555,0.00044620284,0.00005377852,0.00018898271,0.000038742633,0.00023872194,0.0000118294465,0.00024468693,0.0000011847055],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001573158,0.000052118474,0.000059400685,0.0015322373,0.00007286345,0.0000023082453,0.0017153398,0.45746544,0.537903,0.000052429805,0.0003079627,0.0006795709],"study_design_scores_gemma":[0.0008799867,0.0001099034,0.000058150752,0.00036777952,0.0001167133,0.0000069512307,0.0002676216,0.7419152,0.25569695,0.000019328912,0.00009699071,0.00046437196],"about_ca_topic_score_codex":0.00004576909,"about_ca_topic_score_gemma":0.00004279418,"teacher_disagreement_score":0.35164234,"about_ca_system_score_codex":0.00017391,"about_ca_system_score_gemma":0.00012072556,"threshold_uncertainty_score":0.99979895},"labels":[],"label_agreement":null},{"id":"W2414860388","doi":"","title":"Library-free logic synthesis of high performance ip blocks for nanometer technologies","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"NMOS logic; PMOS logic; Computer science; Netlist; Standard cell; Logic gate; CMOS; NOR logic; Heuristics; Node (physics); Logic synthesis; Algorithm; Computer engineering; Logic optimization; Electronic engineering; Integrated circuit; Embedded system; Transistor; Engineering; Electrical engineering","score_opus":0.006972672456730945,"score_gpt":0.16173928809566815,"score_spread":0.1547666156389372,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2414860388","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9796551,0.00029590237,0.005496521,0.00052036514,0.00032846347,0.00072916824,0.000027613376,0.002606656,0.010340248],"genre_scores_gemma":[0.9545837,0.00023786232,0.043306846,0.00003524677,0.000034098557,0.0005061995,0.000003736907,0.00005986708,0.0012324626],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99888396,0.000005989161,0.00034202638,0.00020951028,0.00014166017,0.00041685475],"domain_scores_gemma":[0.99897724,0.0001818211,0.00004922999,0.00071235147,0.000041329902,0.000038053444],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007411351,0.00024102474,0.00032895475,0.00027454383,0.000049459806,0.00004547165,0.0007344005,0.00019581988,0.000771329],"category_scores_gemma":[0.00006710168,0.00018572368,0.000077019424,0.00032327516,0.00009397386,0.00089436956,0.00013650865,0.0001175721,0.00015283425],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000103308645,0.00031122408,0.015760256,0.0035889305,0.00076909305,0.000005435559,0.00038459938,0.01981484,0.08453857,0.013183241,0.33079973,0.5307408],"study_design_scores_gemma":[0.00039701693,0.0001772776,0.0035978495,0.000077974466,0.000031319545,0.000004088847,0.000104055354,0.03722198,0.95235616,0.0028181206,0.0027862398,0.00042791542],"about_ca_topic_score_codex":0.000010232432,"about_ca_topic_score_gemma":7.59327e-7,"teacher_disagreement_score":0.8678176,"about_ca_system_score_codex":0.00002478518,"about_ca_system_score_gemma":0.000012650053,"threshold_uncertainty_score":0.84455115},"labels":[{"model":"gemma","categories":[],"domain":null,"study_design":"simulation_or_modeling","genre":"empirical","about_ca_system":false,"about_ca_topic":false,"confidence":"low"},{"model":"gpt","categories":[],"domain":null,"study_design":"design_other","genre":"empirical","about_ca_system":false,"about_ca_topic":false,"confidence":"low"}],"label_agreement":"split"},{"id":"W2461274627","doi":"10.1109/tc.2015.2493547","title":"Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation","year":2015,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":221,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; Arithmetic; Multiplier (economics); Notation; Mathematics; Binary number; Carry-save adder; Multiplication (music); Discrete mathematics; Computer science; Combinatorics","score_opus":0.01258042604090034,"score_gpt":0.20150533497891254,"score_spread":0.1889249089380122,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2461274627","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29949233,0.000032883334,0.6971866,0.00004442516,0.002278147,0.0004493233,0.000020003677,0.00041063468,0.00008567513],"genre_scores_gemma":[0.97650737,0.00007035591,0.022951152,0.0001099586,0.00007570132,0.00014004449,0.000008463431,0.000071624294,0.00006535022],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99883956,0.000018231534,0.00027563787,0.00030102846,0.0001985175,0.00036700358],"domain_scores_gemma":[0.9993687,0.00006552469,0.000029802268,0.00028060403,0.000057950405,0.00019739747],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001782831,0.0002827989,0.00024299207,0.0002175895,0.0001680837,0.00009580483,0.00016444467,0.00011735295,0.000009143695],"category_scores_gemma":[0.0000013925601,0.00028516233,0.000054511118,0.00017383725,0.00006639437,0.0005560637,0.0000014798615,0.00020253337,0.000049144604],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008056244,0.0000528209,0.000011689926,0.00008595295,0.00006933916,0.0000015047701,0.00080187776,0.9724347,0.0017902242,0.000026972903,0.0016860967,0.022958262],"study_design_scores_gemma":[0.002059251,0.0002807669,0.00007547508,0.00006170924,0.000026713997,0.000011169751,0.000046098943,0.9390372,0.05706799,0.0000105567515,0.0009559009,0.00036718126],"about_ca_topic_score_codex":0.000007391779,"about_ca_topic_score_gemma":0.0000036653394,"teacher_disagreement_score":0.677015,"about_ca_system_score_codex":0.00016804384,"about_ca_system_score_gemma":0.000033746925,"threshold_uncertainty_score":0.99996006},"labels":[],"label_agreement":null},{"id":"W2461865212","doi":"","title":"Circuit performance verification and optimization in the presence of variability","year":2011,"lang":"en","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Robustness (evolution); Clock skew; Computer science; Skew; Parameterized complexity; Process variation; Digital electronics; Block (permutation group theory); Electronic circuit; Process (computing); Computer engineering; Algorithm; Engineering; Mathematics; Electrical engineering","score_opus":0.012792946051806997,"score_gpt":0.2004028121792729,"score_spread":0.18760986612746589,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2461865212","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9177662,0.00022710647,0.019983647,0.0000035964963,0.0005501479,0.00082132407,0.0000061894843,0.00012458429,0.060517214],"genre_scores_gemma":[0.9975356,0.00067692995,0.0012440013,0.000003917899,0.000020207597,0.00008133345,0.00013813365,0.000023996703,0.00027587466],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991125,0.00005674882,0.00033253935,0.00018447054,0.00017653905,0.00013718651],"domain_scores_gemma":[0.99937785,0.00008761524,0.000076458025,0.00037421595,0.00006572933,0.000018161383],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0006351373,0.00016415268,0.00017857924,0.00012391116,0.000029448647,0.000018535153,0.00024592382,0.00018720473,0.00009084269],"category_scores_gemma":[0.00004831718,0.00013042899,0.000020372798,0.0002667145,0.000028311355,0.00029458903,0.0000056301715,0.00020731402,0.0000058496257],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021721133,0.00037217967,0.029690495,0.01063291,0.00015507027,0.00000269541,0.053863853,0.8101432,0.009828776,0.009527574,0.00090089755,0.07466514],"study_design_scores_gemma":[0.00033734553,0.00007466943,0.19394672,0.00025112633,0.000057451907,0.0000031737227,0.000654631,0.79047114,0.013315672,0.00027122285,0.00014714069,0.00046968646],"about_ca_topic_score_codex":0.000035813126,"about_ca_topic_score_gemma":0.000025374275,"teacher_disagreement_score":0.16425622,"about_ca_system_score_codex":0.00003029281,"about_ca_system_score_gemma":0.000029699357,"threshold_uncertainty_score":0.531874},"labels":[],"label_agreement":null},{"id":"W2467266971","doi":"10.1109/tcad.2016.2589899","title":"Fast Vectorless RLC Grid Verification","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"RLC circuit; Speedup; Computer science; Grid; Computation; Scalability; Process (computing); Matrix (chemical analysis); Power (physics); Computer engineering; Algorithm; Electronic engineering; Voltage; Parallel computing; Electrical engineering; Mathematics; Capacitor; Engineering","score_opus":0.02124078053858001,"score_gpt":0.19943366421777176,"score_spread":0.17819288367919175,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2467266971","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.046529368,0.00022016453,0.94838184,0.000015255588,0.0036512418,0.0005316593,0.00010142492,0.00044211803,0.00012692087],"genre_scores_gemma":[0.9986776,0.00026893997,0.00060414965,0.000010925927,0.0001455431,0.00009245605,0.0000046148,0.00006432262,0.00013141058],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982076,0.00015177378,0.0006437182,0.00036774913,0.00028898122,0.00034017803],"domain_scores_gemma":[0.99886197,0.00024067462,0.00010998875,0.00043979334,0.0002041798,0.00014337954],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00032375983,0.0003547505,0.00046903323,0.0003872595,0.00011451063,0.00008702168,0.00025107776,0.00020236417,0.000028788641],"category_scores_gemma":[0.0000030140623,0.00025707265,0.00008641535,0.00041713775,0.00008693992,0.00033567584,8.593591e-7,0.00021721455,0.000067974666],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005345224,0.00015895124,0.000028792552,0.00029839668,0.00033712207,0.000011865644,0.000562719,0.36292312,0.41848803,0.00027354193,0.001677966,0.21518607],"study_design_scores_gemma":[0.0022057123,0.0009247645,0.0003801172,0.0017517338,0.000109284716,0.00013378124,0.00018619801,0.71266884,0.27932942,0.000028802871,0.0013147761,0.0009665916],"about_ca_topic_score_codex":0.00005461172,"about_ca_topic_score_gemma":0.0000032427226,"teacher_disagreement_score":0.95214826,"about_ca_system_score_codex":0.00018692887,"about_ca_system_score_gemma":0.000060708797,"threshold_uncertainty_score":0.99998814},"labels":[],"label_agreement":null},{"id":"W2468710943","doi":"10.7567/ssdm.2008.d-3-3","title":"Reset Level Boosting in Self-Adaptive APS for Wide Output Swing at a Low Voltage Operation","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Kootenay Association for Science & Technology","funders":"","keywords":"Reset (finance); Boosting (machine learning); Swing; Materials science; Voltage; Electronic engineering; Electrical engineering; Optoelectronics; Computer science; Artificial intelligence; Engineering; Mechanical engineering","score_opus":0.04129902449785514,"score_gpt":0.21946484795143023,"score_spread":0.1781658234535751,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2468710943","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7800464,0.00009099545,0.21479753,0.00003360191,0.00029349275,0.0006924251,0.000018414186,0.00058547297,0.003441649],"genre_scores_gemma":[0.97336876,0.000030132776,0.024654362,0.00009968649,0.00011105933,0.000106914675,0.000024750148,0.00006535441,0.0015390024],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987227,0.000016539398,0.00034996585,0.00026181157,0.0001951811,0.00045381245],"domain_scores_gemma":[0.9994445,0.00018373641,0.000029330275,0.00021687936,0.00005393674,0.000071606206],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028943198,0.00021754348,0.00022702361,0.0001888391,0.0001817411,0.000030801224,0.00015204311,0.00011466172,0.000030054267],"category_scores_gemma":[0.00008291065,0.00021469373,0.000052191197,0.00021677717,0.00001893766,0.00057784445,0.000050281207,0.0001693342,0.00012502747],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035618927,0.0002905075,0.041710824,0.0008571161,0.00032337767,0.00028032096,0.03264251,0.67371064,0.13700625,0.0014002499,0.104043014,0.007379015],"study_design_scores_gemma":[0.0015863176,0.00011136938,0.009894211,0.00010457164,0.000011698359,0.000024753082,0.0002095371,0.912535,0.0719036,0.000035288485,0.0030502782,0.0005333488],"about_ca_topic_score_codex":0.0000624841,"about_ca_topic_score_gemma":0.00021472493,"teacher_disagreement_score":0.23882441,"about_ca_system_score_codex":0.0004536447,"about_ca_system_score_gemma":0.000043791984,"threshold_uncertainty_score":0.8754956},"labels":[],"label_agreement":null},{"id":"W2475562543","doi":"10.1109/ccece.1999.807249","title":"Fast 32-bit digital multiplier","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Adder; Multiplier (economics); Multiplexer; Arithmetic; 4-bit; Bit (key); Very-large-scale integration; Computer science; 8-bit; Carry (investment); 16-bit; Carry-save adder; Pairwise comparison; Mathematics; Computer hardware; Electronic engineering; Multiplexing; CMOS; Telecommunications; Engineering; Embedded system","score_opus":0.00425741540661895,"score_gpt":0.160103001178825,"score_spread":0.15584558577220606,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2475562543","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2897689,0.00012413607,0.04169086,0.000017074568,0.0007635941,0.00018023391,0.000008124583,0.0011149654,0.6663321],"genre_scores_gemma":[0.9914533,0.000010424871,0.0023747205,0.0000401018,0.0000477672,0.0000109871935,0.0000042361485,0.00004361122,0.006014836],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992909,0.000004049951,0.00014688217,0.00013231469,0.00012926811,0.00029660313],"domain_scores_gemma":[0.9996333,0.000022283135,0.000008219553,0.00023294683,0.000017337507,0.000085875494],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00004760515,0.00014942077,0.000113193,0.000065152584,0.00003313448,0.00008118138,0.00010708357,0.000063552056,0.0006446082],"category_scores_gemma":[0.000016178416,0.0001315622,0.000041790547,0.0001561582,0.000020391428,0.00041818497,0.000011925103,0.00010738636,0.0024265423],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000048284943,0.00063509255,0.08139232,0.000553348,0.00082131854,0.00022476265,0.0046348115,0.25009453,0.07590277,0.046798974,0.34142512,0.19746867],"study_design_scores_gemma":[0.002362396,0.000113897666,0.0049520787,0.000045063232,0.000027307377,0.00007265782,0.00037966404,0.088009454,0.16817567,0.00046087813,0.73367184,0.0017291125],"about_ca_topic_score_codex":0.0000012481385,"about_ca_topic_score_gemma":0.0000018120242,"teacher_disagreement_score":0.7016844,"about_ca_system_score_codex":0.000044519602,"about_ca_system_score_gemma":0.000009432692,"threshold_uncertainty_score":0.9983502},"labels":[],"label_agreement":null},{"id":"W2477896399","doi":"10.1109/asicon.2015.7516961","title":"DPALS: A dynamic programming-based algorithm for two-level approximate logic synthesis","year":2015,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"China Scholarship Council","keywords":"Computer science; Reduction (mathematics); Literal (mathematical logic); Adder; Algorithm; Logic synthesis; Set (abstract data type); Boolean function; Constraint (computer-aided design); Power–delay product; Logic optimization; Function (biology); Word error rate; Logic gate; Mathematics","score_opus":0.040717266837284535,"score_gpt":0.2636668748712247,"score_spread":0.22294960803394015,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2477896399","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002127796,0.00025574054,0.9928316,0.000083074665,0.0004536455,0.0009806961,0.000049935155,0.0015487266,0.0016688157],"genre_scores_gemma":[0.26996523,0.000006000401,0.72824174,0.00008351019,0.00008606488,0.0011115469,0.000031387157,0.000118782125,0.00035575937],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984058,0.000024164463,0.000330585,0.00031484046,0.00027013838,0.000654458],"domain_scores_gemma":[0.99906075,0.00015657699,0.00004419657,0.0004018579,0.00011982343,0.00021676645],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005253013,0.000329719,0.00034055515,0.00018875703,0.000062572646,0.00009633964,0.00031654583,0.00012589798,0.000044902146],"category_scores_gemma":[0.00006707685,0.00028214892,0.00011351986,0.00030146737,0.00005205465,0.00022821993,0.000026555486,0.00012589202,0.00017141836],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003039727,0.00016763237,0.000066321525,0.00031833057,0.00013694342,0.000015821894,0.00019610825,0.029730463,0.0007195121,0.000443147,0.0026758797,0.96549946],"study_design_scores_gemma":[0.0010250221,0.000106298015,0.000019351568,0.00003758937,0.0000466838,0.0000070746305,0.00008978948,0.98406696,0.010244778,0.00029197737,0.003625975,0.00043851323],"about_ca_topic_score_codex":0.000017355935,"about_ca_topic_score_gemma":0.00002263323,"teacher_disagreement_score":0.96506095,"about_ca_system_score_codex":0.00022386164,"about_ca_system_score_gemma":0.00007384109,"threshold_uncertainty_score":0.99996305},"labels":[],"label_agreement":null},{"id":"W2481610175","doi":"10.1142/s0218126616501498","title":"Modified Operand Decomposition Multiplication for High Performance Parallel Multipliers","year":2016,"lang":"en","type":"article","venue":"Journal of Circuits Systems and Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Nuclear Laboratories; Dalhousie University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Operand; Adder; Multiplier (economics); NAND logic; NAND gate; Arithmetic; Multiplication (music); Transistor; Computer science; Power consumption; Parallel computing; Power–delay product; Transistor count; Dissipation; Mathematics; Logic gate; Power (physics); Electronic engineering; Algorithm; Electrical engineering; Engineering; CMOS; Voltage; Physics","score_opus":0.01203397669710463,"score_gpt":0.21210459116316982,"score_spread":0.2000706144660652,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2481610175","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5567255,0.0003065656,0.441682,0.00004028666,0.0009519243,0.00022509963,0.0000043512377,0.000034357454,0.000029931014],"genre_scores_gemma":[0.9974236,0.00032048736,0.0018236319,0.000018114924,0.00033497583,0.000025042184,0.0000018481145,0.00002781579,0.000024513949],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989479,0.000022628872,0.00051182153,0.0001255744,0.00017739416,0.00021465734],"domain_scores_gemma":[0.9992981,0.00011855763,0.00018182084,0.00013601797,0.00015146197,0.000114045586],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029779266,0.00016154323,0.00030382242,0.00016349042,0.00008818696,0.00007177454,0.00016380042,0.00008172108,9.117466e-7],"category_scores_gemma":[0.000005723624,0.00011211953,0.00005675877,0.00007268572,0.000027542254,0.0005260271,0.000009902507,0.00007880257,0.000003618454],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000152336,0.00007235011,0.0025759875,0.00083414733,0.00038953827,0.000007692505,0.0009882567,0.666887,0.1201223,0.0013835591,0.002662859,0.20392397],"study_design_scores_gemma":[0.00996676,0.0007088893,0.030267354,0.0014387789,0.00008816204,0.00039358833,0.00008305454,0.9477278,0.006405898,0.00009122517,0.0021832236,0.0006452604],"about_ca_topic_score_codex":0.000003129872,"about_ca_topic_score_gemma":2.8673298e-7,"teacher_disagreement_score":0.4406981,"about_ca_system_score_codex":0.000109650384,"about_ca_system_score_gemma":0.000018946603,"threshold_uncertainty_score":0.45721018},"labels":[],"label_agreement":null},{"id":"W2486953319","doi":"10.1109/icecs.2001.957479","title":"Fast 32-bit digital multiplier","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor; Toronto Metropolitan University","funders":"","keywords":"Multiplier (economics); Adder; Arithmetic; 4-bit; Bit (key); Very-large-scale integration; 8-bit; Carry (investment); Pairwise comparison; Computer science; 16-bit; Propagation delay; Voltage; Mathematics; Electronic engineering; Computer hardware; Electrical engineering; CMOS; Engineering; Statistics","score_opus":0.007864621367539293,"score_gpt":0.15016073206669686,"score_spread":0.14229611069915757,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2486953319","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28998122,0.00027079327,0.018862247,0.000080935344,0.00077268196,0.00021159567,0.000014807092,0.001968762,0.68783695],"genre_scores_gemma":[0.9862273,0.000027424658,0.0010724582,0.00004928299,0.00011607228,0.000010378366,0.0000039022357,0.000043605145,0.012449614],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992811,0.0000021391836,0.00014915717,0.00013244369,0.0001407264,0.00029442104],"domain_scores_gemma":[0.99963105,0.000020467915,0.00000832689,0.00023958858,0.000014856195,0.000085727625],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000024028632,0.00014918382,0.00011328425,0.00007143283,0.000033642198,0.00008970562,0.00014428371,0.000063779364,0.0020670714],"category_scores_gemma":[0.00000693458,0.00013153127,0.000044066175,0.00015131719,0.000022197697,0.000497679,0.000024063764,0.00011311052,0.007072768],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012456016,0.00030048777,0.015073248,0.0002008333,0.00028645142,0.00010949394,0.0031413052,0.07314379,0.016495971,0.0015478892,0.5229157,0.36677238],"study_design_scores_gemma":[0.001081979,0.00006506738,0.0025485407,0.000026228558,0.000013258696,0.000029675108,0.00010761564,0.75215495,0.017727843,0.00005089165,0.22535343,0.00084049185],"about_ca_topic_score_codex":0.0000015782958,"about_ca_topic_score_gemma":0.000001644587,"teacher_disagreement_score":0.696246,"about_ca_system_score_codex":0.000041669657,"about_ca_system_score_gemma":0.0000016698446,"threshold_uncertainty_score":0.99884516},"labels":[],"label_agreement":null},{"id":"W2487721754","doi":"10.1017/cbo9780511998096.009","title":"Enhanced voltage driving schemes","year":2013,"lang":"en","type":"other","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"IGNIS Innovation (Canada)","funders":"","keywords":"Compensation (psychology); Overhead (engineering); Computer science; Scheme (mathematics); Voltage; Yield (engineering); Power consumption; Imperfect; Power (physics); Electronic engineering; Electrical engineering; Engineering; Materials science; Mathematics; Operating system","score_opus":0.004327362428007673,"score_gpt":0.18531696024103628,"score_spread":0.1809895978130286,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2487721754","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00029671157,0.0006873547,0.10797633,0.0000038159014,0.0010816215,0.00028600456,0.00000345205,0.0030513015,0.8866134],"genre_scores_gemma":[0.019043002,0.0003730623,0.004280405,0.000033888304,0.00053385744,0.00007371351,0.000015419393,0.0010903997,0.97455627],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989436,0.0000053154686,0.00019696273,0.00025290292,0.00019457567,0.00040661343],"domain_scores_gemma":[0.99933416,0.000017714332,0.000041615065,0.00050049747,0.000013749379,0.00009226742],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00004316508,0.00038847857,0.0003398306,0.00027288657,0.00002018542,0.000058343972,0.00030815796,0.00035972722,0.030571705],"category_scores_gemma":[0.000007945619,0.00034825614,0.00006947033,0.00014820887,0.000029173072,0.00012420164,0.00004433212,0.00026418947,0.010740154],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[1.9919193e-7,0.0000058243186,0.00001722694,0.0001547709,0.00008670126,0.0000022402646,0.000029598668,0.000059916467,0.0108788395,0.0004457955,0.98358244,0.0047364617],"study_design_scores_gemma":[0.00016919372,0.000010395638,0.000024091656,0.00021940922,0.000015428535,0.0000010580509,0.0000102334525,0.0043427874,0.028559031,0.00000928,0.96605885,0.00058022985],"about_ca_topic_score_codex":0.00003567498,"about_ca_topic_score_gemma":0.000031339285,"teacher_disagreement_score":0.10369593,"about_ca_system_score_codex":0.000058483492,"about_ca_system_score_gemma":0.000014233696,"threshold_uncertainty_score":0.99989694},"labels":[],"label_agreement":null},{"id":"W2511078284","doi":"10.1109/iscas.2016.7539121","title":"Generating voltage drop aware current budgets for RC power grids","year":2016,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation","keywords":"Computer science; Voltage drop; Grid; Power network design; Key (lock); Voltage; Process (computing); Task (project management); Metric (unit); Chip; Power (physics); Distributed computing; Computer engineering; Electronic engineering; Reliability engineering; Electrical engineering; Engineering; Systems engineering","score_opus":0.010856750523085346,"score_gpt":0.22579470829675857,"score_spread":0.21493795777367322,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2511078284","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15615606,0.000592017,0.83581585,0.00010512151,0.0031606578,0.00045531333,0.00004437647,0.0009950662,0.00267554],"genre_scores_gemma":[0.99426085,0.0000844372,0.0032363003,0.00006459261,0.00044725713,0.000113599504,0.000008755112,0.00008671173,0.0016974779],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99879515,0.000007932653,0.00028490013,0.000248413,0.0001761975,0.00048738116],"domain_scores_gemma":[0.9993872,0.00007666202,0.000027114866,0.00031977057,0.00007499745,0.00011428015],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016029854,0.00023900876,0.00019498762,0.00009607441,0.00009032467,0.00004522774,0.0002011639,0.00008086001,0.0004107251],"category_scores_gemma":[0.000031029784,0.00015916879,0.0000877276,0.00010854232,0.000024006906,0.00033143355,0.00003913177,0.00009252885,0.00035501065],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000024707837,0.000094217416,0.0028486245,0.00038745164,0.00014887085,0.000010304395,0.00062385906,0.004794061,0.5129821,0.0028270714,0.27726594,0.19799282],"study_design_scores_gemma":[0.0030171967,0.0002939951,0.0011052167,0.0003172234,0.00004904314,0.000013541573,0.00007685997,0.25142515,0.26344916,0.00030550052,0.4782887,0.0016584159],"about_ca_topic_score_codex":0.0000023731736,"about_ca_topic_score_gemma":0.0000063512794,"teacher_disagreement_score":0.8381048,"about_ca_system_score_codex":0.000116399315,"about_ca_system_score_gemma":0.000024303587,"threshold_uncertainty_score":0.64907146},"labels":[],"label_agreement":null},{"id":"W2516832665","doi":"10.1109/isvlsi.2016.84","title":"A Multi-accuracy-Level Approximate Memory Architecture Based on Data Significance Analysis","year":2016,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Memory controller; Discrete cosine transform; Static random-access memory; Memory refresh; Memory architecture; Computer hardware; Semiconductor memory; Memory map; Controller (irrigation); Computer memory; Artificial intelligence; Image (mathematics)","score_opus":0.044424055738677,"score_gpt":0.25076435013819537,"score_spread":0.20634029439951837,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2516832665","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01473506,0.00004682684,0.98040986,0.00026026132,0.0002172678,0.00034913683,0.00040119892,0.0008863911,0.002693978],"genre_scores_gemma":[0.9252509,0.000017287,0.07338127,0.00019850754,0.00008310686,0.000053439147,0.0000848381,0.00006752626,0.0008631448],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982228,0.000045970522,0.00032544252,0.0005761109,0.00034308012,0.00048659043],"domain_scores_gemma":[0.99732083,0.00031954065,0.000053653497,0.002121844,0.000036894224,0.00014721512],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000333754,0.0003343381,0.00036153558,0.00041700128,0.00006413719,0.0000504795,0.0009854467,0.000107517626,0.0007022472],"category_scores_gemma":[0.00011812618,0.0002121342,0.000105492014,0.0008220352,0.00006170787,0.00032253013,0.00007363539,0.00018192537,0.00031318722],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014143149,0.00027673523,0.002137297,0.00027891225,0.0013350174,0.0000538131,0.00035761416,0.6716501,0.19759583,0.00006356313,0.01273716,0.11337253],"study_design_scores_gemma":[0.0010076453,0.000031631545,0.0040522083,0.000044137283,0.00017045588,0.0000011885907,0.000017487908,0.958821,0.03304544,0.000008065524,0.0023077717,0.0004929694],"about_ca_topic_score_codex":0.000028601826,"about_ca_topic_score_gemma":0.000083609244,"teacher_disagreement_score":0.91051584,"about_ca_system_score_codex":0.00008931195,"about_ca_system_score_gemma":0.000040893134,"threshold_uncertainty_score":0.8650582},"labels":[],"label_agreement":null},{"id":"W2518439725","doi":"10.1109/tcsii.2016.2598581","title":"A Multiobjective Cooptimization of Buffer and Wire Sizes in High-Performance Clock Trees","year":2016,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Skew; Sizing; Clock skew; Power (physics); Timing failure; Reduction (mathematics); Power consumption; Computer science; Buffer (optical fiber); Mathematics; Jitter; Clock signal; Physics; Chemistry; Telecommunications","score_opus":0.008003476073644603,"score_gpt":0.18690877547468093,"score_spread":0.17890529940103633,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2518439725","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.70900154,0.00029551133,0.28863323,0.000014165754,0.00089925004,0.00058048783,0.00009805617,0.0002651973,0.00021254738],"genre_scores_gemma":[0.99850696,0.00054880016,0.0001087743,0.000008934832,0.00006548418,0.0002777178,0.0000022865675,0.00008120086,0.00039986416],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99818563,0.00008475778,0.0006189975,0.00038897447,0.00032537343,0.0003962679],"domain_scores_gemma":[0.999061,0.00019775183,0.0001064412,0.0004150808,0.00011861019,0.000101152335],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001900149,0.00034536698,0.00050640665,0.0004102723,0.000145953,0.0000337258,0.00019150671,0.00021889871,0.000025859703],"category_scores_gemma":[0.000007653101,0.00029031825,0.000055963224,0.00041877863,0.00011856449,0.00078687345,0.0000025666068,0.00020229984,0.000016732389],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008818757,0.00018793391,0.0007454284,0.0004953347,0.00014609155,0.000005716195,0.0026041712,0.7962181,0.17727329,0.000088050714,0.0001425524,0.02200513],"study_design_scores_gemma":[0.009534225,0.0011085991,0.018976443,0.004665343,0.0001614274,0.00008624861,0.00051486125,0.18458909,0.7772988,0.000017307655,0.0012229502,0.0018246861],"about_ca_topic_score_codex":0.00021946528,"about_ca_topic_score_gemma":0.00006478805,"teacher_disagreement_score":0.611629,"about_ca_system_score_codex":0.0002008846,"about_ca_system_score_gemma":0.000042453048,"threshold_uncertainty_score":0.9999549},"labels":[],"label_agreement":null},{"id":"W2522523640","doi":"10.11159/eee16.112","title":"An Area-Compact and High Power-Efficient Digital Buck Converter Using Nest-Loop Topology in 0.18um CMOS","year":2016,"lang":"en","type":"article","venue":"Proceedings of the World Congress on Electrical Engineering and Computer Systems and Science","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"Korea Electric Power Corporation; National Research Foundation of Korea; National Research Foundation","keywords":"CMOS; Topology (electrical circuits); Loop (graph theory); Power (physics); Buck converter; Computer science; Electronic engineering; Electrical engineering; Engineering; Physics; Mathematics","score_opus":0.006161328607073869,"score_gpt":0.1915234627791703,"score_spread":0.18536213417209643,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2522523640","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9966812,0.0002026659,0.001915392,0.000060456416,0.0008106616,0.00017917693,0.0000022440483,0.0000813064,0.000066901295],"genre_scores_gemma":[0.99978054,0.000013207487,0.000082697254,0.000013130871,0.00005230234,0.000004669675,5.4842054e-8,0.00001523332,0.000038157144],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987758,0.0000038878766,0.0002554565,0.0003271052,0.00023173979,0.00040604567],"domain_scores_gemma":[0.9995533,0.00007245688,0.00005394212,0.000112299276,0.00006220827,0.0001457587],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023370371,0.00020439409,0.00029498455,0.00035099834,0.000082846294,0.00022801307,0.00029473027,0.000049394745,6.134487e-7],"category_scores_gemma":[0.000017077824,0.0001267257,0.000019875439,0.00061292684,0.0001992385,0.00038253728,0.000051167874,0.00014698158,3.4777568e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021503506,0.00042217455,0.14700045,0.0012321196,0.00018105216,0.000031757943,0.0017050358,0.2414405,0.46079636,0.08889668,0.00066177757,0.05741705],"study_design_scores_gemma":[0.00037491845,0.00015059845,0.012089328,0.00032506313,0.0000050854687,0.00006275882,0.000008612751,0.98218364,0.004492876,0.00001399242,0.00008293487,0.00021018182],"about_ca_topic_score_codex":0.000015912652,"about_ca_topic_score_gemma":4.7798505e-7,"teacher_disagreement_score":0.74074316,"about_ca_system_score_codex":0.00007154783,"about_ca_system_score_gemma":0.00001697075,"threshold_uncertainty_score":0.51677245},"labels":[],"label_agreement":null},{"id":"W2525415380","doi":"10.1109/fpl.2016.7577342","title":"Measure twice and cut once: Robust dynamic voltage scaling for FPGAs","year":2016,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Field-programmable gate array; Computer science; Scaling; Process (computing); Calibration; Table (database); Measure (data warehouse); Reduction (mathematics); Power consumption; Power (physics); Embedded system; Computer hardware; Artificial intelligence; Algorithm; Data mining; Mathematics; Operating system","score_opus":0.010474032492467918,"score_gpt":0.20048859496444266,"score_spread":0.19001456247197474,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2525415380","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.33669037,0.00040606325,0.6581714,0.00012844849,0.00044663134,0.00035112302,0.000016407697,0.0006244905,0.0031650455],"genre_scores_gemma":[0.9913691,0.000082519204,0.006523739,0.00003873125,0.0000882979,0.000041791645,0.0000025286263,0.00006286365,0.0017903771],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99908096,0.0000071356726,0.00018812249,0.00021943342,0.00014796502,0.00035641226],"domain_scores_gemma":[0.9994886,0.00010814495,0.000019542618,0.00023186547,0.000054642103,0.00009719801],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022602131,0.00018550972,0.00017543732,0.00008230395,0.00006923904,0.00003992651,0.00013837116,0.0001053176,0.00007411501],"category_scores_gemma":[0.000037140475,0.00012836725,0.000042914966,0.00010483171,0.000037772115,0.0003374277,0.00002429775,0.00007819164,0.00007538588],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001454229,0.0000727441,0.0022699935,0.0010924826,0.00035774577,0.00002422274,0.0011640955,0.031951293,0.66455114,0.0027049822,0.023442177,0.27222368],"study_design_scores_gemma":[0.004458301,0.00018254481,0.0040397877,0.0006628907,0.00012739854,0.00005696344,0.00020894124,0.8610936,0.10237582,0.0006887797,0.024503874,0.0016011064],"about_ca_topic_score_codex":0.000006317959,"about_ca_topic_score_gemma":0.00003202011,"teacher_disagreement_score":0.8291423,"about_ca_system_score_codex":0.000096498174,"about_ca_system_score_gemma":0.000014987073,"threshold_uncertainty_score":0.52346647},"labels":[],"label_agreement":null},{"id":"W2527396726","doi":"10.11159/icnfa16.124","title":"PSPICE Analysis of CNFET Based Logic Circuits for Low Voltage Applications","year":2016,"lang":"en","type":"article","venue":"Proceedings of the World Congress on New Technologies","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"National Research Foundation of Korea; National Research Foundation","keywords":"Computer science; Logic gate; Electronic circuit; Electronic engineering; Voltage; Spice; Resistor–transistor logic; Logic family; Electrical engineering; Logic synthesis; Engineering","score_opus":0.012810693371530997,"score_gpt":0.22796700105418027,"score_spread":0.2151563076826493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2527396726","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8369526,0.002057171,0.09592017,0.017162522,0.0020222573,0.009659266,0.0006816105,0.014722536,0.020821836],"genre_scores_gemma":[0.996813,0.000054906002,0.0016557736,0.000031298867,0.00001869441,0.00033947453,0.0000012921627,0.000030419267,0.0010551184],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988422,0.0000014677621,0.00037065597,0.00026905656,0.0002268233,0.00028982182],"domain_scores_gemma":[0.99893147,0.00020483977,0.00025182992,0.000408001,0.00017545265,0.000028411983],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001552506,0.00021975556,0.00041861695,0.0009068813,0.00006351102,0.000022784556,0.0011790546,0.00013015376,0.00001269377],"category_scores_gemma":[0.00018899163,0.00013574363,0.00020104811,0.0021480133,0.00022901568,0.0001644139,0.00009188941,0.00012644326,0.0000049887803],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007285728,0.0001782894,0.0190555,0.0009057876,0.001457627,3.0345498e-7,0.00006066674,0.0029996713,0.7114681,0.088231236,0.018368237,0.15720175],"study_design_scores_gemma":[0.00056705886,0.000068838155,0.0011023973,0.0002715042,0.00036627997,2.6640575e-7,0.00006533591,0.0053644488,0.97956175,0.0057154326,0.006663632,0.00025307338],"about_ca_topic_score_codex":0.0000024051226,"about_ca_topic_score_gemma":0.000012289156,"teacher_disagreement_score":0.26809368,"about_ca_system_score_codex":0.000077565855,"about_ca_system_score_gemma":0.000022161788,"threshold_uncertainty_score":0.5535465},"labels":[],"label_agreement":null},{"id":"W2532345086","doi":"10.1109/icsict.2004.1435105","title":"Deep submicron embedded SRAM design issues","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Ansys (Canada)","funders":"","keywords":"Static random-access memory; Leakage (economics); Electronic engineering; Random access memory; Biasing; Leakage power; Computer science; Reduction (mathematics); Embedded system; Electrical engineering; Materials science; Engineering; Voltage; Transistor; Computer hardware","score_opus":0.010380679151541533,"score_gpt":0.2109577320006152,"score_spread":0.20057705284907368,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2532345086","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11534587,0.0013197992,0.8635347,0.00016721647,0.00079788576,0.00044755428,0.000001102794,0.0024038323,0.015982034],"genre_scores_gemma":[0.92434245,0.00013938181,0.074252866,0.000110828405,0.00015433539,0.000029569801,0.0000048688826,0.00007649082,0.0008892306],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989521,0.000014935497,0.00022273372,0.0001956176,0.000175396,0.0004392484],"domain_scores_gemma":[0.9994849,0.000023938272,0.00001568481,0.0003421853,0.000030740874,0.00010255359],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000143542,0.00022938216,0.00019396815,0.00011567779,0.000057573063,0.00006388319,0.00023610675,0.00011622349,0.00043218906],"category_scores_gemma":[0.000010203135,0.00020999649,0.00005139513,0.00023997141,0.00003265525,0.0003345488,0.00002181419,0.00015244396,0.0019849306],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016597282,0.000056028126,0.00010025152,0.000068107605,0.00007460433,0.00003591738,0.0015594468,0.92320853,0.057287026,0.0016158521,0.010928003,0.005049606],"study_design_scores_gemma":[0.0015348741,0.00018094796,0.00073493883,0.000051717656,0.000035555066,0.00003713582,0.00020852838,0.11363367,0.87092644,0.0018111877,0.009933198,0.0009118309],"about_ca_topic_score_codex":0.000028841809,"about_ca_topic_score_gemma":0.000016694521,"teacher_disagreement_score":0.8136394,"about_ca_system_score_codex":0.00014835146,"about_ca_system_score_gemma":0.000022197999,"threshold_uncertainty_score":0.9987921},"labels":[],"label_agreement":null},{"id":"W2533660477","doi":"10.1109/acssc.2006.354888","title":"Fixed-Width Multi-Level Recursive Multipliers","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Truncation (statistics); Bounded function; Discrete mathematics; Truncation error; Mathematics; Computer science; Algorithm; Arithmetic; Applied mathematics; Combinatorics; Statistics; Mathematical analysis","score_opus":0.015849574242348067,"score_gpt":0.19363393453487004,"score_spread":0.17778436029252198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2533660477","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4175734,0.00069714204,0.47522566,0.00018267798,0.0030039942,0.0009951297,0.00007782572,0.0038764833,0.09836768],"genre_scores_gemma":[0.9165706,0.00003092151,0.07754723,0.00007635975,0.00017475197,0.00003431955,0.000025524418,0.000074952244,0.005465336],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988663,0.000011637788,0.00025846367,0.00022365394,0.0001826336,0.0004573061],"domain_scores_gemma":[0.9994803,0.00004770146,0.000024799305,0.0003150391,0.000044780456,0.000087366985],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00009371425,0.00024071573,0.00018906679,0.000136821,0.00007152476,0.000038482853,0.00021357738,0.00012633344,0.00024875463],"category_scores_gemma":[0.000014395941,0.0002235235,0.00006963244,0.00024103171,0.000044535715,0.00026129888,0.00002664035,0.00018142277,0.0010341597],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059978764,0.0004510235,0.020667877,0.00031990025,0.00032169584,0.0001377303,0.0016645801,0.34069347,0.10535201,0.0074087954,0.47218978,0.050733164],"study_design_scores_gemma":[0.006079006,0.00014857195,0.11916048,0.00012558879,0.00008169942,0.000039550123,0.00036554446,0.47190398,0.31932852,0.00084096147,0.07930059,0.0026254968],"about_ca_topic_score_codex":0.00008697504,"about_ca_topic_score_gemma":0.000092613256,"teacher_disagreement_score":0.49899718,"about_ca_system_score_codex":0.000131867,"about_ca_system_score_gemma":0.000016256809,"threshold_uncertainty_score":0.99974364},"labels":[],"label_agreement":null},{"id":"W2534338631","doi":"10.1109/edtc.1994.326804","title":"Estimation of simultaneous switching power and ground noise of static CMOS combinational circuits","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Noise (video); Ground bounce; Heuristic; Computer science; CMOS; Digital electronics; Power (physics); Electronic circuit; Noise measurement; Electronic engineering; Noise power; Electrical engineering; Engineering; Artificial intelligence; Noise reduction; Transistor; Physics","score_opus":0.007982830741514619,"score_gpt":0.19397213120773676,"score_spread":0.18598930046622214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2534338631","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9282127,0.00011682758,0.0688582,0.000016490572,0.00009584756,0.0001413392,0.0000050135914,0.0000834921,0.0024701124],"genre_scores_gemma":[0.9982544,0.000020498868,0.0015840923,0.00001246438,0.0000052193686,0.0000036793751,0.0000037910377,0.000018929153,0.00009689611],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99929255,0.000009988136,0.00027413707,0.00009057701,0.00020959899,0.00012312386],"domain_scores_gemma":[0.9995365,0.00020742232,0.00004926555,0.00011675452,0.000052110143,0.000037903857],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000082971186,0.00010391454,0.00015696937,0.00011453755,0.000024089844,0.000013661955,0.00006752321,0.00004358446,0.00024498082],"category_scores_gemma":[0.000043927772,0.00010191232,0.000019633946,0.00014151938,0.00002635087,0.00032114008,0.000011239201,0.000068719,0.000015040326],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000002845288,0.00015143819,0.000530696,0.0005267072,0.0000872276,0.000008909062,0.0039747814,0.881024,0.033680774,0.0028933412,0.0002821187,0.076837175],"study_design_scores_gemma":[0.0004466207,0.00006548176,0.0017316341,0.00003864007,0.000012617115,0.0000088681745,0.00004812861,0.9920571,0.0051680906,0.00029081665,0.000017818127,0.000114180184],"about_ca_topic_score_codex":0.0000093193175,"about_ca_topic_score_gemma":0.0000013953129,"teacher_disagreement_score":0.11103311,"about_ca_system_score_codex":0.000033084867,"about_ca_system_score_gemma":0.0000045507186,"threshold_uncertainty_score":0.4155864},"labels":[],"label_agreement":null},{"id":"W2534437846","doi":"10.1109/iedm.1989.74316","title":"Scaling of BiCMOS digital circuit structures","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"BiCMOS; Scaling; Computer science; Power (physics); Electronic engineering; Digital electronics; Electrical engineering; Electronic circuit; Transistor; Engineering; Physics; Mathematics; Voltage","score_opus":0.00856390519725519,"score_gpt":0.17384628241167294,"score_spread":0.16528237721441774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2534437846","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8419466,0.00019657584,0.03049696,0.0000025650104,0.0004025624,0.00010342148,0.000006790214,0.00033632768,0.1265082],"genre_scores_gemma":[0.998747,0.0000095149035,0.0009552049,0.000011598339,0.000027721158,0.0000023945906,0.0000018760579,0.00002788734,0.00021680763],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99936575,0.0000049040177,0.00018841075,0.000098001874,0.00014057713,0.00020234073],"domain_scores_gemma":[0.9996855,0.00003245736,0.000016075139,0.00019274643,0.000022592829,0.000050615556],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00005189821,0.00011583468,0.0001351615,0.00008088487,0.000020184174,0.000035611087,0.00010668147,0.000056658617,0.0003235712],"category_scores_gemma":[0.000029866354,0.000100925696,0.00004144665,0.00017712497,0.000026037249,0.00024899855,0.000007832014,0.00007938176,0.000061033028],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002244227,0.00016828555,0.06062496,0.0011929567,0.00072543375,0.00005134107,0.003664771,0.32008216,0.22069988,0.25026098,0.017534187,0.1249726],"study_design_scores_gemma":[0.0011123788,0.00008020167,0.0070559927,0.00006010877,0.000033277654,0.00005074877,0.00033397047,0.016502941,0.9455803,0.008710228,0.019544328,0.0009355062],"about_ca_topic_score_codex":0.0000021309488,"about_ca_topic_score_gemma":5.585131e-7,"teacher_disagreement_score":0.72488046,"about_ca_system_score_codex":0.000024354444,"about_ca_system_score_gemma":0.000012400562,"threshold_uncertainty_score":0.41156304},"labels":[],"label_agreement":null},{"id":"W2534611489","doi":"10.1109/icm-02.2002.1161524","title":"Importance of on-chip inductance in designing RLC VLSI interconnects","year":2004,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"RLC circuit; Inductance; Very-large-scale integration; Repeater (horology); Interconnection; Chip; Electronic engineering; Computer science; Power network design; Electrical engineering; Engineering; Telecommunications; Capacitor; Voltage","score_opus":0.013463331892782487,"score_gpt":0.21069508753270025,"score_spread":0.19723175563991777,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2534611489","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97491354,0.00015678472,0.0108199855,0.000053620286,0.00029406854,0.000185708,0.000001472136,0.00023561165,0.013339222],"genre_scores_gemma":[0.98990697,0.00004411986,0.00976497,0.00013778011,0.000043325803,0.00002076126,0.0000022714175,0.000043780357,0.0000360467],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9988693,0.000012671997,0.00038464618,0.0002142214,0.00017427052,0.0003449094],"domain_scores_gemma":[0.9994851,0.000059455117,0.000043925076,0.00032571598,0.000024406567,0.000061421095],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020353799,0.00020105255,0.00025960774,0.00022241038,0.000018481842,0.000013724961,0.00023885835,0.000084980646,0.00006341029],"category_scores_gemma":[0.000036223584,0.00019062684,0.000041592666,0.000443929,0.000036050656,0.00028841608,0.000020602582,0.0002641527,0.00008628214],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009682444,0.00028262698,0.0457668,0.00051031634,0.00012071349,0.00020389132,0.0063428483,0.65048265,0.26578534,0.024162328,0.0015362444,0.0047094347],"study_design_scores_gemma":[0.002493058,0.0003251627,0.02741022,0.0008281309,0.000011331771,0.00002156144,0.0004236081,0.008362746,0.95261914,0.006464807,0.00017750476,0.00086276245],"about_ca_topic_score_codex":0.000027135335,"about_ca_topic_score_gemma":0.00013672278,"teacher_disagreement_score":0.68683374,"about_ca_system_score_codex":0.00018423721,"about_ca_system_score_gemma":0.000032778087,"threshold_uncertainty_score":0.7773537},"labels":[],"label_agreement":null},{"id":"W2535883936","doi":"10.1109/idt.2011.6123114","title":"RTL delay macro-modeling with V&lt;inf&gt;t&lt;/inf&gt; and V&lt;inf&gt;dd&lt;/inf&gt; variability","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Macro; Computer science; Power (physics); Algorithm; Physics; Programming language","score_opus":0.01248730839996599,"score_gpt":0.1870955458589126,"score_spread":0.17460823745894663,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2535883936","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7357738,0.0013159277,0.17249177,0.00016524548,0.0018432385,0.0021768387,0.00012858745,0.0033065362,0.08279803],"genre_scores_gemma":[0.9599428,0.00059001416,0.03559091,0.0003749553,0.00061368896,0.00029929666,0.00009195359,0.0005541589,0.0019421952],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99076957,0.0002798046,0.002237052,0.0022011402,0.0015841258,0.0029283366],"domain_scores_gemma":[0.99421984,0.00048500518,0.00037204658,0.003034752,0.00066405826,0.0012242956],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["metaepi_narrow","insufficient_payload"],"category_scores_codex":[0.002623383,0.002090729,0.0018926393,0.00078532676,0.0006835236,0.0004944959,0.0015801041,0.0011326664,0.002404965],"category_scores_gemma":[0.00024621078,0.0018465039,0.00041763007,0.0015015408,0.0005255506,0.0026124034,0.0006030994,0.0014319305,0.00114842],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0038592657,0.0036214527,0.056042463,0.0069780573,0.006951168,0.0017315809,0.031904522,0.45707497,0.25278825,0.073171385,0.066086546,0.039790362],"study_design_scores_gemma":[0.0072494326,0.0013335176,0.007775305,0.00066280994,0.0009084911,0.0005771053,0.0002707075,0.9080177,0.021832965,0.0022684818,0.042867362,0.0062361206],"about_ca_topic_score_codex":0.00022927187,"about_ca_topic_score_gemma":0.00064165314,"teacher_disagreement_score":0.45094275,"about_ca_system_score_codex":0.0007209409,"about_ca_system_score_gemma":0.0003774542,"threshold_uncertainty_score":0.9996293},"labels":[],"label_agreement":null},{"id":"W2536782295","doi":"10.1109/icm.2008.5393833","title":"Efficient techniques for realizing large-size signed multipliers in FPGAs","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Field-programmable gate array; Multiplier (economics); Sign (mathematics); Computer science; Parallel computing; Arithmetic; Embedded system; Mathematics","score_opus":0.010978692715079546,"score_gpt":0.21890005232841397,"score_spread":0.20792135961333444,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2536782295","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6198932,0.00020308391,0.35178512,0.00007329901,0.00034294685,0.0015540519,0.000018047744,0.0027342117,0.023396054],"genre_scores_gemma":[0.94787943,0.000038094608,0.051379807,0.00007244899,0.000057861456,0.00019213931,0.000005036939,0.00005990005,0.00031529053],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881464,0.000012150306,0.00029834404,0.00021694081,0.00015221257,0.0005057282],"domain_scores_gemma":[0.9994711,0.00014814096,0.000022192022,0.0002533499,0.00003336127,0.00007181361],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00028285128,0.00019524082,0.00022333497,0.00017891172,0.00008937528,0.000013654589,0.00016840253,0.00012093942,0.000045178458],"category_scores_gemma":[0.000060596245,0.00018447831,0.000065289,0.00029359796,0.00002973135,0.00008019317,0.000026008682,0.00012561768,0.000030972766],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026773216,0.000682291,0.0072583123,0.00082691445,0.00017319409,0.00017351123,0.009680351,0.5359444,0.36505154,0.005233074,0.061335023,0.0133736795],"study_design_scores_gemma":[0.0016502031,0.00010975983,0.0015742126,0.000077634344,0.000009891129,0.000015493577,0.0002584349,0.7130076,0.27042568,0.00006313757,0.012191811,0.00061610487],"about_ca_topic_score_codex":0.000028022288,"about_ca_topic_score_gemma":0.00002529823,"teacher_disagreement_score":0.32798624,"about_ca_system_score_codex":0.00016745747,"about_ca_system_score_gemma":0.000021241334,"threshold_uncertainty_score":0.7522807},"labels":[],"label_agreement":null},{"id":"W2537826370","doi":"10.1109/icm.2012.6471372","title":"Energy monitoring system for security and power management applications","year":2012,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Field-programmable gate array; Computer science; Energy (signal processing); Integrator; Electronic engineering; Capacitor; Mixed-signal integrated circuit; CMOS; Waveform; Power (physics); SIGNAL (programming language); Electrical engineering; Integrated circuit; Embedded system; Voltage; Engineering","score_opus":0.00597252401703625,"score_gpt":0.19739545306727288,"score_spread":0.19142292905023664,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2537826370","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.082424946,0.0025048573,0.8100452,0.000021283478,0.0015647911,0.00091846683,0.000011416695,0.0015054318,0.1010036],"genre_scores_gemma":[0.9939877,0.000063151914,0.00494339,0.0000055269484,0.0001915589,0.00053827453,0.000002301397,0.000025613434,0.00024249671],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9994741,0.0000035179337,0.00011408496,0.000091296395,0.0000714242,0.00024554078],"domain_scores_gemma":[0.99970305,0.00001825295,0.000010689443,0.00017398778,0.0000138697105,0.000080166676],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009203469,0.00009827423,0.00008480217,0.00005854253,0.000058371254,0.000022984159,0.00007058208,0.000039859675,0.000007676393],"category_scores_gemma":[3.4758793e-7,0.000092665934,0.00002024587,0.00008126246,0.000007743439,0.00019046497,0.000024810859,0.000030411891,0.000021624275],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003501028,0.00027197055,0.025477553,0.0061551603,0.0009929087,0.000004211408,0.0039311205,0.003215639,0.0109363105,0.8419375,0.017538194,0.089504436],"study_design_scores_gemma":[0.0018460677,0.00007260341,0.007812542,0.00018656655,0.00019984764,0.000031447267,0.0037259008,0.041550506,0.15030073,0.0005316703,0.7923023,0.0014398126],"about_ca_topic_score_codex":0.0000033043502,"about_ca_topic_score_gemma":3.933023e-7,"teacher_disagreement_score":0.91156274,"about_ca_system_score_codex":0.00006826129,"about_ca_system_score_gemma":0.0000011974608,"threshold_uncertainty_score":0.37788072},"labels":[],"label_agreement":null},{"id":"W2538045537","doi":"10.1109/icm.2008.5393844","title":"A novel approach for skew compensation in energy recovery clock distribution networks","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Skew; FLOPS; Timing failure; Clock skew; Digital clock manager; Computer science; Clock domain crossing; Compensation (psychology); Clock network; Electronic engineering; Synchronous circuit; Clock signal; Parallel computing; Jitter; Engineering; Telecommunications","score_opus":0.01562721621577264,"score_gpt":0.18236408076623287,"score_spread":0.16673686455046022,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2538045537","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.028401505,0.00014740364,0.9686223,0.000010669736,0.0002583924,0.00020913986,0.000015325182,0.00023132404,0.002103891],"genre_scores_gemma":[0.9810493,0.0001999838,0.017646383,0.000042483487,0.00014988743,0.00011387564,0.0005711856,0.000029874056,0.00019704222],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991991,0.0000087912995,0.0002434705,0.00016647171,0.00009846986,0.0002837217],"domain_scores_gemma":[0.99969494,0.000048261983,0.000024339502,0.00015926838,0.00003047134,0.00004272839],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000113960654,0.0001414737,0.0001649597,0.000068609486,0.00005794643,0.000015578315,0.000094920775,0.00012605329,0.000010797718],"category_scores_gemma":[0.000009362289,0.00014132832,0.000049362156,0.00026693728,0.00001810419,0.00023740603,0.000012805034,0.00009417752,0.0000044411518],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026850379,0.00005724294,0.00043256348,0.000026917813,0.000015729504,7.928514e-7,0.000040698695,0.9854909,0.0007658071,0.0035403236,0.00688212,0.0027200575],"study_design_scores_gemma":[0.00068002223,0.000037474318,0.0036578907,0.000009845384,0.0000047835474,0.000014178727,0.000008091376,0.9893706,0.0012896787,0.000043733253,0.0046873805,0.00019632503],"about_ca_topic_score_codex":0.000059035232,"about_ca_topic_score_gemma":0.00002470407,"teacher_disagreement_score":0.9526478,"about_ca_system_score_codex":0.00018555051,"about_ca_system_score_gemma":0.000016059363,"threshold_uncertainty_score":0.5763202},"labels":[],"label_agreement":null},{"id":"W2538186720","doi":"10.1109/lpe.1995.482461","title":"An ultra-low-power CMOS on-chip interconnect architecture","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Interconnection; Electrical engineering; Low-power electronics; Chip; Power (physics); Electronic engineering; Low voltage; Electronic circuit; Voltage; Engineering; Computer science; Power consumption; Telecommunications; Physics","score_opus":0.008320419144384248,"score_gpt":0.19093926243785925,"score_spread":0.182618843293475,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2538186720","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7711296,0.00015846481,0.011141578,0.00017738082,0.0010511866,0.00032891962,0.000011713029,0.0019628599,0.21403827],"genre_scores_gemma":[0.997229,0.000035194425,0.0009910803,0.00055442844,0.00018265977,0.000027494416,0.000006131444,0.00009983898,0.00087417144],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9985897,0.00003454816,0.0002678132,0.00033089225,0.0002463937,0.00053065363],"domain_scores_gemma":[0.99897957,0.0000844272,0.000020248164,0.00068704865,0.0000239833,0.00020472748],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000111209716,0.00034794473,0.00024882253,0.00021761478,0.000070061644,0.000082548344,0.0004126316,0.00015061664,0.0052486947],"category_scores_gemma":[0.000020745838,0.00028805327,0.000093819974,0.00026940793,0.00004401831,0.00028041433,0.000008870329,0.00044418944,0.0023508018],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012465396,0.0010005878,0.0017265318,0.00040028332,0.0005229079,0.0002567112,0.017591888,0.30979732,0.39961636,0.0049920767,0.12865739,0.13531329],"study_design_scores_gemma":[0.0030036655,0.001963792,0.0026106813,0.00032813885,0.000059737555,0.00018123137,0.000497061,0.16915277,0.7483447,0.0006607249,0.069968574,0.003228939],"about_ca_topic_score_codex":0.000006430494,"about_ca_topic_score_gemma":0.000015650156,"teacher_disagreement_score":0.34872833,"about_ca_system_score_codex":0.00007188121,"about_ca_system_score_gemma":0.0000048527572,"threshold_uncertainty_score":0.99995714},"labels":[],"label_agreement":null},{"id":"W2540646674","doi":"10.1109/icm.2008.5393800","title":"Library-free synthesis for area-delay minimization","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Netlist; Standard cell; Computer science; Delay calculation; Reduction (mathematics); Benchmark (surveying); Minification; Logic synthesis; Compiler; Logic gate; Computer engineering; Power–delay product; Process (computing); Computer architecture; Computer hardware; Embedded system; Integrated circuit; Propagation delay; Algorithm; Computer network; Mathematics; Adder; Telecommunications","score_opus":0.01397857558159385,"score_gpt":0.17061827095965454,"score_spread":0.1566396953780607,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540646674","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40982315,0.0005211243,0.4610656,0.0005641427,0.0012990733,0.0011279644,0.00009750217,0.0049954527,0.12050597],"genre_scores_gemma":[0.94611806,0.00035101527,0.050339755,0.000111012705,0.00015889462,0.00016267666,0.000022643726,0.000096079515,0.0026398713],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993354,0.0000063209136,0.00018096274,0.00013673653,0.00010720222,0.00023335751],"domain_scores_gemma":[0.9994323,0.00013417345,0.000016143918,0.00033633097,0.00001766165,0.00006334575],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000033624052,0.00014083492,0.00014273866,0.00010903664,0.00007302797,0.000022505128,0.00023494846,0.00008302374,0.0005236429],"category_scores_gemma":[0.000045978133,0.00012760056,0.000056345103,0.00017950231,0.000021693493,0.000546194,0.000024173996,0.000048513244,0.00009679363],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047261372,0.000066747685,0.0041690194,0.0001881228,0.00012610605,0.000020782247,0.00047053394,0.060460165,0.0017250848,0.0020004192,0.92061377,0.010112006],"study_design_scores_gemma":[0.0011492075,0.0000938355,0.0026396522,0.00008569765,0.000053534608,0.000052766118,0.00004835143,0.650133,0.2495979,0.0006556144,0.09464248,0.0008479103],"about_ca_topic_score_codex":0.0000019567879,"about_ca_topic_score_gemma":0.0000014760486,"teacher_disagreement_score":0.82597125,"about_ca_system_score_codex":0.000022089846,"about_ca_system_score_gemma":0.000017946537,"threshold_uncertainty_score":0.57335234},"labels":[],"label_agreement":null},{"id":"W2540781592","doi":"10.1109/icece.2006.355311","title":"Signed Booth Multiplier using Redundant-Binary-Number System","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"Adder; Binary number; Arithmetic; Multiplier (economics); NAND logic; Booth's multiplication algorithm; Mathematics; Computer science; NAND gate; Algorithm; Logic gate","score_opus":0.006553395692473006,"score_gpt":0.1899099357003426,"score_spread":0.18335654000786958,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540781592","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84361184,0.00014774293,0.05883867,0.00001145735,0.0009976901,0.00034524174,0.000006911293,0.0020764386,0.09396403],"genre_scores_gemma":[0.9806034,0.0000028006139,0.01590315,0.000015642092,0.0002928447,0.000016429973,0.000008795007,0.00010356711,0.0030533662],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99860007,0.000021749765,0.00037168115,0.0002503222,0.00024861097,0.00050758384],"domain_scores_gemma":[0.99942255,0.000033454966,0.00003620778,0.00038253856,0.00004216698,0.00008305528],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00014386074,0.000278818,0.00026601838,0.00010512683,0.00011797747,0.000077450095,0.00018481589,0.00014174003,0.00028938582],"category_scores_gemma":[0.000003049599,0.0002577814,0.00007747399,0.0002793193,0.000036137142,0.000348253,0.000034946443,0.00014312455,0.00092745724],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003737179,0.00010478834,0.006465493,0.00072833686,0.00013657492,0.0001750708,0.00034673253,0.43763855,0.5123636,0.0051275096,0.03610292,0.000773047],"study_design_scores_gemma":[0.0010195272,0.000027641487,0.0016129358,0.00014290522,0.00004807132,0.00009845365,0.00016492371,0.931891,0.054889847,0.000029878742,0.00931486,0.00075991073],"about_ca_topic_score_codex":0.00023094752,"about_ca_topic_score_gemma":0.000012832066,"teacher_disagreement_score":0.49425247,"about_ca_system_score_codex":0.00034798868,"about_ca_system_score_gemma":0.000022842158,"threshold_uncertainty_score":0.9999874},"labels":[],"label_agreement":null},{"id":"W2540842776","doi":"10.1109/edssc.2005.1635284","title":"A Dynamic Voltage Scaling Controller for Maximum Energy Saving Across Full Range of Load Conditions","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Dynamic voltage scaling; Standby power; Complex programmable logic device; Controller (irrigation); Voltage; Pulse-width modulation; Computer science; Range (aeronautics); Power (physics); Scaling; Energy (signal processing); Battery (electricity); Maximum power principle; Control theory (sociology); Electrical engineering; Embedded system; Engineering; Physics; Control (management); Mathematics","score_opus":0.004855026125414431,"score_gpt":0.21811543148668094,"score_spread":0.2132604053612665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540842776","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3315702,0.0004873945,0.6635351,0.00002160902,0.0003497058,0.0003081301,0.0001894995,0.00041906664,0.0031192994],"genre_scores_gemma":[0.9957579,0.000018654375,0.0027836554,0.000041054038,0.0000791565,0.00012917221,0.00004169845,0.00006488357,0.0010838619],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99866927,0.000010651751,0.00043478422,0.00019820635,0.00019669525,0.0004903764],"domain_scores_gemma":[0.99938357,0.00016029374,0.00005883506,0.0002222784,0.00012007018,0.0000549648],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00023767691,0.00021794508,0.00034171788,0.000093752766,0.00011327061,0.000042554897,0.0001682365,0.00012505407,0.000110218505],"category_scores_gemma":[0.000019105992,0.00021003751,0.00014963676,0.00019247935,0.0000616407,0.00023817412,0.000023560457,0.000085418455,0.000024310324],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019329587,0.00018081743,0.0010364121,0.0005228376,0.00029470585,0.0000136150375,0.00058359385,0.2713043,0.6991171,0.0075300313,0.010072104,0.009151181],"study_design_scores_gemma":[0.0044192937,0.00007788914,0.0025203687,0.000090571324,0.00005773279,0.000012073309,0.00016098161,0.9646373,0.019763295,0.002044473,0.005679783,0.0005362349],"about_ca_topic_score_codex":0.0002025097,"about_ca_topic_score_gemma":0.00055767165,"teacher_disagreement_score":0.69333297,"about_ca_system_score_codex":0.00016421384,"about_ca_system_score_gemma":0.000023564988,"threshold_uncertainty_score":0.85650814},"labels":[],"label_agreement":null},{"id":"W2540933070","doi":"10.1109/icsict.2004.1436833","title":"Power management for modern VLSI loads using dynamic voltage scaling","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Very-large-scale integration; CMOS; Electronic engineering; Clock rate; Power management; Computer science; Electrical engineering; Dynamic demand; Voltage; Low-power electronics; Dynamic voltage scaling; Chip; Engineering; Power (physics); Power consumption; Physics","score_opus":0.00788154448737338,"score_gpt":0.22457441214488497,"score_spread":0.21669286765751158,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2540933070","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22775604,0.00023018548,0.7588561,0.000027089058,0.0003635176,0.0003994018,0.0000054742704,0.0005762849,0.011785872],"genre_scores_gemma":[0.92953765,0.000030002046,0.06835262,0.00011072248,0.00007846845,0.00003291868,0.0000070580454,0.0000906655,0.0017598957],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987642,0.000004585306,0.00028660535,0.00024856313,0.0001901941,0.00050582935],"domain_scores_gemma":[0.99951214,0.000020576941,0.000023433053,0.0003320275,0.000029227853,0.00008258488],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016316387,0.00023720608,0.00018839639,0.00018486872,0.00008947185,0.00006754435,0.00021278996,0.00008750282,0.00019017165],"category_scores_gemma":[0.0000026093112,0.00023395328,0.00008820987,0.00016122541,0.000018622666,0.00039272915,0.000047058493,0.00010491798,0.00014253039],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015746245,0.000045215987,0.000077440316,0.00021348428,0.00014867706,0.0000076191495,0.0004119195,0.9273169,0.028458433,0.00095600926,0.0016286266,0.04071991],"study_design_scores_gemma":[0.00054990995,0.000015551057,0.00012100938,0.000037604692,0.000029597422,0.000004492191,0.00005487227,0.98371315,0.00586731,0.00017464094,0.009099812,0.0003320224],"about_ca_topic_score_codex":0.0000028802567,"about_ca_topic_score_gemma":0.0000071566747,"teacher_disagreement_score":0.70178163,"about_ca_system_score_codex":0.0002832545,"about_ca_system_score_gemma":0.0000075007492,"threshold_uncertainty_score":0.9540338},"labels":[],"label_agreement":null},{"id":"W2542643947","doi":"10.1109/acssc.2006.354762","title":"16-bit Binary Multiplication Using High Radix Analog Digits","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary; University of Windsor","funders":"","keywords":"Adder; Multiplier (economics); Binary number; Arithmetic; Multiplication (music); Computer science; Radix (gastropod); Electronic engineering; Mathematics; Engineering; Telecommunications; Latency (audio)","score_opus":0.008229763807210843,"score_gpt":0.1918770252716532,"score_spread":0.18364726146444235,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2542643947","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93490857,0.00026908377,0.05339093,0.000030294494,0.00038279785,0.00019346019,0.000006881919,0.0011095367,0.009708429],"genre_scores_gemma":[0.994415,0.000028862707,0.004689069,0.000028990502,0.00020569406,0.000013476881,0.000049711165,0.000054372238,0.00051483413],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991196,0.0000083203495,0.00024361759,0.00017466706,0.00014581419,0.00030802298],"domain_scores_gemma":[0.999565,0.000027520819,0.000021671256,0.00029932018,0.000030201687,0.00005630935],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006316131,0.00018257683,0.00015149126,0.00016229338,0.00006240533,0.000052425283,0.00014359894,0.00009697719,0.000100539335],"category_scores_gemma":[0.0000033023227,0.00017725313,0.000040367206,0.0003525489,0.000024989178,0.00043169642,0.000019069343,0.00010427533,0.00020772366],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008629518,0.0000774412,0.006892301,0.00011999044,0.000056347257,0.000014009277,0.000070428025,0.7632764,0.19157149,0.0012740474,0.028719455,0.007919473],"study_design_scores_gemma":[0.0006087318,0.000031039923,0.025884075,0.000033719647,0.00002635369,0.000015736721,0.0000140001985,0.84859526,0.113813296,0.00025742842,0.010174908,0.00054543465],"about_ca_topic_score_codex":0.00020347802,"about_ca_topic_score_gemma":0.000025299469,"teacher_disagreement_score":0.085318886,"about_ca_system_score_codex":0.00020973428,"about_ca_system_score_gemma":0.000011209923,"threshold_uncertainty_score":0.72281724},"labels":[],"label_agreement":null},{"id":"W2546158081","doi":"10.1109/icm.2008.5393838","title":"Gate level static power estimation in UDSM processes","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Spice; Logic gate; Transistor; Computer science; Electronic engineering; Dissipation; Estimator; Pass transistor logic; Leakage (economics); OR gate; Power (physics); AND gate; Algorithm; Electrical engineering; Engineering; Mathematics; Voltage; Physics","score_opus":0.02401817823495249,"score_gpt":0.21454707002252,"score_spread":0.1905288917875675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2546158081","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8951161,0.00011585532,0.092234604,0.00005277656,0.00016981376,0.00019490912,0.0000035664075,0.00045669178,0.011655688],"genre_scores_gemma":[0.98737186,0.00007041489,0.011769874,0.000048273174,0.000008899375,0.000026106505,0.000005843406,0.000028258995,0.0006704628],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993124,0.000006433108,0.00019973378,0.000110746616,0.00014678921,0.00022390568],"domain_scores_gemma":[0.9997407,0.000037155733,0.0000148101535,0.00013230939,0.00003442901,0.000040551156],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006910761,0.00012246282,0.00011975542,0.00013752906,0.000030936113,0.000014784677,0.00009221632,0.00004460723,0.00019950145],"category_scores_gemma":[0.00003896874,0.000111081,0.00001211896,0.00036493957,0.000021854472,0.0004424607,0.000009428321,0.00009231762,0.00040360467],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017285207,0.000114585506,0.0074974154,0.00072800036,0.000041352596,0.000094311086,0.0068370025,0.96188986,0.00318613,0.000391245,0.015636485,0.003566347],"study_design_scores_gemma":[0.0013450707,0.00010820279,0.062777005,0.00015447954,0.000010448122,0.00006850482,0.00015691566,0.8856174,0.046384573,0.00055304135,0.002045471,0.0007788875],"about_ca_topic_score_codex":0.000019360397,"about_ca_topic_score_gemma":0.000029219556,"teacher_disagreement_score":0.09225577,"about_ca_system_score_codex":0.00006475933,"about_ca_system_score_gemma":0.000046511523,"threshold_uncertainty_score":0.5187656},"labels":[],"label_agreement":null},{"id":"W2546334883","doi":"10.1109/icm.2009.5418675","title":"Implementation of large size multipliers using ternary adders and higher order compressors","year":2009,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Adder; Stratix; Operand; Ternary operation; Field-programmable gate array; Computer science; Parallel computing; Reduction (mathematics); Arithmetic; Gas compressor; Carry-save adder; Ripple; Algorithm; Computer hardware; Mathematics; Engineering; Electrical engineering; Telecommunications","score_opus":0.009728481475427646,"score_gpt":0.26510668258885456,"score_spread":0.2553782011134269,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2546334883","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9898317,0.00012088818,0.00765165,0.00004087527,0.00017072055,0.0001684429,0.000008286056,0.00015642967,0.0018510338],"genre_scores_gemma":[0.9857127,0.000027002397,0.014025544,0.000106551706,0.000028068609,0.0000021059468,0.000003851592,0.000018393868,0.00007580191],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.9993539,0.000009370106,0.00019219394,0.00011051881,0.00011657785,0.00021747749],"domain_scores_gemma":[0.9997538,0.000027856657,0.000028577158,0.00011843937,0.000024984049,0.00004639212],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006267297,0.00012078564,0.0001338471,0.00006382513,0.000035631383,0.000014277162,0.00006468814,0.000045835135,0.0004889863],"category_scores_gemma":[0.0000022375402,0.000114085095,0.000020042045,0.00013278566,0.000019202267,0.00024403985,0.0000141423625,0.00006188295,0.000004902158],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010374217,0.00029485344,0.11587656,0.00036305055,0.00051895896,0.0000293304,0.005841067,0.09033015,0.7185434,0.0018933791,0.019432357,0.04677314],"study_design_scores_gemma":[0.00643041,0.00028296234,0.47499287,0.00008041233,0.00010734185,0.00001027621,0.0021442669,0.3399979,0.16961002,0.00012740381,0.005238565,0.0009775868],"about_ca_topic_score_codex":0.00005501774,"about_ca_topic_score_gemma":0.000011697437,"teacher_disagreement_score":0.5489334,"about_ca_system_score_codex":0.000028893284,"about_ca_system_score_gemma":0.000007440686,"threshold_uncertainty_score":0.53540576},"labels":[],"label_agreement":null},{"id":"W2547744286","doi":"10.1109/ccece.2016.7726833","title":"Fast simulation-based verification of RC power grids","year":2016,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Waveform; Computer science; Grid; Voltage; Transient (computer programming); Voltage drop; Power (physics); Power integrity; Electronic engineering; Envelope (radar); Electrical engineering; Engineering; Signal integrity; Interconnection; Telecommunications","score_opus":0.007442354324255563,"score_gpt":0.20239239137316967,"score_spread":0.19495003704891412,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2547744286","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.39862823,0.000026513486,0.58925,0.000082640865,0.0003661034,0.00014667033,0.000009956889,0.00039419506,0.011095647],"genre_scores_gemma":[0.99814093,0.0000037672203,0.0014169596,0.000020867396,0.000028119946,0.000007659349,0.000003394372,0.000022509867,0.00035578874],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99943954,0.000007843249,0.00018805344,0.00009669286,0.00013666047,0.00013123371],"domain_scores_gemma":[0.9994971,0.000119783734,0.000023930234,0.0002648827,0.00005827969,0.000036001882],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007883225,0.00009055891,0.00009379026,0.00008723256,0.000015976564,0.000006802619,0.00009762668,0.00005430869,0.00073858997],"category_scores_gemma":[0.000024523339,0.00006279633,0.000031918276,0.00013824845,0.00002477534,0.00017642877,0.0000049256005,0.000029681272,0.00028615276],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001892135,0.00003808085,0.004938142,0.00004802926,0.000027889015,6.178279e-7,0.00014014659,0.7674468,0.2140499,0.0010426881,0.0016454265,0.010603339],"study_design_scores_gemma":[0.0009583311,0.00008086662,0.0215843,0.000060011247,0.000011748939,2.2876318e-7,0.000018552571,0.58503544,0.38440633,0.00006110004,0.007481678,0.00030142305],"about_ca_topic_score_codex":0.0000027269293,"about_ca_topic_score_gemma":0.000001179876,"teacher_disagreement_score":0.5995127,"about_ca_system_score_codex":0.000048155758,"about_ca_system_score_gemma":0.00001613764,"threshold_uncertainty_score":0.80870426},"labels":[],"label_agreement":null},{"id":"W2574936453","doi":"10.1109/tcad.2017.2651807","title":"Accelerated and Reliable Analog Circuits Yield Analysis Using SMT Solving Techniques","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Parametric statistics; Algorithm; Solver; Computation; Monte Carlo method; Process variation; Ranking (information retrieval); Process (computing); Mathematical optimization; Mathematics; Artificial intelligence; Statistics","score_opus":0.055651984135343426,"score_gpt":0.250828936756482,"score_spread":0.19517695262113857,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2574936453","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14082819,0.00037923103,0.8567381,0.0000052936907,0.000806036,0.000554841,0.00004509185,0.00039897978,0.00024425206],"genre_scores_gemma":[0.99675876,0.0004291778,0.0025441993,0.00001547582,0.00007309627,0.000045102875,0.0000050529343,0.00006907905,0.00006007379],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99774665,0.00010724383,0.000826038,0.00053816196,0.00031179335,0.0004700932],"domain_scores_gemma":[0.9982193,0.00020516106,0.00028486887,0.00078038604,0.000320181,0.0001901002],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00063039677,0.0004897595,0.0009491881,0.0009883469,0.00063211686,0.0006294208,0.0004171744,0.00034734895,0.000019766641],"category_scores_gemma":[0.000011262427,0.00045155504,0.00014563506,0.00071740575,0.00015059231,0.0007108955,0.000004489921,0.00047866488,0.0000035244968],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025557803,0.00012371308,0.0005727307,0.0004335342,0.0021621336,0.00004457552,0.0006182882,0.7448254,0.20018545,0.000057323774,0.00030050366,0.05065079],"study_design_scores_gemma":[0.00037610193,0.00026223526,0.00036008714,0.00072630966,0.00047146805,0.00006112932,0.00009268413,0.9088955,0.088207126,0.000012715029,0.00004011543,0.0004945126],"about_ca_topic_score_codex":0.0008793509,"about_ca_topic_score_gemma":0.000026015046,"teacher_disagreement_score":0.85593057,"about_ca_system_score_codex":0.00015353029,"about_ca_system_score_gemma":0.000078952566,"threshold_uncertainty_score":0.99979365},"labels":[],"label_agreement":null},{"id":"W2578985517","doi":"10.1109/tvlsi.2016.2643639","title":"Design of Power and Area Efficient Approximate Multipliers","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":393,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Multiplier (economics); Approximation error; Lagrange multiplier; Approximation algorithm; Approximation theory; Computer science; Mathematics; Stochastic computing; Mathematical optimization; Algorithm; Arithmetic; Computation","score_opus":0.01452232133591159,"score_gpt":0.21688368699606833,"score_spread":0.20236136566015675,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2578985517","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14809783,0.00012203768,0.84748054,0.000015015334,0.0024942665,0.0007327283,0.000100653684,0.00025503343,0.000701901],"genre_scores_gemma":[0.998154,0.00007380031,0.0012010938,0.000008342405,0.0000347901,0.00016620394,0.0000056164104,0.000062644074,0.0002935031],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99826723,0.00007865659,0.00055006094,0.00034350232,0.00037401885,0.00038651435],"domain_scores_gemma":[0.9986906,0.000096076896,0.00016493909,0.0007558634,0.00015668431,0.00013583548],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00050984067,0.00034106476,0.00042008277,0.00029599975,0.0004633869,0.00020538623,0.00029222327,0.00022223566,0.000041861014],"category_scores_gemma":[0.000011815858,0.0003050297,0.00010178883,0.00015299387,0.00012606647,0.00044190805,0.0000024176704,0.0003245571,0.000055310775],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000114677205,0.00022067162,0.00006663552,0.00020793818,0.00014197791,0.00000562109,0.0023319148,0.9388934,0.05565817,0.00007262798,0.00043872985,0.0018476458],"study_design_scores_gemma":[0.00093300024,0.00012363476,0.0001799693,0.0003059511,0.00004731027,0.000017367216,0.00072904635,0.88579303,0.11135801,0.0000043910622,0.00018401619,0.00032424545],"about_ca_topic_score_codex":0.000037884965,"about_ca_topic_score_gemma":0.000023776507,"teacher_disagreement_score":0.8500562,"about_ca_system_score_codex":0.0001551356,"about_ca_system_score_gemma":0.000034265093,"threshold_uncertainty_score":0.99994016},"labels":[],"label_agreement":null},{"id":"W2583734379","doi":"10.1016/j.compeleceng.2012.12.012","title":"Introduction to Special issue on Recent Advanced Technologies and Theories for Grid and Cloud Computing","year":2013,"lang":"en","type":"article","venue":"Computers & Electrical Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Multiplier (economics); Scalability; Computer science; Multiplication (music); Operand; Encoder; Arithmetic; Mathematics; Algorithm; Computer hardware","score_opus":0.0028415468003475833,"score_gpt":0.18092848919419252,"score_spread":0.17808694239384493,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2583734379","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21498382,0.00090812583,0.76903605,0.0021631543,0.008960907,0.0013151577,0.0000033341798,0.0025145134,0.00011490481],"genre_scores_gemma":[0.72095054,0.0011926465,0.22646159,0.00026827812,0.050537873,0.00026062832,0.000021542863,0.0002457438,0.00006117481],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989175,0.0000063399557,0.00021769742,0.00031518165,0.000105678315,0.0004376109],"domain_scores_gemma":[0.99950427,0.00017230478,0.000020236543,0.0001710688,0.00004523085,0.00008691494],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0000948211,0.00024393892,0.00026790917,0.00024542387,0.00008046406,0.00009629989,0.00013482779,0.00009418666,0.000006563797],"category_scores_gemma":[0.00010831641,0.00024025269,0.00002419728,0.00040967384,0.000024452404,0.00016754966,0.00006156435,0.00024080137,0.000016539545],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002197419,0.000012659306,0.000013078751,0.000085655716,0.000034330464,0.0000012822672,0.00021176337,0.25350538,0.008061642,0.0020719853,0.034224983,0.7017553],"study_design_scores_gemma":[0.00054140715,0.00048311776,0.00047925644,0.0000628028,0.000012424063,0.000018914183,0.00003961906,0.7619582,0.024768902,0.00021446962,0.2109052,0.0005156928],"about_ca_topic_score_codex":8.3181e-7,"about_ca_topic_score_gemma":1.6967218e-7,"teacher_disagreement_score":0.7012396,"about_ca_system_score_codex":0.00011805988,"about_ca_system_score_gemma":0.0000050826693,"threshold_uncertainty_score":0.979722},"labels":[],"label_agreement":null},{"id":"W2586049422","doi":"10.1109/cicc.2000.852699","title":"Dynamic current mode logic (DyCML), a new low-power high-performance logic family","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Pass transistor logic; Logic family; Current-mode logic; Adder; Logic gate; Electronic engineering; Integrated injection logic; Dynamic logic (digital electronics); Computer science; Logic level; CMOS; Very-large-scale integration; Emitter-coupled logic; Electronic circuit; Logic optimization; Resistor–transistor logic; Logic synthesis; Electrical engineering; Transistor; Engineering; Voltage; Digital electronics","score_opus":0.015925603290061527,"score_gpt":0.2187196511682406,"score_spread":0.20279404787817906,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2586049422","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.88062096,0.0061828103,0.080080226,0.00019732765,0.0036851189,0.0007047782,0.000021061533,0.0029320817,0.025575621],"genre_scores_gemma":[0.9887843,0.0026684732,0.004973457,0.00035179162,0.00014994665,0.00005449927,0.000021298543,0.00013807074,0.0028581321],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969941,0.000030256997,0.0006666838,0.00060221844,0.0005584807,0.0011482618],"domain_scores_gemma":[0.9985354,0.000052406624,0.00007605512,0.0009046722,0.000070179,0.00036128564],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0001434819,0.00068944605,0.0005507424,0.00034997624,0.00014345872,0.00011365098,0.0007226591,0.0002509884,0.002114678],"category_scores_gemma":[0.000015255149,0.0005974274,0.00014295721,0.0007281996,0.00008607965,0.00081442547,0.00010664359,0.00064901204,0.0065535754],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000069926245,0.0006969633,0.0016059704,0.0008903421,0.00031171044,0.00009528655,0.001798281,0.6674098,0.028829217,0.0055740597,0.17895672,0.11376175],"study_design_scores_gemma":[0.0014368243,0.00024200966,0.0046016485,0.00017768792,0.00004422784,0.000025020914,0.00003968063,0.9795601,0.0024534496,0.0007037393,0.009420585,0.0012950351],"about_ca_topic_score_codex":0.00003471458,"about_ca_topic_score_gemma":0.000014555576,"teacher_disagreement_score":0.31215033,"about_ca_system_score_codex":0.00036867693,"about_ca_system_score_gemma":0.000038173544,"threshold_uncertainty_score":0.99964774},"labels":[],"label_agreement":null},{"id":"W2587004282","doi":"10.1109/icm.2016.7847896","title":"Comparative study on bus-coding schemes and improvement on SINV coding","year":2016,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"Cadence; Coding (social sciences); Power consumption; Computer science; Power saving; Linear network coding; Power (physics); Electronic engineering; Mathematics; Computer network; Engineering; Statistics; Physics","score_opus":0.028706043305612907,"score_gpt":0.25662750126058237,"score_spread":0.22792145795496946,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2587004282","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9848562,0.000021438937,0.004648421,0.000071486,0.0002744591,0.00044688565,0.0000029947641,0.00032351163,0.009354604],"genre_scores_gemma":[0.9991407,0.000021904922,0.00022281503,0.00006690647,0.000066497574,0.000037346614,5.3069544e-7,0.000025282161,0.00041801462],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99906576,0.000014551725,0.00019698145,0.00024276144,0.00020482334,0.00027512238],"domain_scores_gemma":[0.9995309,0.00012592833,0.000024882082,0.000221414,0.000024029574,0.00007282648],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015590545,0.0002139757,0.00022536847,0.00012319101,0.000085249885,0.000048593163,0.00010289173,0.0000376692,0.000079682184],"category_scores_gemma":[0.000009405261,0.00013686868,0.00002186344,0.00010064511,0.000027947422,0.00020163106,0.000035791378,0.0001008998,0.00019774624],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015788448,0.00057046395,0.010890591,0.00010860555,0.0004907559,0.000025835412,0.00586446,0.0013613203,0.93074846,0.00797967,0.0077732657,0.034028698],"study_design_scores_gemma":[0.0031013663,0.0019232411,0.008901145,0.00025037327,0.00003038092,0.000002066695,0.0018094952,0.00957231,0.9719036,0.000059989048,0.0017885029,0.00065748487],"about_ca_topic_score_codex":0.0000039723122,"about_ca_topic_score_gemma":0.0000055781866,"teacher_disagreement_score":0.041155193,"about_ca_system_score_codex":0.00012387207,"about_ca_system_score_gemma":0.000006632079,"threshold_uncertainty_score":0.55813426},"labels":[],"label_agreement":null},{"id":"W2589986623","doi":"10.1109/tc.2017.2672976","title":"Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":292,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Science Foundation of Jiangsu Province; National Natural Science Foundation of China; National Science Foundation","keywords":"Booth's multiplication algorithm; Encoder; Computer science; Multiplier (economics); Algorithm; Radix (gastropod); Approximation error; Arithmetic; Error detection and correction; Adder; Mathematics","score_opus":0.03194913396190989,"score_gpt":0.2487956558079305,"score_spread":0.2168465218460206,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2589986623","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022968918,0.000024544031,0.97290564,0.000038438317,0.002817429,0.00074230775,0.00002593902,0.00038779664,0.000088976485],"genre_scores_gemma":[0.88109535,0.000016372582,0.11866273,0.000028236838,0.000063823565,0.000038137056,0.000001933395,0.000070012786,0.000023423047],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99867916,0.000027528751,0.00038268563,0.0002900117,0.00019469034,0.00042591465],"domain_scores_gemma":[0.9988526,0.00021232298,0.0001232851,0.0006470141,0.00005553773,0.000109216635],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00025126804,0.0002911234,0.00037450186,0.00020905284,0.00048646258,0.000093620576,0.0005297945,0.00011330648,0.0000074535833],"category_scores_gemma":[0.0000025477195,0.00030447985,0.00016124173,0.000085578715,0.00012461821,0.00029071386,0.0000023321743,0.00022267958,0.000015502912],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006400849,0.00005885749,0.000006462565,0.00013270204,0.00013290993,0.000002780972,0.0006502371,0.9634677,0.0047626286,0.000012056083,0.00039970258,0.030309916],"study_design_scores_gemma":[0.0014449006,0.00013655002,0.000061646395,0.0001430706,0.00004311279,0.000006496173,0.000027029486,0.93627137,0.061410908,0.000014647981,0.00013849167,0.00030176452],"about_ca_topic_score_codex":0.000013818905,"about_ca_topic_score_gemma":0.0000023595683,"teacher_disagreement_score":0.8581264,"about_ca_system_score_codex":0.00010032916,"about_ca_system_score_gemma":0.000029271148,"threshold_uncertainty_score":0.99994075},"labels":[],"label_agreement":null},{"id":"W2591923473","doi":"10.1016/j.epsr.2017.02.022","title":"GPU-OpenCL accelerated probabilistic power flow analysis using Monte-Carlo simulation","year":2017,"lang":"en","type":"article","venue":"Electric Power Systems Research","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":28,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université Laval","funders":"","keywords":"Monte Carlo method; Computer science; Probabilistic logic; Graphics; Parallel computing; Massively parallel; Graphics processing unit; Computational science; Acceleration; Power (physics); CUDA; Computer graphics (images); Artificial intelligence; Physics; Mathematics","score_opus":0.09997708598472253,"score_gpt":0.3616391714324055,"score_spread":0.26166208544768293,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2591923473","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9554861,0.0021585547,0.031005373,0.000027668879,0.0013039539,0.0020051678,0.000021821797,0.0005321229,0.007459206],"genre_scores_gemma":[0.9983274,0.00004179511,0.00014776,0.0000040998143,0.00013885151,0.000121500845,0.000008114597,0.00012224095,0.0010882589],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99483484,0.00041008907,0.0007702379,0.0007136367,0.0017286835,0.0015425255],"domain_scores_gemma":[0.9962042,0.00035399268,0.00016487899,0.0019671745,0.0009972675,0.00031247383],"candidate_categories":["metaepi_narrow","scholarly_communication"],"consensus_categories":[],"category_scores_codex":[0.0028594653,0.00042904465,0.0007423445,0.0018631316,0.0011442218,0.001484836,0.0013583965,0.00034028012,0.00020741428],"category_scores_gemma":[0.0007364105,0.0004047606,0.00019603032,0.0033460946,0.00010659477,0.00112582,0.00017632113,0.00096610404,0.00035356276],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043772914,0.000055300105,0.0025282286,0.00011136432,0.0006558326,0.00005186686,0.00046277078,0.9888323,0.005520038,0.000030850173,0.0012250926,0.00048258877],"study_design_scores_gemma":[0.00047052032,0.00013156416,0.006552375,0.000074830954,0.00010691782,0.000008577739,0.0000512392,0.9899582,0.00083576835,0.000011282742,0.0013447782,0.00045394053],"about_ca_topic_score_codex":0.0005821131,"about_ca_topic_score_gemma":0.000044889468,"teacher_disagreement_score":0.04284125,"about_ca_system_score_codex":0.0011311737,"about_ca_system_score_gemma":0.0002395793,"threshold_uncertainty_score":0.99984044},"labels":[],"label_agreement":null},{"id":"W2594291537","doi":"10.1155/2017/2410408","title":"Efficient Realization of BCD Multipliers Using FPGAs","year":2017,"lang":"en","type":"article","venue":"International Journal of Reconfigurable Computing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Royal Military College of Canada","funders":"","keywords":"Adder; Lookup table; Computer science; Field-programmable gate array; Binary number; Multiplier (economics); Reduction (mathematics); Virtex; Arithmetic; Parallel computing; Realization (probability); Algorithm; Computer hardware; Mathematics; Latency (audio)","score_opus":0.020426017518957753,"score_gpt":0.2738982005831669,"score_spread":0.25347218306420916,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2594291537","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8709083,0.00015722618,0.1208486,0.000034203542,0.003830468,0.000061240884,0.000004165651,0.000028164264,0.004127617],"genre_scores_gemma":[0.994838,0.0000430988,0.004682613,0.000010875694,0.0003804153,2.001322e-7,0.0000016568894,0.000024345332,0.000018785708],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99864006,0.000021623478,0.00065492373,0.000094426345,0.00041353147,0.0001754591],"domain_scores_gemma":[0.99831927,0.00007752798,0.0007651193,0.00019347711,0.0005802774,0.00006434112],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054639427,0.00012726779,0.00024134837,0.00027830727,0.00012612992,0.00012954963,0.00069044024,0.00006091418,0.000040230014],"category_scores_gemma":[0.00017109045,0.00012522865,0.00010755786,0.00005484438,0.000053222877,0.00022794708,0.00003343032,0.00019146963,0.0000059081317],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000212855,0.000020657844,0.002198712,0.000027325563,0.00014720006,0.000020604157,0.00033378068,0.9528351,0.02722634,0.00018099984,0.0001419581,0.01684608],"study_design_scores_gemma":[0.00074125064,0.00002957035,0.003173818,0.00050422107,0.000020242385,0.00015044826,0.00007480513,0.9497712,0.04488472,0.00007824176,0.00043839228,0.00013308364],"about_ca_topic_score_codex":0.000030147987,"about_ca_topic_score_gemma":0.0000016501776,"teacher_disagreement_score":0.1239297,"about_ca_system_score_codex":0.00019655231,"about_ca_system_score_gemma":0.000059046313,"threshold_uncertainty_score":0.51066756},"labels":[],"label_agreement":null},{"id":"W2598971727","doi":"","title":"Data Structures for Fast Access Control in ECM Systems","year":2014,"lang":"en","type":"dissertation","venue":"UWSpace (University of Waterloo)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; University of Waterloo","keywords":"Computer science; Access control; Computer network","score_opus":0.014983688765228344,"score_gpt":0.21698720334109717,"score_spread":0.20200351457586882,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2598971727","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99264866,0.0003582137,0.0023781564,0.000054886856,0.0018673775,0.0010973642,0.0010123764,0.00019400804,0.00038895695],"genre_scores_gemma":[0.96291584,0.00011319186,0.0005575175,0.0000068174663,0.0001364287,0.0000033117592,0.0035771113,0.00008621632,0.032603588],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988159,0.00003465628,0.00018959674,0.00038446186,0.00022654346,0.00034886025],"domain_scores_gemma":[0.9988596,0.00006279148,0.00015128391,0.0007551593,0.000097386874,0.00007377534],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001943399,0.00030378503,0.0006063415,0.00043168283,0.000080514634,0.000065886656,0.0015280555,0.00036633317,0.000038861708],"category_scores_gemma":[0.0000114732175,0.00034990784,0.000074933305,0.00016448394,0.000034648616,0.00066867843,0.00006957572,0.00025038136,0.00001874837],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00322446,0.0002691064,0.011223796,0.044254754,0.0033935162,0.00019977549,0.1706581,0.49119574,0.031676106,0.0025978477,0.2202034,0.021103395],"study_design_scores_gemma":[0.012431071,0.00037110163,0.034522366,0.0021410505,0.0010973492,0.000008769133,0.09504729,0.82066065,0.0029056482,0.00025642547,0.02740058,0.003157701],"about_ca_topic_score_codex":0.008078486,"about_ca_topic_score_gemma":0.03906393,"teacher_disagreement_score":0.3294649,"about_ca_system_score_codex":0.00010575559,"about_ca_system_score_gemma":0.000046437923,"threshold_uncertainty_score":0.9998953},"labels":[],"label_agreement":null},{"id":"W2602441525","doi":"10.1587/elex.14.20170162","title":"Design of a clockless MSP430 core using mixed asynchronous design flow","year":2017,"lang":"en","type":"article","venue":"IEICE Electronics Express","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Canadian Institute of Steel Construction","keywords":"Asynchronous communication; Computer science; Core (optical fiber); Computer architecture; Flow (mathematics); Telecommunications; Mathematics","score_opus":0.03648988896838304,"score_gpt":0.25070882756701857,"score_spread":0.21421893859863553,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2602441525","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19661602,0.0025640728,0.7986105,0.000009655347,0.0009425824,0.00066328753,0.000012284206,0.0003297136,0.0002518631],"genre_scores_gemma":[0.9256099,0.00042722703,0.07340523,0.000013874791,0.00024082516,0.000072035604,0.0000067862743,0.00017422251,0.00004991632],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99728954,0.000106404856,0.0005440901,0.00045671032,0.00046058308,0.0011426756],"domain_scores_gemma":[0.9976519,0.00021046672,0.0002753772,0.0015358132,0.00016280277,0.00016364788],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00065428816,0.00050131575,0.0006155088,0.00018742184,0.00043823395,0.00018182196,0.0013595643,0.0003029862,0.00004098494],"category_scores_gemma":[0.000075933596,0.00053602766,0.000120170036,0.00017029149,0.00015635285,0.0006807227,0.00012196585,0.00053165643,0.000041532483],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009830585,0.000057426725,0.00006793681,0.00013805486,0.00015227363,0.000022094759,0.00051296916,0.66666186,0.32824275,0.00015373738,0.001086726,0.0028058523],"study_design_scores_gemma":[0.0008456874,0.00017888533,0.000072413866,0.00012475088,0.00007918791,0.000027369148,0.000018525321,0.6643,0.3328944,0.00029644583,0.00066989835,0.000492396],"about_ca_topic_score_codex":0.000033095195,"about_ca_topic_score_gemma":0.000008772072,"teacher_disagreement_score":0.72899383,"about_ca_system_score_codex":0.0004214948,"about_ca_system_score_gemma":0.00030428314,"threshold_uncertainty_score":0.9997091},"labels":[],"label_agreement":null},{"id":"W2612865963","doi":"10.23919/date.2017.7927004","title":"Gaussian mixture error estimation for approximate circuits","year":2017,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Hellinger distance; Computer science; Algorithm; Adder; Gaussian; Approximation error; Quality (philosophy); Exponential function; Mathematical optimization; Mathematics; Applied mathematics","score_opus":0.020374504397170045,"score_gpt":0.25520745046983984,"score_spread":0.2348329460726698,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2612865963","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.054048352,0.00007831204,0.89120656,0.0004286915,0.0013526367,0.00081984414,0.000022342268,0.0010065184,0.051036716],"genre_scores_gemma":[0.9796577,0.0000066373686,0.018766599,0.0000413173,0.00012313375,0.000097883094,0.00001883743,0.00004825553,0.0012396079],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99929315,0.0000035983296,0.00015447778,0.0001550976,0.00010903939,0.00028465016],"domain_scores_gemma":[0.99931073,0.000017634966,0.000043726963,0.00052971486,0.00002890727,0.0000692627],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012527134,0.0001545055,0.00014598435,0.000059199356,0.00024635447,0.0001644239,0.00030157014,0.00014935313,0.000074771495],"category_scores_gemma":[0.000038546837,0.00013494871,0.000048908925,0.000033874112,0.000028021868,0.00054599345,0.000019502351,0.000121848665,0.00013751286],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005889378,0.00019425292,0.003216329,0.0036080196,0.00048545972,0.000032057775,0.0035109976,0.13420403,0.07420651,0.033769656,0.1955814,0.5511324],"study_design_scores_gemma":[0.00067898247,0.000036445763,0.0039265263,0.000044891036,0.000024064602,0.000006806977,0.000017996264,0.946159,0.04215667,0.0010404729,0.005568058,0.00034009162],"about_ca_topic_score_codex":0.00000455126,"about_ca_topic_score_gemma":0.000008509061,"teacher_disagreement_score":0.92560935,"about_ca_system_score_codex":0.000042719646,"about_ca_system_score_gemma":0.000011588682,"threshold_uncertainty_score":0.5503049},"labels":[],"label_agreement":null},{"id":"W2614946199","doi":"10.1109/apec.2017.7931114","title":"A robust dynamic voltage scaling scheme for FPGAs with IR drop compensation","year":2017,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Reconfigurability; Dynamic voltage scaling; Field-programmable gate array; Voltage; Power network design; Computer science; Voltage drop; Chip; Electronic engineering; Embedded system; Electrical engineering; Engineering","score_opus":0.020696733320259356,"score_gpt":0.224063819959135,"score_spread":0.20336708663887565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2614946199","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4528442,0.000025230642,0.54206693,0.000054426102,0.00023167193,0.000352528,0.000005332874,0.00038592584,0.0040337206],"genre_scores_gemma":[0.9534834,0.000009010386,0.045446556,0.000023081917,0.0000688173,0.0000528533,0.000018000368,0.000061610735,0.00083667185],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991831,0.0000036121546,0.00016802085,0.00019330239,0.00014589184,0.00030603172],"domain_scores_gemma":[0.9992798,0.000030641615,0.000053865017,0.00050432765,0.00006546138,0.00006593402],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015551642,0.00017831913,0.00017787208,0.00007476753,0.00028358988,0.00017888377,0.00027170553,0.00007554901,0.000055936594],"category_scores_gemma":[0.000020716805,0.00014941458,0.000039785427,0.000050656534,0.000047970207,0.00051415083,0.000027528073,0.0001110519,0.00008055206],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024734775,0.00015761377,0.01350481,0.0015658423,0.0005520872,0.000039168546,0.0014315901,0.6625179,0.26975083,0.006386117,0.0069378726,0.03690883],"study_design_scores_gemma":[0.0008756194,0.000039045164,0.006699877,0.000074900454,0.000018091238,0.000005396246,0.00004116321,0.9818351,0.009079006,0.000051140534,0.0010106141,0.0002700196],"about_ca_topic_score_codex":0.0000249529,"about_ca_topic_score_gemma":0.000107208856,"teacher_disagreement_score":0.5006392,"about_ca_system_score_codex":0.00009689077,"about_ca_system_score_gemma":0.000018002916,"threshold_uncertainty_score":0.609295},"labels":[],"label_agreement":null},{"id":"W2626965056","doi":"10.1109/mm.2017.68","title":"Ti-States: Power Management in Active Timing Margin Processors","year":2017,"lang":"en","type":"article","venue":"IEEE Micro","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Inversion (geology); Computer science; Transistor; Architecture; Power management; CMOS; Processor design; Computer architecture; Power (physics); Embedded system; Electrical engineering; Engineering; Voltage; Physics","score_opus":0.015311249793836771,"score_gpt":0.24490802500369535,"score_spread":0.22959677520985858,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2626965056","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9692247,0.00012551965,0.0010589048,0.000099323246,0.00093741197,0.0003814351,0.000011119608,0.00021075802,0.027950812],"genre_scores_gemma":[0.99643517,0.0001369435,0.0017756755,0.00005466842,0.000049953353,0.000056020377,0.000004205493,0.00006148152,0.0014259135],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989848,0.000009120046,0.00019952156,0.00024048515,0.00013786601,0.00042817774],"domain_scores_gemma":[0.99935853,0.000015052421,0.00005394958,0.00049371104,0.000022544886,0.00005623223],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012959942,0.00021115645,0.00018605836,0.00017591513,0.00012130478,0.00011878451,0.00046516405,0.00007661483,0.000081589686],"category_scores_gemma":[0.0000057235425,0.00021562324,0.000038668255,0.00009745655,0.000047270772,0.00045535606,0.000052404437,0.00020133854,0.00047020934],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00056547346,0.0008123371,0.014834014,0.0037877753,0.0016821133,0.0024841658,0.046283685,0.1335776,0.46626762,0.0005360803,0.14810158,0.18106756],"study_design_scores_gemma":[0.0040040617,0.00010865396,0.049115613,0.00080345944,0.00007960475,0.000029234847,0.0012499124,0.025623519,0.8408252,0.00056434795,0.07566823,0.0019281759],"about_ca_topic_score_codex":0.000021850436,"about_ca_topic_score_gemma":0.000030061039,"teacher_disagreement_score":0.37455758,"about_ca_system_score_codex":0.00017731769,"about_ca_system_score_gemma":0.000013081837,"threshold_uncertainty_score":0.87928605},"labels":[],"label_agreement":null},{"id":"W2627020852","doi":"10.1145/3061639.3062258","title":"Hardware ODE Solvers using Stochastic Circuits","year":2017,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Ode; Stochastic computing; Integrator; Ordinary differential equation; Solver; Computer science; Stochastic differential equation; Euler method; Applied mathematics; Estimator; Stochastic process; Mathematical optimization; Algorithm; Mathematics; Euler's formula; Differential equation; Mathematical analysis; Statistics","score_opus":0.03296758006425823,"score_gpt":0.2436856667861069,"score_spread":0.21071808672184866,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2627020852","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53651965,0.00010748495,0.4287208,0.00003362245,0.002023245,0.00024134316,0.000008905258,0.0008333548,0.031511594],"genre_scores_gemma":[0.9981455,0.000006091427,0.0010794572,0.000027524708,0.00015284837,0.0000058893347,0.0000019671236,0.000050509243,0.0005301853],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991635,0.000004476926,0.00014390559,0.00016363847,0.00016858043,0.00035586994],"domain_scores_gemma":[0.99920225,0.000016611726,0.00003351872,0.00061858475,0.000030632524,0.00009840381],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008551721,0.00016832189,0.00015980646,0.00007625093,0.0002896024,0.00016485582,0.00038059196,0.00007836993,0.0002429276],"category_scores_gemma":[0.000030118132,0.00016413152,0.000048895545,0.00004263836,0.000047992413,0.00055191823,0.000050088252,0.00013667019,0.00034270168],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007943007,0.000038907958,0.0035504259,0.00024457838,0.00023943122,0.00007174792,0.0011905648,0.88644916,0.076449774,0.0011197989,0.011852776,0.018784873],"study_design_scores_gemma":[0.0007757665,0.000027403976,0.005181557,0.00010915321,0.000049403367,0.000024110843,0.000069612885,0.9764972,0.0147826215,0.00012060113,0.0017111268,0.0006514484],"about_ca_topic_score_codex":0.000040411353,"about_ca_topic_score_gemma":0.000015069259,"teacher_disagreement_score":0.46162587,"about_ca_system_score_codex":0.000103269704,"about_ca_system_score_gemma":0.000025265625,"threshold_uncertainty_score":0.6693089},"labels":[],"label_agreement":null},{"id":"W2627054467","doi":"10.1145/3054746","title":"Generating Current Constraints to Guarantee RLC Power Grid Safety","year":2017,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Grid; Floorplan; Voltage drop; Power (physics); Key (lock); Voltage; Electronic engineering; Distributed computing; Electrical engineering; Embedded system","score_opus":0.01868960324126465,"score_gpt":0.2543799068200354,"score_spread":0.23569030357877077,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2627054467","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.037645213,0.00047164178,0.9571886,0.000091430884,0.0024994868,0.0011049731,0.000042084423,0.00050852523,0.0004480261],"genre_scores_gemma":[0.99520606,0.00016287553,0.004147328,0.000013235526,0.00011320886,0.0001903373,0.000007805967,0.00006339717,0.0000957762],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99774086,0.00011952334,0.00075611065,0.00033047193,0.00044119867,0.0006118093],"domain_scores_gemma":[0.9981082,0.00016725213,0.00022097223,0.0012593133,0.00014427383,0.00010000369],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00073913106,0.00033333333,0.0004236573,0.00033315923,0.00048524144,0.00016417686,0.0007386763,0.00014077149,0.0001418147],"category_scores_gemma":[0.00007572643,0.0003419229,0.00012362913,0.00021007686,0.00007980573,0.00050261855,0.0000065328004,0.0003553729,0.0002648706],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047013185,0.00007515737,0.000012373345,0.00013763703,0.00018227207,0.0000018276041,0.0004635855,0.9180683,0.02947978,0.0006216333,0.0009987085,0.049911704],"study_design_scores_gemma":[0.0018856261,0.00073539664,0.00061455864,0.00079083844,0.00011249851,0.00007520105,0.0001545122,0.90262985,0.08661464,0.00013606872,0.0053053717,0.0009454049],"about_ca_topic_score_codex":0.000015110076,"about_ca_topic_score_gemma":0.000007486688,"teacher_disagreement_score":0.95756084,"about_ca_system_score_codex":0.00048509723,"about_ca_system_score_gemma":0.00015702454,"threshold_uncertainty_score":0.99990326},"labels":[],"label_agreement":null},{"id":"W2648506901","doi":"10.1109/ccece.2017.7946666","title":"An efficient optimal clock network buffer sizing with slew consideration","year":2017,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Clock network; Timing failure; Computer science; Very-large-scale integration; Clock skew; Skew; Sizing; Digital clock manager; Reduction (mathematics); Geometric programming; Power consumption; Power (physics); Embedded system; Clock signal; Jitter; Mathematics","score_opus":0.008433100736825495,"score_gpt":0.2141150514230407,"score_spread":0.2056819506862152,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2648506901","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87693745,0.00011226959,0.1095763,0.000061176936,0.0005348111,0.00022911158,0.0000010413205,0.0005215723,0.012026288],"genre_scores_gemma":[0.97723407,0.000009569643,0.022191176,0.00005725662,0.00030596962,0.000015079594,0.0000044043577,0.00004259883,0.0001399001],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991195,0.000012936812,0.00015674271,0.00019104588,0.00017068273,0.0003490869],"domain_scores_gemma":[0.99919695,0.000025833931,0.000038035363,0.0005947431,0.000044828004,0.00009958492],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001648699,0.00017391129,0.00015553663,0.000034382218,0.0003965864,0.00032587256,0.00019594621,0.00007055574,0.0001199071],"category_scores_gemma":[0.000008670365,0.00013850164,0.00002232065,0.000045803783,0.00005004238,0.00037774877,0.0000237552,0.00013457265,0.00011140345],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000013088333,0.000013687333,0.0022132173,0.0000138421165,0.00002368669,0.000010985048,0.0001517574,0.9929052,0.0011192936,0.0012616968,0.0015068667,0.00076668826],"study_design_scores_gemma":[0.00050156616,0.00012042027,0.010023426,0.000042533997,0.000019253432,0.00001569194,0.000035244582,0.97916704,0.008359109,0.00001281558,0.0013940897,0.0003087937],"about_ca_topic_score_codex":0.000020453292,"about_ca_topic_score_gemma":0.000037669004,"teacher_disagreement_score":0.10029662,"about_ca_system_score_codex":0.000047371672,"about_ca_system_score_gemma":0.000021871037,"threshold_uncertainty_score":0.5647933},"labels":[],"label_agreement":null},{"id":"W2738933503","doi":"10.1109/isvlsi.2017.84","title":"Parallel Simulation-Based Verification of RC Power Grids","year":2017,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Waveform; Computer science; Voltage; Node (physics); Transient (computer programming); Voltage drop; Grid; Electronic engineering; Power (physics); Electrical engineering; Engineering","score_opus":0.01641842658572383,"score_gpt":0.24610058598035187,"score_spread":0.22968215939462805,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2738933503","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57833344,0.00006188371,0.37346113,0.00012642286,0.0007785888,0.00029759583,0.000008241769,0.00044323088,0.04648945],"genre_scores_gemma":[0.99556905,0.0000048871457,0.004087627,0.000019631978,0.000031617496,0.000009217716,0.000006760756,0.000021211035,0.0002499745],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994429,0.000005892161,0.00018020338,0.000100370286,0.00013867533,0.00013196228],"domain_scores_gemma":[0.99918103,0.000053718122,0.000053211043,0.0006195955,0.00005514507,0.000037325655],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00009834835,0.00009646283,0.000112450434,0.000057988607,0.00008145824,0.000037149555,0.00023156886,0.00006366545,0.00030159188],"category_scores_gemma":[0.000044640936,0.00008945608,0.000037859863,0.00004101844,0.000038442682,0.00026313862,0.000009912585,0.000057670408,0.00014937492],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001018865,0.000017439004,0.00458293,0.000029144388,0.000015522195,5.53048e-7,0.00007130013,0.9878947,0.0051868167,0.0006432502,0.0007241134,0.0008240168],"study_design_scores_gemma":[0.00045571878,0.000027700946,0.0596072,0.000014668408,0.000007678493,9.1669364e-8,0.0000075914263,0.9165064,0.020266984,0.000053471103,0.00290544,0.00014704617],"about_ca_topic_score_codex":0.0000139461,"about_ca_topic_score_gemma":0.0000033747306,"teacher_disagreement_score":0.4172356,"about_ca_system_score_codex":0.000028692055,"about_ca_system_score_gemma":0.000017138875,"threshold_uncertainty_score":0.3647913},"labels":[],"label_agreement":null},{"id":"W2742536119","doi":"10.1145/3094124","title":"A Review, Classification, and Comparative Evaluation of Approximate Arithmetic Circuits","year":2017,"lang":"en","type":"article","venue":"ACM Journal on Emerging Technologies in Computing Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":262,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"École Polytechnique Fédérale de Lausanne","keywords":"Adder; Computer science; Arithmetic; Feature (linguistics); Electronic circuit; Power (physics); Computer engineering; Electronic engineering; Algorithm; Mathematics; CMOS; Electrical engineering; Engineering","score_opus":0.11847023436445919,"score_gpt":0.3464032271888318,"score_spread":0.22793299282437263,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2742536119","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93832594,0.048327427,0.007726637,0.0007120414,0.001800574,0.00096792704,0.000002538479,0.00066540524,0.0014715362],"genre_scores_gemma":[0.994177,0.0044145924,0.0013150964,0.000007130887,0.00004461949,0.000020951135,8.825113e-7,0.000017156812,0.0000025952127],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982067,0.000119811026,0.0007396219,0.00020986635,0.00045473975,0.00026930522],"domain_scores_gemma":[0.99795485,0.00015458795,0.0006203481,0.0009688325,0.00027458463,0.000026786836],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0032153055,0.00019989412,0.00049451354,0.00039731982,0.00028134297,0.0001243615,0.0010151144,0.00011989637,0.0000010804039],"category_scores_gemma":[0.0013456409,0.00017749105,0.000039344246,0.00023783794,0.00014681728,0.00023894351,0.00016335052,0.0005269593,0.0000039365013],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020382693,0.00022212637,0.06202344,0.008697865,0.00059008587,0.000039209808,0.0030669118,0.33687943,0.0107002,0.008610005,0.0124846315,0.5566657],"study_design_scores_gemma":[0.0007442033,0.00008520205,0.009679634,0.01113707,0.00006228632,0.00014070835,0.0010406084,0.9741095,0.0011455718,0.0009378501,0.0006149909,0.00030240093],"about_ca_topic_score_codex":0.0000046543983,"about_ca_topic_score_gemma":0.0000010676903,"teacher_disagreement_score":0.63723004,"about_ca_system_score_codex":0.0002315383,"about_ca_system_score_gemma":0.00003179215,"threshold_uncertainty_score":0.7237875},"labels":[],"label_agreement":null},{"id":"W2755826572","doi":"10.1109/jssc.2017.2747151","title":"A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology","year":2017,"lang":"en","type":"article","venue":"IEEE Journal of Solid-State Circuits","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":43,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"PMOS logic; NMOS logic; Transistor; Static random-access memory; CMOS; Access time; Electrical engineering; Materials science; Optoelectronics; Computer science; Electronic engineering; Voltage; Engineering; Computer hardware","score_opus":0.01751224391122008,"score_gpt":0.2621116447519358,"score_spread":0.24459940084071574,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2755826572","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99143267,0.00079443294,0.0054999483,0.00039736263,0.00089747703,0.00033098046,0.000022685144,0.00012700606,0.00049742055],"genre_scores_gemma":[0.99867606,0.00062487874,0.00024790358,0.000058001537,0.00018309578,0.000015207058,0.0000011782414,0.00010030884,0.00009337115],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99776304,0.00003477451,0.0008490403,0.0002771292,0.00041302777,0.000662971],"domain_scores_gemma":[0.9984705,0.00005675277,0.0004633725,0.0005429105,0.00022271692,0.00024377333],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00046253394,0.0004056599,0.00076991506,0.00091318623,0.00019778725,0.00021935329,0.0009677516,0.00024100882,0.000020559777],"category_scores_gemma":[0.000053703592,0.00034894806,0.00008212636,0.0004244869,0.00027169843,0.0015380065,0.00003748217,0.00092785514,0.00001257193],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010572857,0.00093968667,0.16112806,0.0022298272,0.0022398059,0.008169554,0.013303027,0.3602607,0.2088937,0.00009468609,0.0053739697,0.2363097],"study_design_scores_gemma":[0.05343201,0.005494139,0.37215146,0.010107381,0.0012962923,0.0121044945,0.0020628541,0.07585224,0.42678958,0.0036031646,0.02923618,0.007870192],"about_ca_topic_score_codex":0.000022669443,"about_ca_topic_score_gemma":0.00021702726,"teacher_disagreement_score":0.28440845,"about_ca_system_score_codex":0.00024774452,"about_ca_system_score_gemma":0.0001432583,"threshold_uncertainty_score":0.9998962},"labels":[],"label_agreement":null},{"id":"W2769605138","doi":"10.1109/tpel.2017.2775448","title":"Robust Self-Calibrated Dynamic Voltage Scaling in FPGAs With Thermal and IR-Drop Compensation","year":2017,"lang":"en","type":"article","venue":"IEEE Transactions on Power Electronics","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Intel Corporation","keywords":"Field-programmable gate array; Computer science; Overhead (engineering); Voltage; Embedded system; Lookup table; Electronic engineering; Computer hardware; Electrical engineering; Engineering","score_opus":0.00747252592565204,"score_gpt":0.19621326467952996,"score_spread":0.18874073875387792,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2769605138","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6597008,0.00014535143,0.3388504,0.000048570913,0.00021611973,0.00024592705,0.0000074530853,0.00033316552,0.00045217687],"genre_scores_gemma":[0.99853176,0.00025056058,0.0009788602,0.000028875846,0.000010169365,0.000032651198,0.000004365069,0.000087799206,0.000074967036],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869645,0.000026952712,0.0002478242,0.00029542393,0.0002048348,0.0005285032],"domain_scores_gemma":[0.999302,0.000037381476,0.00006115304,0.00047765425,0.000036463465,0.00008532662],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00015956846,0.00028692797,0.00024251116,0.00020752642,0.0003268992,0.00017387925,0.00023340211,0.00015940698,0.00004406774],"category_scores_gemma":[0.0000014344536,0.00027392508,0.000039761468,0.00018949067,0.00007054982,0.0006613829,0.0000015732564,0.00063442707,0.00002749336],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013911143,0.00017150161,0.00036088863,0.00006640772,0.0001673884,0.000024880039,0.00093697384,0.9561817,0.03692532,0.00008164489,0.000022291952,0.004921875],"study_design_scores_gemma":[0.0017251516,0.0003153951,0.0044789184,0.00009329179,0.00006349253,0.00003163528,0.000049522692,0.9543471,0.038015652,0.000026956825,0.00032654888,0.0005263788],"about_ca_topic_score_codex":0.000029113051,"about_ca_topic_score_gemma":0.0004426812,"teacher_disagreement_score":0.33883092,"about_ca_system_score_codex":0.00030992893,"about_ca_system_score_gemma":0.000074650074,"threshold_uncertainty_score":0.9999713},"labels":[],"label_agreement":null},{"id":"W2771585473","doi":"10.5555/3199700.3199762","title":"Power scheduling with active power grids","year":2017,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Power gating; Netlist; Power network design; Voltage; Voltage drop; Switched-mode power supply; Power management; Chip; Overheating (electricity); Electrical engineering; Electronic engineering; Power (physics); Embedded system; Engineering; Transistor; Telecommunications","score_opus":0.03649220362460529,"score_gpt":0.26112926021072275,"score_spread":0.22463705658611746,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2771585473","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.095927685,0.000011313429,0.8528503,0.0004816036,0.0028922176,0.00033044274,0.0000176919,0.00042754586,0.04706117],"genre_scores_gemma":[0.9607019,0.000014526388,0.0385314,0.00019957204,0.00024674277,0.000038427264,0.000008650381,0.000058884834,0.00019991708],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99834645,0.00004029789,0.00027978668,0.00042113644,0.000554631,0.00035767784],"domain_scores_gemma":[0.9986269,0.000099430596,0.00013752836,0.00067658024,0.000324524,0.00013507812],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00019740695,0.00036192688,0.00027196977,0.00022138635,0.0002279648,0.0006442639,0.0011887383,0.000119369986,0.0005271335],"category_scores_gemma":[0.000026210953,0.00031547854,0.0000694906,0.000060694965,0.00011966227,0.0009321755,0.0001077687,0.00040681992,0.000501069],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0027432938,0.00074992154,0.0032758615,0.00009669405,0.0034392343,0.0011488853,0.0046149995,0.60922956,0.027329601,0.23704574,0.020564469,0.08976173],"study_design_scores_gemma":[0.0026747647,0.0010183001,0.017358236,0.0005871572,0.00002672505,0.00008057533,0.000075391814,0.9390331,0.03290916,0.0027061554,0.0022801138,0.0012503511],"about_ca_topic_score_codex":0.00000819498,"about_ca_topic_score_gemma":0.0000023444068,"teacher_disagreement_score":0.86477417,"about_ca_system_score_codex":0.00017027158,"about_ca_system_score_gemma":0.00009782859,"threshold_uncertainty_score":0.9999297},"labels":[],"label_agreement":null},{"id":"W2772423762","doi":"10.5555/3199700.3199779","title":"Power grid verification under transient constraints","year":2017,"lang":"en","type":"article","venue":"International Conference on Computer Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Transient (computer programming); Grid; Computer science; Bounded function; Power grid; Voltage; Electronic engineering; Power (physics); Current (fluid); Control theory (sociology); Electrical engineering; Mathematics; Engineering; Physics","score_opus":0.05841634298126667,"score_gpt":0.2729791999133271,"score_spread":0.21456285693206043,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2772423762","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.017833896,0.000008918753,0.9379771,0.00082628673,0.0054867337,0.00031004628,0.000027026308,0.00033638367,0.03719362],"genre_scores_gemma":[0.98817986,0.00004003558,0.010975912,0.0002603742,0.00031689653,0.000035940095,0.000022919317,0.00003623314,0.00013181866],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99854094,0.00004472392,0.0003318655,0.00035479342,0.0004427376,0.00028494597],"domain_scores_gemma":[0.99888986,0.00007150146,0.00010296723,0.00061296276,0.00020937667,0.000113309274],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00023530172,0.00027023014,0.00020405534,0.00017001164,0.00018086372,0.00048959994,0.00097481284,0.000112113565,0.0008058502],"category_scores_gemma":[0.000015215742,0.00027061976,0.00007731202,0.000041106527,0.00017417679,0.00052980636,0.00004093834,0.0002526098,0.0006548941],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00046170116,0.0005538686,0.00055265136,0.00007918926,0.001181919,0.00021308241,0.0020114847,0.30201265,0.066246316,0.42118576,0.068178505,0.13732286],"study_design_scores_gemma":[0.002033539,0.00033808648,0.02613105,0.00027316206,0.000021866383,0.000049816324,0.00004501833,0.9385806,0.021870008,0.0049120877,0.0048427326,0.00090205786],"about_ca_topic_score_codex":0.0000046872324,"about_ca_topic_score_gemma":0.0000012176474,"teacher_disagreement_score":0.970346,"about_ca_system_score_codex":0.0001507163,"about_ca_system_score_gemma":0.000070399285,"threshold_uncertainty_score":0.9999746},"labels":[],"label_agreement":null},{"id":"W2774047826","doi":"10.1109/nano.2017.8117301","title":"An area-efficient ternary full adder using hybrid SET-MOS technology","year":2017,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Adder; CMOS; Ternary operation; Computer science; Cadence; Transistor; Electronic engineering; Set (abstract data type); Electrical engineering; Voltage; Engineering","score_opus":0.021514690993346526,"score_gpt":0.2526096397944068,"score_spread":0.2310949488010603,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2774047826","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93438077,0.00009847378,0.05844241,0.000072149225,0.0007369109,0.00019146185,0.000011592535,0.0010271164,0.0050391094],"genre_scores_gemma":[0.99419284,0.000012965287,0.0054052565,0.000033313845,0.00012363322,0.000014414454,0.000005525066,0.00006236225,0.00014967518],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99886054,0.000007890932,0.00021561723,0.0002802026,0.00017022845,0.00046552392],"domain_scores_gemma":[0.9985785,0.000009585057,0.00005320621,0.0012145425,0.000041546402,0.00010265481],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00011469206,0.00023367789,0.00020825604,0.00023306551,0.00028003985,0.00013215709,0.000684955,0.000121124605,0.00030888256],"category_scores_gemma":[0.000014376288,0.00021288871,0.00004277188,0.00008782333,0.00010917569,0.00034613066,0.00010625626,0.00022483306,0.00024230513],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046960646,0.0002457126,0.014458347,0.00014962113,0.00027980687,0.0005365638,0.00048606755,0.42721388,0.5203212,0.0009833743,0.008866603,0.02641187],"study_design_scores_gemma":[0.0003356072,0.00007215008,0.00085329975,0.00003329018,0.000020840738,0.00012339387,0.00006878105,0.91123194,0.08490219,0.000055883876,0.0019489555,0.00035369955],"about_ca_topic_score_codex":0.000031842847,"about_ca_topic_score_gemma":0.000010204941,"teacher_disagreement_score":0.48401803,"about_ca_system_score_codex":0.000096964715,"about_ca_system_score_gemma":0.000024002255,"threshold_uncertainty_score":0.868135},"labels":[],"label_agreement":null},{"id":"W2783335844","doi":"10.1109/icecta.2017.8252002","title":"Sensitivity of reliability of logic gates","year":2017,"lang":"en","type":"article","venue":"2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Utah Agricultural Experiment Station","keywords":"Logic gate; Reliability (semiconductor); CMOS; Sensitivity (control systems); Computer science; Transistor; Pass transistor logic; Reliability engineering; Electronic engineering; Monte Carlo method; NMOS logic; Logic optimization; Adder; Logic synthesis; Power (physics); Algorithm; Engineering; Mathematics; Electrical engineering","score_opus":0.023810414129139437,"score_gpt":0.2652626797925017,"score_spread":0.24145226566336225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2783335844","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9316795,0.00017502758,0.058913514,0.0012586409,0.000074542964,0.00029656975,0.000021324815,0.00042149014,0.0071593975],"genre_scores_gemma":[0.99803627,0.00044576544,0.0014574298,0.0000059276904,0.0000181625,0.000015749689,0.0000029034234,0.000005093275,0.000012685006],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993539,0.000010482237,0.00019470714,0.00019606006,0.000117227064,0.00012761657],"domain_scores_gemma":[0.99924344,0.0001261986,0.00013635354,0.00033482464,0.00013955554,0.000019646042],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018199356,0.0001088635,0.00018231764,0.00009365308,0.00015075842,0.00004473695,0.00032410646,0.00009837382,0.0000030102035],"category_scores_gemma":[0.00013194887,0.0000928688,0.000026049001,0.000071140814,0.00028197057,0.00007339711,0.00013794933,0.00017999267,0.0000022871059],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030124667,0.00014248941,0.021840623,0.00010244632,0.000062785046,0.0000017630018,0.000043550655,0.00056313106,0.04592833,0.5007929,0.00015712551,0.4303347],"study_design_scores_gemma":[0.0003219679,0.00018478776,0.06173482,0.000082521794,0.000018566612,0.000015814661,0.0000881766,0.83301455,0.04847997,0.055341214,0.0004507189,0.00026690683],"about_ca_topic_score_codex":0.000028675244,"about_ca_topic_score_gemma":0.0000036083397,"teacher_disagreement_score":0.8324514,"about_ca_system_score_codex":0.000018463108,"about_ca_system_score_gemma":0.000011022843,"threshold_uncertainty_score":0.37870798},"labels":[],"label_agreement":null},{"id":"W2790087008","doi":"10.1145/3194554.3194626","title":"Comparative Study of Approximate Multipliers","year":2018,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Adder; Multiplier (economics); Stochastic computing; Computer science; Circuit design; Booth's multiplication algorithm; Electronic circuit; Algorithm; Arithmetic; Mathematics; Embedded system; Electrical engineering","score_opus":0.03345222231500609,"score_gpt":0.2694447678123757,"score_spread":0.23599254549736962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2790087008","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9602632,0.00007795314,0.010301342,0.000002151857,0.0012241371,0.0013111135,0.000018303059,0.0006176734,0.026184142],"genre_scores_gemma":[0.9939347,0.00001796,0.0055404785,0.0000041261937,0.00010457801,0.00013125091,0.000016421724,0.00005530684,0.00019519428],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985516,0.000036402467,0.00048316014,0.00035348226,0.00029025902,0.00028507924],"domain_scores_gemma":[0.99890876,0.000039328024,0.00010027091,0.0007668173,0.00011095116,0.00007390217],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001873856,0.0003863597,0.00070719904,0.0002139137,0.000034684886,0.00003191307,0.00048306328,0.00020259865,0.00017652886],"category_scores_gemma":[0.0000050283984,0.00034407713,0.00007522254,0.00015160469,0.00008163675,0.00008474293,0.00034386103,0.0004413503,0.00015820371],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000121801255,0.0015583042,0.007929977,0.0022070322,0.0028429383,0.000017173132,0.0766704,0.8684144,0.004733113,0.00015257073,0.034367584,0.000984716],"study_design_scores_gemma":[0.0021670796,0.000564036,0.006099319,0.00022233532,0.00019044563,0.000002167401,0.006287507,0.9288453,0.05353931,0.0002449553,0.000508689,0.0013288788],"about_ca_topic_score_codex":0.00004923647,"about_ca_topic_score_gemma":0.000034255794,"teacher_disagreement_score":0.07038289,"about_ca_system_score_codex":0.000094638526,"about_ca_system_score_gemma":0.000028528153,"threshold_uncertainty_score":0.9999011},"labels":[],"label_agreement":null},{"id":"W2793637056","doi":"10.1109/tcad.2018.2801222","title":"Automatic Application-Specific Calibration to Enable Dynamic Voltage Scaling in FPGAs","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada; Ontario Centres of Excellence; Intel Corporation","keywords":"Field-programmable gate array; Computer science; Calibration; Process (computing); Computer hardware; Embedded system; Lookup table; Scaling; Power (physics); Operating system; Mathematics","score_opus":0.015178182253190458,"score_gpt":0.21293828665394934,"score_spread":0.1977601044007589,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2793637056","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.12141067,0.00014517344,0.8758456,0.000008676944,0.0011193153,0.0010131437,0.000024107438,0.00036677017,0.00006651106],"genre_scores_gemma":[0.99668455,0.000059639955,0.0028505498,0.000023738135,0.00007710964,0.00019515479,0.000007340042,0.000062229505,0.00003968189],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99806374,0.000110880756,0.0008020864,0.00039873604,0.00026546538,0.0003591067],"domain_scores_gemma":[0.99902606,0.00016806682,0.00009091459,0.00041148902,0.0001640197,0.00013947848],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004477441,0.0003233433,0.00047071182,0.0007050616,0.00012987806,0.00013929293,0.000240092,0.00018521915,0.000024415647],"category_scores_gemma":[0.0000025485065,0.00030734154,0.000053556632,0.00100457,0.00006483571,0.00031889917,0.000001421885,0.00025890124,0.000059788472],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000147719775,0.000084713276,0.000009437515,0.00017839036,0.000058712685,0.000004159896,0.001008977,0.80799174,0.10470439,0.00010629229,0.00028210052,0.08555631],"study_design_scores_gemma":[0.00045140565,0.00028770833,0.000055054003,0.00049138337,0.000014365957,0.000021628186,0.00014642773,0.96110916,0.036912248,0.000033583387,0.0001811096,0.00029593523],"about_ca_topic_score_codex":0.00014961947,"about_ca_topic_score_gemma":0.000030495366,"teacher_disagreement_score":0.8752739,"about_ca_system_score_codex":0.0002698714,"about_ca_system_score_gemma":0.000055234814,"threshold_uncertainty_score":0.9999379},"labels":[],"label_agreement":null},{"id":"W2798000764","doi":"10.1109/tvlsi.2018.2818980","title":"Approximate Sum-of-Products Designs Based on Distributed Arithmetic","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":26,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Natural Sciences and Engineering Research Council of Canada; University of Saskatchewan","keywords":"Computer science; Smoothing; Power (physics); Algorithm; Approximation error; Key (lock); Signal-to-noise ratio (imaging); Word error rate; Arithmetic; Mathematics; Artificial intelligence; Telecommunications","score_opus":0.017705654769883755,"score_gpt":0.22327729575938943,"score_spread":0.20557164098950567,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2798000764","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.05275672,0.000057205398,0.93954635,0.00005219392,0.0046074656,0.00088308385,0.00059531577,0.0007151848,0.00078648626],"genre_scores_gemma":[0.9974674,0.000019444855,0.0014951901,0.000037108333,0.0002469024,0.00024009019,0.000097250006,0.00010030081,0.00029631826],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99733496,0.00018218029,0.00079541677,0.0005136514,0.00060775765,0.0005660611],"domain_scores_gemma":[0.998313,0.00015022424,0.00013557634,0.00085524295,0.0003896461,0.0001562922],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005947973,0.00047441584,0.00051833066,0.0005617176,0.0002773569,0.00012386714,0.00032016163,0.00028259054,0.00012019944],"category_scores_gemma":[0.000020976166,0.00043318293,0.00017198813,0.0010940084,0.00013499809,0.0004603257,0.0000012809754,0.0004635554,0.0003612305],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00054579065,0.001467514,0.00011176309,0.0011302943,0.00033679773,0.000017686963,0.0016325947,0.8503838,0.13122642,0.00041636065,0.00751148,0.0052195005],"study_design_scores_gemma":[0.0007277935,0.000379123,0.00006467771,0.00035688528,0.000058471105,0.000008451224,0.00019969411,0.6228427,0.37385786,0.000008094543,0.0011408195,0.0003553953],"about_ca_topic_score_codex":0.000043573244,"about_ca_topic_score_gemma":0.000065107146,"teacher_disagreement_score":0.9447107,"about_ca_system_score_codex":0.00035177192,"about_ca_system_score_gemma":0.00008829961,"threshold_uncertainty_score":0.999812},"labels":[],"label_agreement":null},{"id":"W2799283557","doi":"10.1109/jetcas.2018.2832204","title":"Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors","year":2018,"lang":"en","type":"article","venue":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":228,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Gas compressor; Multiplier (economics); Computer science; Algorithm; Error detection and correction; Lookup table; Mathematics; Arithmetic","score_opus":0.022469510249336067,"score_gpt":0.24041299305975247,"score_spread":0.2179434828104164,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2799283557","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.992961,0.0009987202,0.0031068313,0.00003078672,0.0021868306,0.00029080966,0.0000040194705,0.000101561534,0.00031945953],"genre_scores_gemma":[0.99851185,0.0004365084,0.00016257315,0.000018582672,0.0007619563,0.0000084385,0.0000014641597,0.000044114997,0.000054519045],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99826884,0.00009769076,0.0005300793,0.0003208111,0.00026338614,0.0005191768],"domain_scores_gemma":[0.99934334,0.00003987956,0.000120279255,0.0001720801,0.00015138753,0.00017306607],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00050970656,0.0002884179,0.00041782332,0.00029515408,0.00031469038,0.0002581298,0.000108736815,0.00015065502,0.0000031004136],"category_scores_gemma":[0.000040760046,0.0002513602,0.000021378328,0.00035554156,0.000104834035,0.00026673367,0.00001694393,0.00049221906,0.0000012932041],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00030796995,0.0005441335,0.039872028,0.0051994105,0.0011521443,0.00044963096,0.05995604,0.21272457,0.6404165,0.0023520333,0.0021186299,0.034906894],"study_design_scores_gemma":[0.0016394409,0.00023692418,0.0017159252,0.00073589204,0.00003597699,0.0004979905,0.00037462282,0.9777471,0.014690982,0.000049834794,0.0016918714,0.0005834345],"about_ca_topic_score_codex":0.00001686125,"about_ca_topic_score_gemma":0.0000042572005,"teacher_disagreement_score":0.7650225,"about_ca_system_score_codex":0.000078198944,"about_ca_system_score_gemma":0.000028663104,"threshold_uncertainty_score":0.99999386},"labels":[],"label_agreement":null},{"id":"W2808958758","doi":"10.13154/tches.v2018.i2.298-336","title":"Smashing the Implementation Records of AES S-box","year":2018,"lang":"en","type":"article","venue":"DOAJ (DOAJ: Directory of Open Access Journals)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Western University","funders":"","keywords":"S-box; Heuristics; Computer science; Block (permutation group theory); White box; Box model; Logic gate; Computer engineering; Algorithm; Mathematics; Cryptography; Block cipher; Operating system; Software engineering","score_opus":0.1705521803243172,"score_gpt":0.5304902633623604,"score_spread":0.3599380830380432,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2808958758","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98447925,0.004118395,0.0024228801,0.00008180008,0.0016292203,0.00047162734,0.000029987135,0.00009094307,0.00667588],"genre_scores_gemma":[0.9956378,0.0030451315,0.00062297005,0.00009173065,0.00039396205,0.000034281507,0.000007692305,0.000070643386,0.000095836454],"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99776363,0.00013312076,0.00089976564,0.00023526128,0.00057265646,0.00039559056],"domain_scores_gemma":[0.99839664,0.00021167398,0.0004702838,0.0005248666,0.00028001785,0.000116497984],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.001468617,0.00027369222,0.00048604418,0.0005208806,0.00023562043,0.00059610815,0.0022425167,0.00008285587,0.008720229],"category_scores_gemma":[0.000076210265,0.00021313757,0.00012702442,0.0009466541,0.00015259905,0.0026928158,0.0003705743,0.0003124535,0.000039076524],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000118300995,0.00009163921,0.4135152,0.00024185625,0.0005039353,0.000009368136,0.0023832207,0.0015049494,0.3521323,0.00018519271,0.13453636,0.09477766],"study_design_scores_gemma":[0.00065995427,0.00003415193,0.46506053,0.0003363593,0.000107363725,0.000011967875,0.00047334522,0.001408847,0.51142156,0.0016373963,0.018360158,0.00048840244],"about_ca_topic_score_codex":0.0005434916,"about_ca_topic_score_gemma":0.00018033433,"teacher_disagreement_score":0.15928924,"about_ca_system_score_codex":0.000112917616,"about_ca_system_score_gemma":0.0000697485,"threshold_uncertainty_score":0.99218595},"labels":[],"label_agreement":null},{"id":"W2885429203","doi":"10.1109/mm.2018.043191120","title":"Approximate Computing","year":2018,"lang":"en","type":"article","venue":"IEEE Micro","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Cover (algebra); Range (aeronautics); Theoretical computer science; Programming language; Computer architecture; Computer engineering","score_opus":0.009113781485445943,"score_gpt":0.2083888003566316,"score_spread":0.19927501887118565,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2885429203","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94120896,0.00013706999,0.045105144,0.000016498661,0.0020779807,0.00010859969,0.00000371383,0.00073355157,0.010608509],"genre_scores_gemma":[0.99129933,0.000008728809,0.0077005215,0.00008735988,0.00064697134,0.0000025113432,0.0000020029536,0.000045647546,0.00020690287],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992943,0.000008121291,0.00015394448,0.0001386088,0.000081139864,0.00032392275],"domain_scores_gemma":[0.99965566,0.000016448466,0.000017306596,0.0002284311,0.000031630098,0.000050548064],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000109239816,0.00013297555,0.00012211424,0.0000681413,0.00007531447,0.00003900966,0.00017907568,0.000060102677,0.000070138776],"category_scores_gemma":[0.0000029893054,0.00013216183,0.00003167693,0.00016172143,0.000058385616,0.00010532326,0.00001858172,0.00011160248,0.0014197733],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005148041,0.000015064867,0.0004943542,0.000080015154,0.00003812928,0.0000090654785,0.0010757175,0.0016601123,0.9404882,0.00004679787,0.04784267,0.008244729],"study_design_scores_gemma":[0.00028878392,0.000034056593,0.00043955358,0.000038591574,0.000008303514,0.000020835143,0.00001853067,0.0781434,0.89515173,0.000040617586,0.025546346,0.0002692549],"about_ca_topic_score_codex":0.0000046872497,"about_ca_topic_score_gemma":0.0000022056695,"teacher_disagreement_score":0.076483294,"about_ca_system_score_codex":0.00004714308,"about_ca_system_score_gemma":0.000008056217,"threshold_uncertainty_score":0.99935776},"labels":[],"label_agreement":null},{"id":"W2897792138","doi":"10.1109/access.2018.2875376","title":"Impact of Approximate Multipliers on VGG Deep Learning Network","year":2018,"lang":"en","type":"article","venue":"IEEE Access","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":63,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Computer science; Multiplication (music); Approximation error; Set (abstract data type); Algorithm; Mathematical optimization; Mathematics","score_opus":0.0158784648859035,"score_gpt":0.28145551504655,"score_spread":0.2655770501606465,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2897792138","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9719948,0.00007610005,0.020437926,0.000002601438,0.0010259101,0.00017658542,0.0000021902408,0.0003641356,0.005919735],"genre_scores_gemma":[0.99859697,0.00004131174,0.00061965175,0.000016158558,0.0005955921,0.000015834814,0.0000037346256,0.000066627756,0.000044135137],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99889004,0.000025370688,0.00024038822,0.00018842149,0.00018770757,0.0004680682],"domain_scores_gemma":[0.99940026,0.000065551045,0.00006930502,0.00031543884,0.000059003185,0.000090466514],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017743572,0.0002104647,0.00024098105,0.000120466386,0.00009419829,0.00006482113,0.0004309741,0.00010141184,0.00012547994],"category_scores_gemma":[0.000019577152,0.00018288873,0.00009099657,0.00041234473,0.000074094314,0.00040442563,0.00003599016,0.0002471312,0.00015945596],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000059587175,0.000024230189,0.033729456,0.00005821358,0.00011780688,0.0000041341254,0.0004692796,0.9474179,0.0047879806,0.000017587692,0.0026678096,0.010646012],"study_design_scores_gemma":[0.0009889206,0.00051508954,0.07308641,0.00014968561,0.000035024375,0.000005152352,0.000021848775,0.8756805,0.04803152,0.000118616874,0.0007875641,0.00057965115],"about_ca_topic_score_codex":0.00003160516,"about_ca_topic_score_gemma":0.000008252349,"teacher_disagreement_score":0.07173739,"about_ca_system_score_codex":0.00010186824,"about_ca_system_score_gemma":0.0000146415,"threshold_uncertainty_score":0.74579865},"labels":[],"label_agreement":null},{"id":"W2901666864","doi":"10.1109/tvlsi.2018.2877107","title":"Power Scheduling With Active &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$RC$ &lt;/tex-math&gt; &lt;/inline-formula&gt; Power Grids","year":2018,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Voltage; Engineering; Power gating; Chip; Electronic engineering; Voltage drop; Electrical engineering; Computer science; Transistor","score_opus":0.00797039183236096,"score_gpt":0.21791207842553348,"score_spread":0.20994168659317253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2901666864","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46692166,0.00033157025,0.5186973,0.00011936961,0.0067284857,0.0018616656,0.0006945464,0.0015648475,0.0030805636],"genre_scores_gemma":[0.9897102,0.00021434236,0.0045914575,0.0001857484,0.0009356322,0.0007434631,0.00030175567,0.0005417972,0.0027755986],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9912499,0.0003119704,0.0025022873,0.001706998,0.002190608,0.0020381967],"domain_scores_gemma":[0.9945139,0.000381818,0.0006630988,0.0019466531,0.0017636397,0.0007308891],"candidate_categories":["metaepi_narrow","sts","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0013542791,0.0019137906,0.0016891606,0.0015899846,0.0013574905,0.0007744823,0.0010426644,0.0012209319,0.00047701615],"category_scores_gemma":[0.000064224754,0.0016647128,0.0007139135,0.002365371,0.00038171347,0.0039763954,0.000019697924,0.0017315655,0.0025443682],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0029770394,0.003743398,0.00020416027,0.0014889844,0.0040488206,0.00023021457,0.02918528,0.60111016,0.326116,0.014097589,0.0062035476,0.010594784],"study_design_scores_gemma":[0.0053471215,0.0019474147,0.00058313477,0.0021461162,0.0005184465,0.0003728126,0.0018004891,0.83255446,0.11555299,0.000060565926,0.035926122,0.0031903093],"about_ca_topic_score_codex":0.00006408385,"about_ca_topic_score_gemma":0.0010061528,"teacher_disagreement_score":0.5227886,"about_ca_system_score_codex":0.0016187441,"about_ca_system_score_gemma":0.00046712134,"threshold_uncertainty_score":0.9999426},"labels":[],"label_agreement":null},{"id":"W2903735800","doi":"10.1109/fpl.2018.00014","title":"Embracing Diversity: Enhanced DSP Blocks for Low-Precision Deep Learning on FPGAs","year":2018,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":67,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Digital signal processing; Computer science; Field-programmable gate array; Convolutional neural network; Floating point; Embedded system; Block (permutation group theory); Parallel computing; Overhead (engineering); Computer hardware; Algorithm; Artificial intelligence; Mathematics","score_opus":0.00865661826823669,"score_gpt":0.21339800777705237,"score_spread":0.20474138950881568,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2903735800","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.66974217,0.000036095167,0.28029644,0.000019379708,0.0011472004,0.00031363356,0.0000014432244,0.00080708234,0.047636554],"genre_scores_gemma":[0.99309963,0.00001844922,0.003913493,0.000092818525,0.00047371554,0.000018495288,0.0000063251423,0.000055895194,0.0023212053],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99872094,0.000017070408,0.00022108934,0.0003078195,0.00026088546,0.00047221687],"domain_scores_gemma":[0.99929434,0.00017701367,0.000037912785,0.00028853046,0.00009601045,0.00010618056],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024873347,0.00023409883,0.00022428815,0.00019255174,0.0004651083,0.000058515194,0.00027038035,0.00013858377,0.0003782346],"category_scores_gemma":[0.000080389415,0.00022063247,0.0000862654,0.00022851113,0.00003961899,0.0002981342,0.00015168298,0.00022772649,0.00064641325],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000737134,0.00015545846,0.0007557238,0.00035373005,0.00032673695,0.000015104073,0.009857676,0.37727585,0.30395913,0.00096256286,0.013444665,0.29215622],"study_design_scores_gemma":[0.0011884591,0.0005943624,0.0004883818,0.0001548773,0.00003362309,0.0000026021592,0.00022815917,0.34567183,0.6451678,0.00038683874,0.005524775,0.0005582636],"about_ca_topic_score_codex":0.000008311185,"about_ca_topic_score_gemma":0.000019760988,"teacher_disagreement_score":0.3412087,"about_ca_system_score_codex":0.00012542139,"about_ca_system_score_gemma":0.000008867138,"threshold_uncertainty_score":0.8997131},"labels":[],"label_agreement":null},{"id":"W2908171364","doi":"10.1109/tcad.2018.2890532","title":"A Novel Heuristic Search Method for Two-Level Approximate Logic Synthesis","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Complement (music); Heuristic; Set (abstract data type); Computer science; Product (mathematics); Prime (order theory); Constraint (computer-aided design); State (computer science); Algorithm; Mathematical optimization; Mathematics; Combinatorics","score_opus":0.05738437659770701,"score_gpt":0.2621432517209108,"score_spread":0.2047588751232038,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2908171364","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0064837695,0.00015961025,0.9888216,0.000009985686,0.0018456829,0.0018765657,0.0003161079,0.00036343318,0.00012321766],"genre_scores_gemma":[0.9240429,0.000042532858,0.07523301,0.00002265098,0.00006905157,0.00032615103,0.0000067907013,0.000104051585,0.00015286313],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975816,0.00020964895,0.00078354153,0.00053333055,0.00035142555,0.00054044224],"domain_scores_gemma":[0.99755347,0.0013679076,0.000112936425,0.00049474987,0.0003091374,0.00016177131],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010579634,0.0004765633,0.0008623435,0.00054914854,0.00013246988,0.0001422055,0.0003449667,0.00023276327,0.000026625117],"category_scores_gemma":[0.000009783268,0.00040793992,0.0001669387,0.0005205456,0.000056086516,0.00022137507,0.0000019272452,0.000381665,0.000036525915],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000057408466,0.00013815875,0.000003102395,0.00082592457,0.00032312682,0.0000032758892,0.00026250878,0.8179842,0.14746045,0.0004399809,0.00010362134,0.032398216],"study_design_scores_gemma":[0.0011685046,0.0004653092,0.0000109301445,0.0005576881,0.00009347074,0.00009889538,0.00013557683,0.91918254,0.0777969,0.0000306357,0.000041095656,0.00041847213],"about_ca_topic_score_codex":0.0001630874,"about_ca_topic_score_gemma":0.0000032468204,"teacher_disagreement_score":0.91755915,"about_ca_system_score_codex":0.00017123041,"about_ca_system_score_gemma":0.00009769188,"threshold_uncertainty_score":0.9998372},"labels":[],"label_agreement":null},{"id":"W29154422","doi":"10.1002/ehf2.12153","title":"Optimization Technique for FB/TB Assignment in PD-SOI Digital CMOS Circuits","year":2000,"lang":"en","type":"article","venue":"ESC Heart Failure","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"GE Healthcare","keywords":"Digital electronics; Electronic circuit; CMOS; Silicon on insulator; Electronic engineering; Combinational logic; Leakage (economics); Benchmark (surveying); Computer science; Transistor; Logic gate; Engineering; Electrical engineering; Materials science; Silicon; Optoelectronics","score_opus":0.005498642968074738,"score_gpt":0.19430367198643386,"score_spread":0.18880502901835913,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W29154422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07957743,0.0002874179,0.8981447,0.0026091924,0.0006614759,0.005867774,0.00019389187,0.0020491998,0.010608902],"genre_scores_gemma":[0.9790276,0.00001787729,0.019598426,0.00010756622,0.00013979567,0.0004991422,0.00006215725,0.000081929575,0.00046550328],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.998809,0.000015557054,0.00030235623,0.00025110523,0.0001941532,0.0004278666],"domain_scores_gemma":[0.99954337,0.000040648574,0.000017260165,0.00027698145,0.000027369582,0.000094397066],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016248159,0.00022201263,0.00022616005,0.00014501093,0.000058186528,0.000098496515,0.00014427665,0.00019104233,0.0004801929],"category_scores_gemma":[0.000015829475,0.00023411379,0.000065863795,0.00031854343,0.000021098955,0.00047955825,0.000012592917,0.00020528439,0.00019384419],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014264141,0.000078830984,0.0008199633,0.00014151308,0.0000275644,0.0000090389885,0.0002888234,0.92696095,0.013388196,0.00007268685,0.04844361,0.0097545665],"study_design_scores_gemma":[0.0026190272,0.00039576823,0.0015091483,0.00043686104,0.00002801523,0.000082153405,0.00008524888,0.27836394,0.09271873,0.00028948273,0.6219163,0.0015553681],"about_ca_topic_score_codex":0.000005284375,"about_ca_topic_score_gemma":0.0000059617164,"teacher_disagreement_score":0.8994502,"about_ca_system_score_codex":0.0001894838,"about_ca_system_score_gemma":0.000035403526,"threshold_uncertainty_score":0.9546883},"labels":[],"label_agreement":null},{"id":"W2918058197","doi":"10.1109/isocc.2018.8649931","title":"Temperature Independent Subthreshold Circuits Design","year":2018,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Polytechnique Montréal","funders":"","keywords":"NMOS logic; PMOS logic; Subthreshold conduction; Electronic circuit; Transistor; MOSFET; Electronic engineering; Computer science; Logic gate; Materials science; Electrical engineering; Optoelectronics; Voltage; Engineering","score_opus":0.014806414601199849,"score_gpt":0.20244495983675476,"score_spread":0.1876385452355549,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2918058197","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7816773,0.0005897844,0.09295401,0.00012289146,0.0037997412,0.0008763099,0.000009271816,0.0033738883,0.11659682],"genre_scores_gemma":[0.9958184,0.000032898042,0.0016296421,0.00020201874,0.00048189698,0.000025363077,0.0000037633392,0.0000673975,0.0017386227],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99879897,0.000020618965,0.0002143528,0.00024030212,0.0002791715,0.00044656548],"domain_scores_gemma":[0.9993286,0.000029800603,0.000015940128,0.00041781843,0.00007625125,0.00013159438],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00022847872,0.0002353283,0.00017576506,0.00014159696,0.000096422744,0.00009276394,0.00030153868,0.00019760198,0.0010560652],"category_scores_gemma":[0.000011364269,0.00020443293,0.000044038323,0.0003318608,0.00005684907,0.00033194647,0.00003070144,0.00026003562,0.001923205],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025684554,0.0000902857,0.0026835878,0.000116610056,0.00021560014,0.00007994868,0.0015603047,0.011211088,0.67278147,0.0025449097,0.29946133,0.009229147],"study_design_scores_gemma":[0.001009568,0.0002807362,0.006787868,0.00005847916,0.000030411271,0.00006678168,0.00008385926,0.027019652,0.9471233,0.0003359845,0.016247394,0.0009559775],"about_ca_topic_score_codex":0.0000049103837,"about_ca_topic_score_gemma":0.000012680356,"teacher_disagreement_score":0.28321394,"about_ca_system_score_codex":0.00009208525,"about_ca_system_score_gemma":0.000033112316,"threshold_uncertainty_score":0.9998571},"labels":[],"label_agreement":null},{"id":"W2921538540","doi":"10.1109/isscc.2019.8662322","title":"6.2 A 60Gb/s PAM-4 ADC-DSP Transceiver in 7nm CMOS with SNR-Based Adaptive Power Scaling Achieving 6.9pJ/b at 32dB Loss","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":64,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Huawei Technologies (Canada)","funders":"","keywords":"SerDes; CMOS; Transceiver; Computer science; Digital signal processing; Context (archaeology); Electronic engineering; Embedded system; Computer hardware; Engineering","score_opus":0.0035803961204692513,"score_gpt":0.15652155470216264,"score_spread":0.15294115858169338,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2921538540","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96729106,0.00020935306,0.01478675,0.00008219636,0.0003417594,0.0007837017,0.000013686707,0.0006148062,0.015876686],"genre_scores_gemma":[0.9950446,0.00001620075,0.0034525674,0.0001964419,0.000049404054,0.00005079785,0.000012525581,0.00015536179,0.001022126],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975778,0.00005392012,0.0004578543,0.0005530962,0.00049389596,0.0008634751],"domain_scores_gemma":[0.9989745,0.00014542221,0.000056504115,0.0005789164,0.00006586804,0.00017877397],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00030607343,0.00052094343,0.0005265604,0.00034637246,0.000081637605,0.00006185202,0.0003614266,0.00022393107,0.0014458282],"category_scores_gemma":[0.0000078591665,0.00043641057,0.00012676218,0.0006250535,0.00008071229,0.0005828657,0.000032512122,0.0005019374,0.0010121],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0012904018,0.0002998663,0.12075791,0.000557722,0.00036180188,0.00030907698,0.006422774,0.8083038,0.05721669,0.0006408361,0.0011825266,0.002656622],"study_design_scores_gemma":[0.018173363,0.0017262979,0.10004466,0.0024187416,0.00019902128,0.00009581452,0.001709158,0.7107642,0.14990766,0.000040478266,0.010035013,0.004885557],"about_ca_topic_score_codex":0.00007544063,"about_ca_topic_score_gemma":0.00018047384,"teacher_disagreement_score":0.097539544,"about_ca_system_score_codex":0.00044983727,"about_ca_system_score_gemma":0.00007169993,"threshold_uncertainty_score":0.9998088},"labels":[],"label_agreement":null},{"id":"W2943308041","doi":"10.23919/date.2019.8714966","title":"Finding All DC Operating Points Using Interval Arithmetic Based Verification Algorithms","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Scalability; Interval (graph theory); Interval arithmetic; Algorithm; CMOS; State (computer science); Operator (biology); Mathematics; Electronic engineering; Engineering","score_opus":0.027241591836696135,"score_gpt":0.25048300141215724,"score_spread":0.2232414095754611,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2943308041","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.806507,0.00003975169,0.18868396,0.000042256546,0.0009148323,0.00029521613,0.0000031616923,0.00044772448,0.0030660958],"genre_scores_gemma":[0.9100225,0.0000035904438,0.08948426,0.00012361984,0.000084083105,0.000010799938,0.00001787037,0.000062556835,0.00019075151],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987805,0.00003150983,0.00032968714,0.0002650483,0.00022241514,0.00037085012],"domain_scores_gemma":[0.9994356,0.000054102355,0.00003758397,0.00035210387,0.000044281624,0.00007630622],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00033582858,0.00021566697,0.00021053526,0.0001872767,0.000059238428,0.00012538349,0.00021449216,0.00010130152,0.00055555056],"category_scores_gemma":[0.000021110774,0.00021152715,0.000059970233,0.00024436766,0.000015725514,0.0004785659,0.00003197679,0.00021010322,0.00063935487],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011181133,0.00006731166,0.005545633,0.00031871872,0.0001256052,0.00001897743,0.0010152258,0.45297486,0.52912825,0.0003223045,0.0005593136,0.009912635],"study_design_scores_gemma":[0.00043819266,0.000035544657,0.0008490049,0.00008358992,0.000014827494,0.000010740826,0.00007529014,0.9131713,0.084610164,0.000007733945,0.0004292924,0.00027433096],"about_ca_topic_score_codex":0.000027929425,"about_ca_topic_score_gemma":0.0000020205068,"teacher_disagreement_score":0.46019644,"about_ca_system_score_codex":0.0002178174,"about_ca_system_score_gemma":0.000028789545,"threshold_uncertainty_score":0.8625827},"labels":[],"label_agreement":null},{"id":"W2943422048","doi":"10.1109/iscas.2019.8701880","title":"Energy-Efficient Approximate MAC Unit","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Computer science; Energy consumption; Convolutional neural network; Reduction (mathematics); Power (physics); Energy (signal processing); Unit (ring theory); Smoothing; Power consumption; Efficient energy use; Architecture; Artificial intelligence; Mathematics; Electrical engineering; Engineering","score_opus":0.006008932852871851,"score_gpt":0.17488301994590538,"score_spread":0.16887408709303353,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2943422048","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68706274,0.00015043156,0.051348556,0.000026833086,0.0010111675,0.00016055872,0.0000034407046,0.0011635346,0.25907275],"genre_scores_gemma":[0.99218225,0.000021940506,0.0012030819,0.000076721255,0.000046765384,0.000013573786,0.00000645812,0.0000442338,0.0064049824],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992196,0.000007890278,0.00014862575,0.00014818412,0.00016385397,0.0003118234],"domain_scores_gemma":[0.99954915,0.000017958817,0.000011778596,0.00033281953,0.000020107176,0.000068205554],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000084550586,0.00014808524,0.00013225673,0.000102706246,0.00002359334,0.000030403598,0.00017539352,0.000062404004,0.0012896294],"category_scores_gemma":[0.0000012590568,0.00012685468,0.00003685216,0.00022536193,0.000012654718,0.000086177875,0.000032660617,0.00008829084,0.002135622],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001645024,0.00009137916,0.0036056924,0.00023449847,0.00010942976,0.000013917549,0.00042139497,0.8805488,0.042653333,0.045017894,0.014639331,0.012647891],"study_design_scores_gemma":[0.00032138292,0.000025497648,0.0004342724,0.000014262214,0.000005999785,0.000004745496,0.000037356906,0.92011946,0.039616294,0.000052923337,0.03910476,0.00026302272],"about_ca_topic_score_codex":0.000012503973,"about_ca_topic_score_gemma":0.0000021368214,"teacher_disagreement_score":0.3051195,"about_ca_system_score_codex":0.000039787228,"about_ca_system_score_gemma":0.000009694046,"threshold_uncertainty_score":0.9996233},"labels":[],"label_agreement":null},{"id":"W2946063265","doi":"10.23919/date.2019.8715183","title":"Thermal-Aware Design and Flow for FPGA Performance Improvement","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Defense Advanced Research Projects Agency; University of Toronto","keywords":"Field-programmable gate array; Computer science; Overhead (engineering); Margin (machine learning); Design flow; Embedded system; Range (aeronautics); Computer engineering; Engineering; Machine learning","score_opus":0.007769199085183681,"score_gpt":0.1798552100590251,"score_spread":0.17208601097384144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2946063265","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8082871,0.00022104895,0.18642151,0.000039892842,0.0006525356,0.0014430542,0.0000063152074,0.0004786134,0.0024499595],"genre_scores_gemma":[0.9770248,0.00013171197,0.020826837,0.000109012806,0.00007678564,0.00015560105,0.0000060109373,0.00006076591,0.0016084714],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991209,0.0000063825587,0.00018569564,0.00020488752,0.00012222865,0.0003599313],"domain_scores_gemma":[0.9995549,0.000056955738,0.00001861373,0.00026413923,0.000035121124,0.0000702932],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020838546,0.00019899056,0.00017603046,0.00007107306,0.000053938467,0.000044997923,0.0001399831,0.00007608049,0.00024624245],"category_scores_gemma":[0.0000024392473,0.00016587951,0.00003501872,0.00008179526,0.000015994394,0.00034461447,0.000027966014,0.00008844174,0.00022028954],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013334386,0.00005498452,0.002797932,0.0013102865,0.00020023962,0.0000020192847,0.00093287526,0.61320925,0.14566769,0.00021228337,0.011934769,0.22354436],"study_design_scores_gemma":[0.0007502247,0.0002893474,0.0009323502,0.00002304711,0.000011217313,0.0000014113967,0.00003117137,0.8791525,0.115743585,0.000013847293,0.0027911086,0.00026020795],"about_ca_topic_score_codex":0.0000021099693,"about_ca_topic_score_gemma":6.3407157e-7,"teacher_disagreement_score":0.26594326,"about_ca_system_score_codex":0.000056656492,"about_ca_system_score_gemma":0.000016586073,"threshold_uncertainty_score":0.676437},"labels":[],"label_agreement":null},{"id":"W2946208315","doi":"10.23919/date.2019.8714957","title":"Using Machine Learning for Quality Configurable Approximate Computing","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Flexibility (engineering); Overhead (engineering); Rollback; Computation; Quality (philosophy); Key (lock); Approximation error; Approximation algorithm; Error detection and correction; Control (management); Computer engineering; Machine learning; Artificial intelligence; Algorithm; Database","score_opus":0.03633054190274105,"score_gpt":0.27657918145862814,"score_spread":0.2402486395558871,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2946208315","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.667021,0.000120309065,0.31865764,0.000009541594,0.0004579728,0.00041919842,0.0000036372492,0.00073270325,0.012577998],"genre_scores_gemma":[0.97104424,0.0000058467986,0.027910193,0.0000372896,0.00006568286,0.0000050834096,0.000018070314,0.000060470447,0.0008531493],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99889576,0.000027987215,0.00031228754,0.00020553012,0.00013876284,0.0004196797],"domain_scores_gemma":[0.99950594,0.00012996812,0.000050975803,0.00020865996,0.000046013112,0.000058472702],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00054505054,0.00018330893,0.0002778494,0.00007679696,0.00010642289,0.00006338814,0.00014029928,0.00007656729,0.00022070602],"category_scores_gemma":[0.000021825344,0.00017327236,0.00006656115,0.00014217939,0.000014277077,0.00022151205,0.000027217367,0.00019847779,0.00012983869],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019633988,0.000016768297,0.014803405,0.00066354196,0.000066844616,7.745354e-7,0.00036963748,0.8244435,0.15496999,0.0026677703,0.00014654001,0.0018315536],"study_design_scores_gemma":[0.00061900844,0.000027533157,0.00030396073,0.000032007076,0.000008753308,0.0000037280015,0.000078476136,0.9599317,0.03593252,0.000047482168,0.0027494407,0.00026541908],"about_ca_topic_score_codex":0.000075933654,"about_ca_topic_score_gemma":0.0000041598582,"teacher_disagreement_score":0.30402324,"about_ca_system_score_codex":0.00007834468,"about_ca_system_score_gemma":0.000013990109,"threshold_uncertainty_score":0.70658416},"labels":[],"label_agreement":null},{"id":"W2946711010","doi":"10.23919/date.2019.8714868","title":"A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":60,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Logarithm; Multiplier (economics); Adder; Operand; Computer science; Latency (audio); Arithmetic; Power consumption; Approximation algorithm; Algorithm; Mathematics; Power (physics); Computer hardware","score_opus":0.0038777655713050935,"score_gpt":0.17778731526299804,"score_spread":0.17390954969169295,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2946711010","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9466025,0.00006734944,0.03185217,0.000037035643,0.0005672152,0.0007620898,0.0000053576455,0.0009742904,0.019131955],"genre_scores_gemma":[0.9916416,0.000008850495,0.005731926,0.00007822829,0.00005220837,0.00004684008,0.00000610456,0.00006747476,0.0023667684],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998931,0.000007720135,0.00018954695,0.00025799003,0.00019011127,0.00042366085],"domain_scores_gemma":[0.9992957,0.00005752311,0.000025961315,0.0004772802,0.000048487924,0.00009503517],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00009507052,0.00023324873,0.00020411078,0.00011320587,0.00003627934,0.000056729175,0.00022526755,0.000083452454,0.0006515304],"category_scores_gemma":[0.000009992471,0.00017140953,0.000044049284,0.00022524486,0.000024633051,0.00019908312,0.000039392075,0.00020339187,0.0020978437],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001433664,0.00018805798,0.008166303,0.0003479129,0.00027637332,0.000028474311,0.0013728748,0.79415333,0.17726181,0.0006102242,0.0052189315,0.012232349],"study_design_scores_gemma":[0.001443259,0.000115663934,0.0035871875,0.000033625674,0.0000143391535,0.00001359247,0.00006950808,0.94685817,0.038289394,0.0000031601944,0.009151284,0.00042079846],"about_ca_topic_score_codex":0.0000210982,"about_ca_topic_score_gemma":0.000009142534,"teacher_disagreement_score":0.15270488,"about_ca_system_score_codex":0.00009913418,"about_ca_system_score_gemma":0.000031378455,"threshold_uncertainty_score":0.99867916},"labels":[],"label_agreement":null},{"id":"W2951827317","doi":"10.48550/arxiv.1412.4130","title":"Energy Consumption of VLSI Decoders","year":2014,"lang":"en","type":"preprint","venue":"arXiv (Cornell University)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Decoding methods; Computation; Mathematics; Code word; Bounded function; Discrete mathematics; Very-large-scale integration; Block (permutation group theory); Energy (signal processing); Algorithm; Arithmetic; Combinatorics; Computer science; Statistics","score_opus":0.04120808404431083,"score_gpt":0.15605576418103537,"score_spread":0.11484768013672453,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2951827317","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6781838,0.00015826026,0.3158063,0.000003783255,0.0008471929,0.000114395174,0.000019153129,0.00037067095,0.0044964226],"genre_scores_gemma":[0.9979384,0.0011552845,0.0002888424,0.000018663557,0.00007046444,0.0000010681067,0.000038363007,0.000055141543,0.00043375223],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988637,0.00005389136,0.00024523042,0.0004483056,0.00008024223,0.0003086192],"domain_scores_gemma":[0.99886966,0.000068055204,0.00013453737,0.0007264521,0.00008188923,0.00011942514],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001335419,0.00032635618,0.00040477666,0.00034871482,0.00004345729,0.00001895283,0.0005291228,0.0003932994,0.00017427355],"category_scores_gemma":[0.000007939307,0.00040878655,0.00017234619,0.0002048984,0.00012395153,0.00015533224,0.00023213071,0.00035433617,0.0001251228],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022973416,0.000024040264,0.0030076313,0.0004055748,0.00017344973,0.000028336413,0.0000771002,0.98649323,0.0005503858,0.007305672,0.0012321471,0.00067943236],"study_design_scores_gemma":[0.00064550893,0.000038444792,0.0013190527,0.00019638933,0.00017031809,0.0000029093349,0.000025607513,0.985675,0.0063307732,0.0025317743,0.0024209674,0.00064325193],"about_ca_topic_score_codex":0.00007225717,"about_ca_topic_score_gemma":0.000039784863,"teacher_disagreement_score":0.3197546,"about_ca_system_score_codex":0.00020009097,"about_ca_system_score_gemma":0.000048638576,"threshold_uncertainty_score":0.9998364},"labels":[],"label_agreement":null},{"id":"W2952430583","doi":"10.1109/fccm.2019.00044","title":"Fast Voltage Transients on FPGAs: Impact and Mitigation Strategies","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Transient (computer programming); Computer science; Signal edge; Voltage; Field-programmable gate array; Clock rate; Clock gating; Power (physics); Enhanced Data Rates for GSM Evolution; Static timing analysis; Electronic engineering; Embedded system; Real-time computing; Electrical engineering; Engineering; Computer hardware; Clock signal; Clock skew; Telecommunications; Physics; Chip","score_opus":0.003283278951237121,"score_gpt":0.199447012584424,"score_spread":0.19616373363318687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2952430583","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9677845,0.000049222675,0.0040151384,0.000010015815,0.00020980951,0.00017930311,0.00000672899,0.00025540972,0.027489852],"genre_scores_gemma":[0.9993373,0.000028933939,0.00014762249,0.000024227336,0.000029538505,0.0000048515158,0.000009146814,0.000024855699,0.00039351714],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9994344,0.0000055720147,0.00011237393,0.00012557731,0.00012628888,0.0001957736],"domain_scores_gemma":[0.9997515,0.000018947429,0.0000099937315,0.00014836795,0.000013064417,0.000058099606],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000055268272,0.00013879394,0.00011356923,0.000083355946,0.000021308282,0.000074773154,0.00006195984,0.00005799347,0.00030725377],"category_scores_gemma":[0.0000013435321,0.00011099966,0.000029697027,0.000096838674,0.000014727115,0.00048958964,0.0000042752927,0.000094672054,0.0003693621],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009817573,0.000107902495,0.026217362,0.0005793724,0.00026963084,0.000015491163,0.0054973774,0.459905,0.4653768,0.004074251,0.007131503,0.030727126],"study_design_scores_gemma":[0.004160541,0.0014332683,0.3495132,0.0002934881,0.00005325477,0.000024760273,0.0024792876,0.46574917,0.17069356,0.000883773,0.0031121927,0.0016034815],"about_ca_topic_score_codex":0.000012430891,"about_ca_topic_score_gemma":0.0000068056224,"teacher_disagreement_score":0.32329586,"about_ca_system_score_codex":0.000041323543,"about_ca_system_score_gemma":0.00001191931,"threshold_uncertainty_score":0.47475255},"labels":[],"label_agreement":null},{"id":"W2954748826","doi":"10.1109/tc.2019.2926275","title":"Design and Analysis of Area and Power Efficient Approximate Booth Multipliers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":129,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"University of Saskatchewan","keywords":"Multiplier (economics); Booth's multiplication algorithm; Computer science; Arithmetic; Algorithm; Approximation error; Adder; Mathematics","score_opus":0.008221479260659581,"score_gpt":0.1870785827645566,"score_spread":0.17885710350389702,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2954748826","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41585404,0.000031522228,0.5835116,0.000005046718,0.00028120054,0.00017676053,0.0000075709054,0.000091407506,0.000040836258],"genre_scores_gemma":[0.9854185,0.000043292137,0.014462431,0.000021869437,0.0000026752289,0.000010203523,0.0000013607623,0.000023847375,0.000015801543],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991993,0.00002334617,0.00020121443,0.00022927455,0.00014752994,0.00019935441],"domain_scores_gemma":[0.9994926,0.0001342187,0.000030524752,0.00023929129,0.000021729504,0.00008162251],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012279545,0.00017737929,0.00029417538,0.0005178252,0.00004730579,0.00002774003,0.000086995344,0.000064928776,0.00002765839],"category_scores_gemma":[3.5914783e-7,0.00017146417,0.000072573326,0.0004881277,0.000054800723,0.000083036175,0.0000012816056,0.00012529433,0.000008455374],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026435211,0.000037019883,0.000095207884,0.000034691,0.00048997597,0.000001190046,0.00077075063,0.99086875,0.004406624,0.000005498495,0.000027542143,0.0032362915],"study_design_scores_gemma":[0.00051025354,0.000093093106,0.0008077063,0.000030307006,0.00020845773,0.0000026020693,0.000040891606,0.98442256,0.013683537,0.0000012291175,0.000019989038,0.00017934873],"about_ca_topic_score_codex":0.0000046609866,"about_ca_topic_score_gemma":8.665332e-7,"teacher_disagreement_score":0.56956446,"about_ca_system_score_codex":0.000042675674,"about_ca_system_score_gemma":0.000007678445,"threshold_uncertainty_score":0.6992106},"labels":[],"label_agreement":null},{"id":"W2968661927","doi":"10.1109/isscs.2019.8801735","title":"Single Ended Computational SRAM Bit-Cell","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; University of Ottawa","funders":"","keywords":"Static random-access memory; Computer science; Bottleneck; Reliability (semiconductor); Transistor; Bandwidth (computing); Memory architecture; Embedded system; Parallel computing; Computer hardware; Power (physics); Engineering; Computer network; Electrical engineering","score_opus":0.006174038804489993,"score_gpt":0.1702680856126857,"score_spread":0.1640940468081957,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2968661927","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68980503,0.000075230746,0.03491707,0.000041004114,0.00081296795,0.0001967407,0.0000035185951,0.00077921763,0.2733692],"genre_scores_gemma":[0.98727864,0.0000021860124,0.009233808,0.00011220308,0.00005295988,0.0000047171225,0.000015476646,0.000029325904,0.0032706608],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99934435,0.0000065306026,0.00014496497,0.00012607525,0.00016750864,0.00021059458],"domain_scores_gemma":[0.9997056,0.000042979693,0.00001287867,0.00016018182,0.00002588031,0.000052437525],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000053589705,0.00011708571,0.00010981024,0.00008068945,0.000020328149,0.00003405753,0.00011609314,0.000081438266,0.0010068183],"category_scores_gemma":[0.0000019052364,0.00011037764,0.0000344245,0.00014387179,0.000011468237,0.0001813339,0.000017661429,0.00013305823,0.0046988344],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000072025186,0.00010829551,0.0024984693,0.00012372262,0.000038686547,0.0000052623323,0.0002932695,0.87926304,0.07759901,0.0019920769,0.035869583,0.0022013858],"study_design_scores_gemma":[0.0012046668,0.00013187698,0.0025102156,0.000018918337,0.000010164441,0.000009770113,0.000058598973,0.85661805,0.09958942,0.0006194309,0.03872248,0.00050641753],"about_ca_topic_score_codex":0.000003456212,"about_ca_topic_score_gemma":0.000001273626,"teacher_disagreement_score":0.2974736,"about_ca_system_score_codex":0.000057157224,"about_ca_system_score_gemma":0.000014099603,"threshold_uncertainty_score":0.9999064},"labels":[],"label_agreement":null},{"id":"W2972436488","doi":"10.1145/3354188","title":"FRoC 2.0","year":2019,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Field-programmable gate array; Static random-access memory; Node (physics); Embedded system; Voltage; Power consumption; Power (physics); Computer hardware; Electrical engineering","score_opus":0.007840059544261183,"score_gpt":0.18944967565920878,"score_spread":0.1816096161149476,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2972436488","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.93790585,0.002730988,0.02795541,0.0004317201,0.0033045695,0.0008218229,0.000026474048,0.0028013862,0.024021773],"genre_scores_gemma":[0.9961327,0.00035478116,0.00020930743,0.000022098278,0.000017065704,0.0001081909,0.0000020960867,0.000035120036,0.0031186873],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990971,0.00001585362,0.0002492739,0.0002452481,0.00008851745,0.00030400587],"domain_scores_gemma":[0.9991679,0.000065943736,0.000027478744,0.000660635,0.000027616928,0.000050396928],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00013069682,0.000189102,0.00028160465,0.0005827333,0.0001078064,0.00003432398,0.0002713407,0.0003696953,0.0002851765],"category_scores_gemma":[0.000005527708,0.00017997249,0.00003788744,0.00045905187,0.00005393899,0.00017398117,0.000001605144,0.00041661662,0.0011176636],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00021022763,0.00041676903,0.01358607,0.0030165303,0.0021229235,0.00009155656,0.0013001247,0.2481206,0.19690692,0.024782376,0.008358955,0.50108695],"study_design_scores_gemma":[0.0072773616,0.0020156438,0.0021820676,0.0015562386,0.00029046278,0.0015108838,0.005219639,0.19791178,0.4433617,0.007280529,0.32736146,0.004032219],"about_ca_topic_score_codex":0.000013275698,"about_ca_topic_score_gemma":0.0000048661927,"teacher_disagreement_score":0.4970547,"about_ca_system_score_codex":0.000047624453,"about_ca_system_score_gemma":0.000012032228,"threshold_uncertainty_score":0.9996601},"labels":[],"label_agreement":null},{"id":"W2979641349","doi":"10.1109/ccece.2019.8861800","title":"Approximate Leading One Detector Design for a Hardware-Efficient Mitchell Multiplier","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Adder; Multiplier (economics); Logarithm; Detector; Multiplexing; Arithmetic; Computer science; Computer hardware; Circuit design; Mathematics; Algorithm; Embedded system; Telecommunications","score_opus":0.021715144746233126,"score_gpt":0.21357526602149032,"score_spread":0.1918601212752572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2979641349","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22897293,0.00013827004,0.7648962,0.000013717353,0.00067412347,0.0015354133,0.000008575115,0.0008836903,0.0028770594],"genre_scores_gemma":[0.89413923,0.000009759323,0.10283969,0.0000459458,0.00009494217,0.00021841933,0.00000575804,0.00012083599,0.002525401],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99843645,0.00001699172,0.00031551192,0.00034771636,0.0002311882,0.0006521284],"domain_scores_gemma":[0.9991576,0.0001841567,0.000037051286,0.00043769996,0.00006180385,0.00012165462],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00035366847,0.00029303654,0.00033837836,0.0001753853,0.00006550372,0.00007088764,0.0002689293,0.00013784194,0.00029804162],"category_scores_gemma":[0.000026585096,0.0002745691,0.00011206653,0.00022285616,0.000021402311,0.00016791861,0.000035780828,0.00015997185,0.0017534262],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007316148,0.00007987193,0.00025000426,0.00054320676,0.0001122188,0.0000017255134,0.0005927834,0.5591044,0.43391734,0.00026907882,0.0019473842,0.0031088325],"study_design_scores_gemma":[0.000848353,0.00007297722,0.00008207302,0.000050700648,0.00001904914,0.0000018599427,0.000029374503,0.65641934,0.34039667,0.000018261011,0.0017377334,0.00032357668],"about_ca_topic_score_codex":0.000003073535,"about_ca_topic_score_gemma":0.0000012489975,"teacher_disagreement_score":0.6651663,"about_ca_system_score_codex":0.00016443557,"about_ca_system_score_gemma":0.000024048628,"threshold_uncertainty_score":0.9999707},"labels":[],"label_agreement":null},{"id":"W2980172915","doi":"10.1109/access.2019.2946513","title":"Input-Conscious Approximate Multiply-Accumulate (MAC) Unit for Energy-Efficiency","year":2019,"lang":"en","type":"article","venue":"IEEE Access","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":54,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Operand; Computer science; Energy consumption; Multiplication (music); Efficient energy use; Digital signal processing; Overhead (engineering); Block (permutation group theory); Computer hardware; Field-programmable gate array; Embedded system; Parallel computing; Mathematics; Electrical engineering; Engineering","score_opus":0.02440673003919295,"score_gpt":0.2672710706981587,"score_spread":0.24286434065896575,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2980172915","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.86874044,0.00022869534,0.12234647,0.000027457427,0.003274924,0.00073832675,0.000037600046,0.000905117,0.0037009458],"genre_scores_gemma":[0.99764335,0.00005937594,0.0009781213,0.00016029179,0.00020392332,0.00016474919,0.00002136164,0.00012229837,0.0006465343],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99828553,0.000020889398,0.00038226662,0.00038909292,0.00024393603,0.00067826035],"domain_scores_gemma":[0.9989416,0.00012953689,0.00007243834,0.00063151045,0.00009708153,0.00012782944],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00021235514,0.0003393984,0.00034670698,0.00025504688,0.000107303815,0.00021048199,0.00093970966,0.00016432915,0.000099771176],"category_scores_gemma":[0.000016519325,0.00032561575,0.00010431016,0.0004883604,0.000044660952,0.00086944096,0.000076601485,0.00017458128,0.00023285187],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014294405,0.00021348141,0.012565055,0.0010713565,0.00024431982,0.000026451376,0.0009554743,0.87165684,0.07980876,0.0013061645,0.007908426,0.02410075],"study_design_scores_gemma":[0.0018404399,0.00008469378,0.0007900233,0.00006911091,0.000031885058,0.000008949546,0.00001998042,0.8493993,0.1288135,0.00032178327,0.017890433,0.0007298555],"about_ca_topic_score_codex":0.00004969696,"about_ca_topic_score_gemma":0.00001852349,"teacher_disagreement_score":0.12890288,"about_ca_system_score_codex":0.0000767703,"about_ca_system_score_gemma":0.000041370502,"threshold_uncertainty_score":0.9999196},"labels":[],"label_agreement":null},{"id":"W2980235527","doi":"10.1109/tvlsi.2019.2940943","title":"Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":147,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"MNIST database; Computer science; Artificial neural network; Convolutional neural network; Noise (video); Multiplication (music); Artificial intelligence; Efficient energy use; Computer engineering; Deep neural networks; Machine learning; Algorithm; Mathematics","score_opus":0.009042114404894398,"score_gpt":0.20744604993328675,"score_spread":0.19840393552839236,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2980235527","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41057488,0.00020245115,0.58609337,0.0000058257465,0.0022414615,0.0006274537,0.000037999187,0.00015919788,0.000057358266],"genre_scores_gemma":[0.999318,0.000042330124,0.00030923705,0.000016681106,0.000083178864,0.000067031106,0.0000075986104,0.00006042117,0.00009552107],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99827963,0.00010032919,0.0005722405,0.00031785268,0.00031797515,0.0004119756],"domain_scores_gemma":[0.9989727,0.00019665483,0.00014634038,0.0004735264,0.00012910797,0.00008164537],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00042968403,0.00031162545,0.0003539986,0.00021294832,0.00026098138,0.00014451778,0.00023472957,0.0001838725,0.00002417062],"category_scores_gemma":[0.000009434496,0.0002359498,0.00011814367,0.00045614326,0.000067521556,0.00065683364,0.000003025173,0.00048625097,0.000014003192],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033000117,0.000046544257,0.0001356588,0.00020037818,0.000043358115,9.0699945e-7,0.0009980409,0.961917,0.03339337,0.000016260028,0.000029055822,0.003186452],"study_design_scores_gemma":[0.00056282576,0.00006895765,0.000052537987,0.00018695448,0.000046600064,0.000022616457,0.0014728082,0.9722354,0.025057897,7.412006e-7,0.000049282906,0.00024342435],"about_ca_topic_score_codex":0.00010726943,"about_ca_topic_score_gemma":0.000037642625,"teacher_disagreement_score":0.58874315,"about_ca_system_score_codex":0.00015029566,"about_ca_system_score_gemma":0.000028953726,"threshold_uncertainty_score":0.96217537},"labels":[],"label_agreement":null},{"id":"W2982643835","doi":"10.1109/mwscas.2019.8884823","title":"Analysis of Charge Reuse in Switched-Capacitor Power-Converter Drivers","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Switched capacitor; Capacitor; CMOS; Transistor; Voltage doubler; Electrical engineering; Capacitance; Reuse; Power (physics); Voltage; Power semiconductor device; Converters; Electronic engineering; Materials science; Engineering; Physics; Voltage source; Electrode","score_opus":0.004592996285435731,"score_gpt":0.18206980211835058,"score_spread":0.17747680583291486,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2982643835","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.99080175,0.000030568986,0.00083433156,0.000026856771,0.0004262259,0.000151315,0.0000072497296,0.00014199341,0.007579702],"genre_scores_gemma":[0.9987899,0.000027479036,0.00029718888,0.000046648613,0.0000141085375,0.0000062484273,0.000006981424,0.000025723033,0.00078571064],"study_design_codex":"observational","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990244,0.0000094086845,0.00030456015,0.00018963174,0.00019638105,0.00027560073],"domain_scores_gemma":[0.99916124,0.00003844267,0.000034816985,0.0006792743,0.00002859388,0.0000576154],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00014869402,0.0001595453,0.00038346267,0.0006973963,0.000007935749,0.000011848002,0.00032792616,0.00010499242,0.0029105898],"category_scores_gemma":[0.000011581847,0.0001461145,0.00012509568,0.001076461,0.000018335202,0.0003138822,0.000037574853,0.0001384551,0.0008513681],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000031661613,0.00009950866,0.734136,0.00014537967,0.0015801758,0.000011661507,0.005439732,0.010337522,0.24173376,0.0005414727,0.004795733,0.0011474326],"study_design_scores_gemma":[0.0016383713,0.000120175035,0.19781573,0.00005310026,0.00033712367,0.000001169246,0.00046382088,0.63707715,0.15888126,0.000020183083,0.0028225547,0.00076935627],"about_ca_topic_score_codex":0.000045491972,"about_ca_topic_score_gemma":0.00002642175,"teacher_disagreement_score":0.6267396,"about_ca_system_score_codex":0.000089015826,"about_ca_system_score_gemma":0.000013114563,"threshold_uncertainty_score":0.99992657},"labels":[],"label_agreement":null},{"id":"W2985214174","doi":"10.1109/tim.2006.877721","title":"Crosstalk Test Pattern Generation for Dynamic Programmable Logic Arrays","year":2006,"lang":"en","type":"article","venue":"IEEE Transactions on Instrumentation and Measurement","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Ottawa","funders":"","keywords":"Very-large-scale integration; Electronic engineering; Automatic test pattern generation; Electronic circuit; Crosstalk; Computer science; Digital electronics; Logic gate; Logic synthesis; Engineering; Electrical engineering","score_opus":0.02644348467056987,"score_gpt":0.228951788082157,"score_spread":0.20250830341158713,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2985214174","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14091012,0.00004353732,0.857143,0.000068249465,0.00069521676,0.0007244834,0.000037532904,0.00022025236,0.00015760414],"genre_scores_gemma":[0.9967856,0.00005255224,0.0023641712,0.00006328871,0.000052736097,0.00051391934,0.000034030465,0.00003180744,0.00010188984],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9990057,0.000011711512,0.00026558433,0.00020332105,0.00028408025,0.00022964481],"domain_scores_gemma":[0.9996941,0.000012566128,0.000036376612,0.00012147733,0.00008449897,0.00005099422],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00016990554,0.00017616514,0.00011367752,0.00011817143,0.00022648908,0.000110155604,0.000045681016,0.00006105158,0.000030480336],"category_scores_gemma":[0.000001282245,0.00017753725,0.000048905124,0.00011498925,0.000028279357,0.0002374688,2.7229495e-7,0.000083613144,0.000015898686],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015167079,0.00032059292,0.00020983923,0.00018285227,0.00007050251,9.549475e-7,0.00028899615,0.1709168,0.4580551,0.00002664102,0.0004713184,0.36944124],"study_design_scores_gemma":[0.0029765174,0.00048027243,0.0008376727,0.000058185975,0.000094528325,0.000009335844,0.00015321375,0.4684581,0.52444327,0.00008470917,0.0019325973,0.0004716382],"about_ca_topic_score_codex":0.00003138603,"about_ca_topic_score_gemma":0.00036749075,"teacher_disagreement_score":0.8558755,"about_ca_system_score_codex":0.00029271204,"about_ca_system_score_gemma":0.000021661002,"threshold_uncertainty_score":0.7239759},"labels":[],"label_agreement":null},{"id":"W2987526256","doi":"10.1109/fpl.2019.00011","title":"Becoming More Tolerant: Designing FPGAs for Variable Supply Voltage","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Voltage; Computer science; Routing (electronic design automation); Scaling; Dynamic voltage scaling; Energy consumption; Power (physics); Low-power electronics; Embedded system; Power consumption; Electrical engineering; Engineering; Mathematics; Physics","score_opus":0.008547642549954304,"score_gpt":0.205383321134714,"score_spread":0.1968356785847597,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2987526256","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.30548108,0.00019574762,0.6713705,0.00005238982,0.0012970958,0.0009896462,0.00001833223,0.0010290334,0.019566175],"genre_scores_gemma":[0.9247188,0.000009711017,0.07008297,0.00018105799,0.0001517739,0.00007216585,0.000021702817,0.00010879416,0.0046530245],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987132,0.000007229695,0.00028581603,0.00026078016,0.00016460448,0.0005683723],"domain_scores_gemma":[0.99931353,0.00015966482,0.000027632863,0.00036059495,0.000046238853,0.00009233315],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027976447,0.00024562178,0.00028877592,0.00013136513,0.00008443319,0.00008166306,0.00025733846,0.00012354413,0.00086718256],"category_scores_gemma":[0.000015352392,0.00023461826,0.000073523915,0.00021285555,0.000014160501,0.0004839888,0.000032465836,0.00015943406,0.00044136308],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000057521636,0.000052863,0.0067275204,0.0009758416,0.00020234883,0.000009111424,0.002175657,0.56600314,0.3803072,0.0052212696,0.034375556,0.0038919416],"study_design_scores_gemma":[0.0014351807,0.00009346351,0.000437793,0.00010394496,0.00003354315,0.000010288983,0.00028010894,0.8413723,0.12164691,0.00028155712,0.033710327,0.00059459603],"about_ca_topic_score_codex":0.000025692567,"about_ca_topic_score_gemma":0.0000024824562,"teacher_disagreement_score":0.6192377,"about_ca_system_score_codex":0.00009319357,"about_ca_system_score_gemma":0.000029437962,"threshold_uncertainty_score":0.9567455},"labels":[],"label_agreement":null},{"id":"W2987570011","doi":"10.1049/iet-gtd.2019.0232","title":"Optimal placement of resistive/inductive SFCLs considering short‐circuit levels using complex artificial bee colony algorithm","year":2019,"lang":"en","type":"article","venue":"IET Generation Transmission & Distribution","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Artificial bee colony algorithm; Resistive touchscreen; Computer science; Electrical engineering; Algorithm; Engineering; Artificial intelligence","score_opus":0.07219538554762221,"score_gpt":0.2680460022142762,"score_spread":0.195850616666654,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2987570011","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4619465,0.000061139006,0.53676045,0.000025819965,0.00030247925,0.00041816488,0.00032305543,0.000098324694,0.00006407371],"genre_scores_gemma":[0.98435086,0.000021704722,0.014458289,0.000012454633,0.00021028481,0.000026231628,0.0008499493,0.000040198836,0.000030044313],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979935,0.000089350884,0.0006925202,0.00037726038,0.0004716471,0.00037569963],"domain_scores_gemma":[0.9992981,0.00004372397,0.00009806479,0.00021478822,0.0002167069,0.000128645],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00033080982,0.00030047595,0.00037494217,0.00011305144,0.00019513779,0.000063151,0.00012593776,0.00020146811,0.00042848545],"category_scores_gemma":[0.000012402506,0.0003223018,0.00010923304,0.00030998088,0.00006882161,0.00039375998,0.000016075162,0.0002090845,0.000028847215],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000029907047,0.000048843216,0.00005644684,0.00005388732,0.000050181196,0.0000022276738,0.0002505273,0.2774386,0.71230626,0.00019403898,0.0005781926,0.008990879],"study_design_scores_gemma":[0.00036631382,0.00008563092,0.0008435427,0.00005589281,0.000043845906,0.000005320461,0.00008819398,0.5074048,0.48928308,0.000023353963,0.0015516175,0.0002483661],"about_ca_topic_score_codex":0.000016034048,"about_ca_topic_score_gemma":0.0000031015168,"teacher_disagreement_score":0.5224044,"about_ca_system_score_codex":0.0004281122,"about_ca_system_score_gemma":0.00011247509,"threshold_uncertainty_score":0.99992293},"labels":[],"label_agreement":null},{"id":"W2989372335","doi":"10.1109/tc.2019.2953751","title":"Approximate Restoring Dividers Using Inexact Cells and Estimation From Partial Remainders","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Computer science; Mathematics; Algorithm; Arithmetic; Applied mathematics","score_opus":0.014416317405753014,"score_gpt":0.20516187754648046,"score_spread":0.19074556014072744,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2989372335","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.44170946,0.000013451518,0.5560009,0.000011498688,0.001839839,0.00015667568,0.0000073651154,0.0002294304,0.000031369997],"genre_scores_gemma":[0.9759729,0.000024679275,0.02384001,0.000034824174,0.00005676642,0.00000806285,0.0000031366528,0.000050465656,0.000009155849],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989663,0.000029243813,0.00023365165,0.00027920416,0.00020629683,0.0002853088],"domain_scores_gemma":[0.99945426,0.00011369072,0.0000366342,0.00028423348,0.000014678776,0.000096480144],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00009905533,0.0002226578,0.00020546652,0.0001939263,0.000109451,0.00008651681,0.000113833084,0.00009592158,0.000024510484],"category_scores_gemma":[6.612074e-7,0.00024576773,0.00005657845,0.00018585137,0.00003398933,0.00046817985,0.000001690271,0.00024286614,0.00005762713],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016584061,0.000015864853,0.000042631003,0.00004141348,0.000059530346,0.0000028968775,0.00055728474,0.974224,0.016824258,0.0000030073627,0.00005530975,0.008157253],"study_design_scores_gemma":[0.0005388483,0.0000420633,0.000084807194,0.000115936746,0.000034856483,0.0000038230273,0.00004671927,0.937782,0.061014432,0.000016963386,0.00006429276,0.00025528818],"about_ca_topic_score_codex":0.00008502892,"about_ca_topic_score_gemma":0.0000064630294,"teacher_disagreement_score":0.53426343,"about_ca_system_score_codex":0.0001651466,"about_ca_system_score_gemma":0.000016237089,"threshold_uncertainty_score":0.99999946},"labels":[],"label_agreement":null},{"id":"W2990220412","doi":"10.22215/etd/2015-10700","title":"Power and Area Efficient Sub-threshold 6T SRAM with Horizontal Local Bit-Lines and Bit-Interleaving","year":2015,"lang":"en","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Static random-access memory; Interleaving; Block (permutation group theory); Dissipation; Computer science; Power (physics); Bit (key); Microprocessor; Electronic engineering; Computer hardware; Embedded system; Engineering; Mathematics","score_opus":0.005607164351674831,"score_gpt":0.2006878906017064,"score_spread":0.19508072625003156,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2990220412","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98087466,0.0021782315,0.0022397693,0.000009773281,0.0010712268,0.00045215825,0.000018082903,0.00050123746,0.0126548605],"genre_scores_gemma":[0.99771667,0.0000903884,0.00037513315,0.000016196716,0.00010711301,0.000042812953,0.00021712374,0.00017007126,0.0012644705],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981032,0.000011555261,0.00039490758,0.0005341911,0.00045198624,0.0005041464],"domain_scores_gemma":[0.9991367,0.000038040092,0.000076149525,0.00032890504,0.00015715357,0.00026304298],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00018202729,0.00064951176,0.00055661524,0.00037882625,0.00008613622,0.00018204507,0.00017658467,0.0003857407,0.000066374894],"category_scores_gemma":[0.000010743279,0.00051090436,0.000053489093,0.0002573894,0.000095264324,0.00021808292,0.000038585345,0.0004808347,0.00003461039],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.008148651,0.0020536582,0.039963495,0.017339995,0.0063193208,0.0026506057,0.06457007,0.4135904,0.12853241,0.003930946,0.17067273,0.14222771],"study_design_scores_gemma":[0.007353954,0.0037037912,0.016941179,0.0043285023,0.0007551835,0.00059525727,0.017556917,0.8534429,0.080498844,0.00010448037,0.00750156,0.007217446],"about_ca_topic_score_codex":0.000050785307,"about_ca_topic_score_gemma":0.00061165536,"teacher_disagreement_score":0.43985248,"about_ca_system_score_codex":0.00014131558,"about_ca_system_score_gemma":0.00007114528,"threshold_uncertainty_score":0.9997343},"labels":[],"label_agreement":null},{"id":"W2990712124","doi":"10.1109/tpel.2019.2955310","title":"A High-Voltage DC–DC Buck Converter With Dynamic Level Shifter for Bootstrapped High-Side Gate Driver and Diode Emulator","year":2019,"lang":"en","type":"article","venue":"IEEE Transactions on Power Electronics","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":36,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"China Scholarship Council; National Natural Science Foundation of China","keywords":"Gate driver; Electrical engineering; MOSFET; Transistor; Propagation delay; Diode; Logic level; Voltage; Electronic engineering; Logic gate; Engineering","score_opus":0.0053557548329277544,"score_gpt":0.19181741871847083,"score_spread":0.18646166388554308,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W2990712124","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5074767,0.00012898624,0.4906461,0.00006496369,0.0005640368,0.0006723534,0.00011826665,0.00028693053,0.000041716907],"genre_scores_gemma":[0.9964688,0.0001932496,0.0015312042,0.0001670601,0.000022531898,0.00017789635,0.000020136273,0.00020739356,0.0012117245],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99772775,0.000022883536,0.00038208612,0.00057399657,0.00031822655,0.0009750341],"domain_scores_gemma":[0.99899155,0.00010415765,0.00006385534,0.0005898173,0.00007470025,0.0001759359],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00012393596,0.000555129,0.0005016087,0.0002729584,0.00015010993,0.00009893963,0.00024319545,0.0002670919,0.00019435097],"category_scores_gemma":[0.0000010139697,0.00050966017,0.00013578028,0.00026920237,0.000083531435,0.000554107,0.0000021137262,0.0006487975,0.00017376823],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0035972574,0.0009769411,0.00039886468,0.0012860599,0.0040934784,0.00007013249,0.003992734,0.47203928,0.49287522,0.0029034645,0.0018121465,0.015954435],"study_design_scores_gemma":[0.01975212,0.0053771273,0.0046426854,0.00041988766,0.00094417884,0.0001529612,0.00016245655,0.50731903,0.44344193,0.0009499862,0.01262097,0.0042166812],"about_ca_topic_score_codex":0.000025210466,"about_ca_topic_score_gemma":0.00021881003,"teacher_disagreement_score":0.48911488,"about_ca_system_score_codex":0.00036685614,"about_ca_system_score_gemma":0.000111737914,"threshold_uncertainty_score":0.9997355},"labels":[],"label_agreement":null},{"id":"W3000168951","doi":"10.1109/tvlsi.2019.2962501","title":"Optimizing FPGA Logic Circuitry for Variable Voltage Supplies","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Lookup table; Field-programmable gate array; Computer science; Voltage; Voltage reduction; Routing (electronic design automation); Logic synthesis; Embedded system; Logic gate; Computer hardware; Electrical engineering; Engineering; Algorithm","score_opus":0.018387919499411744,"score_gpt":0.21411091989978911,"score_spread":0.19572300040037738,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3000168951","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.004370152,0.0002608604,0.98661584,0.00010078873,0.0039585037,0.0011894264,0.00055635243,0.001196466,0.0017516231],"genre_scores_gemma":[0.994132,0.00007004588,0.0036335965,0.00022958833,0.0003919391,0.000587689,0.00007685628,0.00013042544,0.0007478672],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99769545,0.000060885723,0.00072705705,0.0005099268,0.00038472775,0.00062196713],"domain_scores_gemma":[0.9989073,0.00017887002,0.00009480447,0.00042032383,0.00016968325,0.00022899313],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035112465,0.00046404856,0.0005383567,0.00025378825,0.0003714949,0.00025485648,0.00032739367,0.00033383595,0.00021288556],"category_scores_gemma":[0.000013439299,0.00045136688,0.00023120451,0.00058906997,0.00004324126,0.0008102076,0.0000018785512,0.00053733966,0.00028643478],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009465798,0.00014420167,0.000010294559,0.00065363856,0.00019349057,0.000005955958,0.0026740134,0.9074841,0.079864725,0.00077473634,0.0066512944,0.0014488513],"study_design_scores_gemma":[0.0013022701,0.00027917308,0.000006153866,0.00024760838,0.00011605618,0.000019125,0.0021019431,0.85148424,0.12736858,0.000055652974,0.016333621,0.00068559265],"about_ca_topic_score_codex":0.000026860997,"about_ca_topic_score_gemma":0.000032017622,"teacher_disagreement_score":0.9897618,"about_ca_system_score_codex":0.00029001042,"about_ca_system_score_gemma":0.000066436936,"threshold_uncertainty_score":0.9997938},"labels":[],"label_agreement":null},{"id":"W3007431677","doi":"10.1007/s10470-020-01602-3","title":"Detailed implementation of asynchronous circuits on commercial FPGAs","year":2020,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Asynchronous communication; Field-programmable gate array; Computer science; Handshaking; Synchronizer; Asynchronous circuit; Asynchronous system; Embedded system; Electronic circuit; Pipeline (software); Overhead (engineering); Process (computing); Computer hardware; Synchronous circuit; Electronic engineering; Clock signal; Engineering; Electrical engineering; Distributed computing; Computer network","score_opus":0.0187750583379876,"score_gpt":0.2397024250050598,"score_spread":0.22092736666707222,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3007431677","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.94512236,0.0007839642,0.050867334,0.00009768726,0.000084752355,0.00025954816,0.000032093707,0.00026191908,0.0024903656],"genre_scores_gemma":[0.9992906,0.00007391705,0.0000522635,0.00035099557,0.00011897542,0.0000142040935,0.000047460413,0.000047746176,0.0000038801377],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986123,0.000039088707,0.00046797254,0.00028275204,0.00025492258,0.000342962],"domain_scores_gemma":[0.99945873,0.000041420335,0.00010958956,0.00009530925,0.00013860162,0.00015633841],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0001459299,0.00027773206,0.00036727203,0.00015372591,0.00015193118,0.0000926232,0.0001718039,0.00011831001,0.00019031692],"category_scores_gemma":[0.000012186717,0.0002504987,0.0000560103,0.0005397205,0.00007751512,0.00034644187,0.000014072248,0.0003303292,0.000020907308],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00001635592,0.00003980142,0.00784016,0.00043871728,0.00012247908,0.000021803957,0.0038502214,0.004822073,0.0816293,0.00024339845,0.00059141504,0.90038425],"study_design_scores_gemma":[0.006359194,0.00302458,0.06041717,0.0012579747,0.00051885506,0.0000624387,0.008037746,0.3889054,0.5263954,0.0006201702,0.001805402,0.0025956607],"about_ca_topic_score_codex":0.00004259774,"about_ca_topic_score_gemma":0.00005507168,"teacher_disagreement_score":0.89778864,"about_ca_system_score_codex":0.000067934576,"about_ca_system_score_gemma":0.00011028941,"threshold_uncertainty_score":0.99999475},"labels":[],"label_agreement":null},{"id":"W3013013881","doi":"10.1109/ieeeconf44664.2019.9048968","title":"A Common Recursive Form for Multiple Fundamental Arithmetic Operators and its Automated Synthesis","year":2019,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"Computer science; Arithmetic; Verilog; Adder; VHDL; Logic synthesis; Arithmetic logic unit; Logic gate; Field-programmable gate array; Parallel computing; Algorithm; Mathematics; Computer hardware","score_opus":0.008228286273546128,"score_gpt":0.2137019558418092,"score_spread":0.20547366956826307,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3013013881","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9953428,0.00018124683,0.00047594975,0.000037774673,0.00038780345,0.0009976594,0.0000460358,0.0010515045,0.0014792073],"genre_scores_gemma":[0.9966009,0.000035941852,0.0028079231,0.000050851668,0.000024818333,0.00016661973,0.000011332823,0.000057670528,0.00024389224],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99913204,0.000010902126,0.00020828708,0.00020012252,0.000114004615,0.0003346717],"domain_scores_gemma":[0.99944574,0.00022812131,0.000021777483,0.00017636827,0.000035046243,0.0000929792],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001199739,0.00020246474,0.00026009054,0.00011702111,0.000067303095,0.000062354484,0.00012709228,0.0000990121,0.00013011467],"category_scores_gemma":[0.000030526156,0.0001790507,0.000046079113,0.00013862732,0.000016272035,0.00034449002,0.0000332109,0.00008388365,0.00020935126],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010938821,0.001223651,0.21190552,0.008454109,0.0034166607,0.00006787944,0.015125393,0.055323705,0.54874915,0.013704476,0.070486166,0.07044942],"study_design_scores_gemma":[0.00093235425,0.00013548466,0.0031457609,0.00006978984,0.000031114134,0.000010580785,0.00023548724,0.85981387,0.13353927,0.000027752201,0.001716756,0.0003417685],"about_ca_topic_score_codex":0.000014961671,"about_ca_topic_score_gemma":0.000023746927,"teacher_disagreement_score":0.80449015,"about_ca_system_score_codex":0.00010957682,"about_ca_system_score_gemma":0.000011885551,"threshold_uncertainty_score":0.73014754},"labels":[],"label_agreement":null},{"id":"W3014970719","doi":"10.22215/etd/2015-10863","title":"Robust Subthreshold CMOS Voltage-Controlled Frequency Synthesizer for Wireless Dosimeter Application","year":2015,"lang":"en","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Subthreshold conduction; NMOS logic; PMOS logic; CMOS; Duty cycle; Dosimeter; Electrical engineering; MOSFET; Electronic engineering; Electronic circuit; Low-power electronics; Materials science; Sensitivity (control systems); Voltage; Engineering; Power (physics); Transistor; Physics; Power consumption; Radiation; Optics","score_opus":0.01674087589536633,"score_gpt":0.22978958065050614,"score_spread":0.21304870475513982,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3014970719","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5346082,0.004211442,0.30365518,0.00008237098,0.009068922,0.020740524,0.00037420265,0.005493008,0.12176615],"genre_scores_gemma":[0.96659607,0.00013149662,0.004683566,0.000069145666,0.0008152069,0.0073633194,0.0024494398,0.0005447772,0.01734696],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99741954,0.000021542633,0.00084668025,0.0006093864,0.00047636227,0.0006265057],"domain_scores_gemma":[0.99823755,0.00020923415,0.00020811002,0.0007709308,0.0003863646,0.00018782826],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004941677,0.0007366614,0.0010592869,0.0003736246,0.00010551776,0.00013388688,0.00055575714,0.00079812465,0.00022811335],"category_scores_gemma":[0.00006517978,0.0006555609,0.00032029208,0.00028823747,0.000023899811,0.00039709447,0.000011365426,0.00039770713,0.00037475975],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.004586836,0.00073920045,0.0005859252,0.009728989,0.004446585,0.000029836854,0.003885266,0.04181451,0.5420859,0.009730209,0.2735253,0.10884145],"study_design_scores_gemma":[0.02246314,0.000457862,0.0010963728,0.0008431036,0.002313951,0.000012858625,0.00084080535,0.7681708,0.17578304,0.0048852307,0.016781975,0.006350866],"about_ca_topic_score_codex":0.000049611306,"about_ca_topic_score_gemma":0.00024063096,"teacher_disagreement_score":0.72635627,"about_ca_system_score_codex":0.00031812344,"about_ca_system_score_gemma":0.00013352383,"threshold_uncertainty_score":0.99958956},"labels":[],"label_agreement":null},{"id":"W3017491333","doi":"10.1109/tvlsi.2020.2965772","title":"Optimizing FPGA Logic Block Architectures for Arithmetic","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of New Brunswick; University of Toronto","funders":"Semiconductor Research Corporation; New Brunswick Innovation Foundation; Texas Instruments; Natural Sciences and Engineering Research Council of Canada; CMC Microsystems; National Science Foundation","keywords":"Adder; Arithmetic; Computer science; Parallel computing; Field-programmable gate array; Logic block; Lookup table; Computer hardware; Mathematics","score_opus":0.01786802317263244,"score_gpt":0.22247843816039023,"score_spread":0.20461041498775778,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3017491333","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.035778046,0.00031847655,0.9577382,0.00024414493,0.0028230352,0.0011976063,0.00025855898,0.0010626429,0.00057925435],"genre_scores_gemma":[0.99400294,0.000037345304,0.0044030673,0.00023530421,0.00036146728,0.00053890434,0.000022567883,0.00011275584,0.00028567287],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9978234,0.00009111257,0.00066509517,0.00047751688,0.000385329,0.00055752875],"domain_scores_gemma":[0.9989939,0.00017915243,0.00008476342,0.0003733223,0.00013544128,0.00023342166],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00026348277,0.0004511023,0.00049010554,0.00030897677,0.00030299718,0.00018796511,0.00030120925,0.00026113432,0.000059881135],"category_scores_gemma":[0.000014814975,0.0004113469,0.0002827278,0.0005136298,0.000046254358,0.00020496434,0.0000016211948,0.00057003245,0.00018469343],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000081623744,0.000087296066,0.0000041694157,0.00028853738,0.00011898461,0.000004744614,0.0020721809,0.98003405,0.013415843,0.000051380815,0.0012943394,0.0025468708],"study_design_scores_gemma":[0.0010273221,0.00033303845,0.000010763167,0.00020212658,0.000093840565,0.000029804785,0.0007938917,0.883104,0.10973449,0.00002408143,0.004127898,0.0005187359],"about_ca_topic_score_codex":0.000018446088,"about_ca_topic_score_gemma":0.00006697727,"teacher_disagreement_score":0.9582249,"about_ca_system_score_codex":0.00020026528,"about_ca_system_score_gemma":0.00004317653,"threshold_uncertainty_score":0.9998338},"labels":[],"label_agreement":null},{"id":"W3020476647","doi":"10.1109/tetc.2020.2989699","title":"Low-Power Approximate Logarithmic Squaring Circuit Design for DSP Applications","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Emerging Topics in Computing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; Logarithm; Digital signal processing; Polynomial; Computer science; Function (biology); Algorithm; Arithmetic; Mathematics; Discrete mathematics; Computer hardware; Telecommunications","score_opus":0.03092454285518266,"score_gpt":0.24563802911554844,"score_spread":0.2147134862603658,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3020476647","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.012272475,0.00005278164,0.98431826,0.00017670193,0.00079170713,0.0009979384,0.0000091796,0.0009073513,0.0004735793],"genre_scores_gemma":[0.96505904,0.000024041045,0.03419443,0.00016536855,0.0002253785,0.00021388555,0.0000030912472,0.00008774033,0.000027055143],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983069,0.000034160326,0.0005127239,0.00042518735,0.00019589596,0.0005251751],"domain_scores_gemma":[0.99926317,0.00020223456,0.000057323574,0.0003103663,0.000049697643,0.00011721325],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0002791754,0.00029051365,0.00030001331,0.0002401462,0.00026784316,0.000069941365,0.00034931087,0.00013866267,0.00002489045],"category_scores_gemma":[0.000007839381,0.00035210073,0.00011787354,0.0006063497,0.000035826335,0.00018211165,0.0000037775835,0.0005243634,0.00003250555],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010239309,0.000042505137,0.000018354258,0.00021657167,0.000038228693,0.0000027750348,0.0013509992,0.96226496,0.0021289557,0.0002700131,0.00008038157,0.033576045],"study_design_scores_gemma":[0.0006467103,0.0000699556,0.000027043268,0.00009985211,0.000022758046,0.0000038548533,0.000102231075,0.96836525,0.02852463,0.00026696865,0.001480985,0.0003897671],"about_ca_topic_score_codex":0.0000047358244,"about_ca_topic_score_gemma":0.0000031000986,"teacher_disagreement_score":0.95278656,"about_ca_system_score_codex":0.000234318,"about_ca_system_score_gemma":0.00004052759,"threshold_uncertainty_score":0.99989307},"labels":[],"label_agreement":null},{"id":"W3030577229","doi":"10.18280/ejee.220212","title":"Power Conditioning Using DVR under Symmetrical and Unsymmetrical Fault Conditions","year":2020,"lang":"en","type":"article","venue":"European Journal of Electrical Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Conditioning; Power (physics); Fault (geology); Reliability engineering; Electrical engineering; Engineering; Physics; Geology; Mathematics; Thermodynamics; Seismology; Statistics","score_opus":0.013637206181269769,"score_gpt":0.20530348040886287,"score_spread":0.1916662742275931,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3030577229","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.48392162,0.0020078672,0.5115571,0.00023495867,0.00043653688,0.0001153094,0.000007472861,0.00029191567,0.0014272226],"genre_scores_gemma":[0.992731,0.00009620923,0.0064592655,0.00021315338,0.00038392394,6.431835e-7,0.0000024287242,0.000108146996,0.000005225363],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981425,0.00008830881,0.0007079158,0.0001939951,0.0003968623,0.00047041048],"domain_scores_gemma":[0.9988414,0.0002643242,0.000113645954,0.000113235095,0.00012412394,0.00054326624],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00036596667,0.0002866744,0.00041890235,0.00064916647,0.00008797262,0.000112761234,0.00025486128,0.00006599131,0.000060557395],"category_scores_gemma":[0.00045459697,0.00027938356,0.00013571228,0.0017686712,0.000039208702,0.00041712995,0.000046364712,0.0009425899,0.000037218197],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003446168,0.000056990444,0.00028798406,0.00007326315,0.00032678028,0.0008169193,0.0003041501,0.9142416,0.077046886,0.0023212095,0.0027692614,0.0017204869],"study_design_scores_gemma":[0.0018426081,0.00080339157,0.006783665,0.00012500008,0.00013530932,0.0011724024,0.00005053872,0.97681904,0.0059586656,0.000030654104,0.005553731,0.000725022],"about_ca_topic_score_codex":3.4881995e-7,"about_ca_topic_score_gemma":1.2174308e-8,"teacher_disagreement_score":0.5088094,"about_ca_system_score_codex":0.00015693018,"about_ca_system_score_gemma":0.000033450127,"threshold_uncertainty_score":0.99996585},"labels":[],"label_agreement":null},{"id":"W3031612359","doi":"10.1145/3387902.3392623","title":"Approximate trivial instructions","year":2020,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University","funders":"","keywords":"Computer science; Parallel computing; Programming language","score_opus":0.012944235755966019,"score_gpt":0.1701355603121535,"score_spread":0.15719132455618748,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3031612359","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5850133,0.000109092616,0.24083501,0.0009920434,0.0019898138,0.00039373388,0.000013900881,0.004925363,0.16572773],"genre_scores_gemma":[0.99251246,0.000019124587,0.0068753334,0.00016180803,0.00023861809,0.000012447035,0.000003513018,0.000026587775,0.00015008687],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9995272,0.0000042871825,0.00012153173,0.000097770484,0.00008636935,0.00016283282],"domain_scores_gemma":[0.9997782,0.000007102875,0.0000068208215,0.000105214465,0.000009902221,0.000092723334],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000023732311,0.00009147178,0.00009445678,0.000035536665,0.00003491573,0.000024414829,0.00010343008,0.000040986226,0.00042156968],"category_scores_gemma":[0.0000069763014,0.000084059335,0.000030864965,0.00023376275,0.000015546952,0.000188572,0.000016564942,0.00010706749,0.0005834768],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009972784,0.00011874732,0.0049072234,0.0008987898,0.0005096553,0.00006782079,0.008165124,0.20659497,0.2097034,0.04125424,0.380467,0.1472133],"study_design_scores_gemma":[0.0012573599,0.00009029638,0.0009363803,0.000009612306,0.000025668358,0.000018488598,0.00015798044,0.8034653,0.08203335,0.00023371115,0.111213095,0.0005587575],"about_ca_topic_score_codex":0.0000020170949,"about_ca_topic_score_gemma":0.0000011037184,"teacher_disagreement_score":0.5968703,"about_ca_system_score_codex":0.00001945306,"about_ca_system_score_gemma":0.0000079386655,"threshold_uncertainty_score":0.74996084},"labels":[],"label_agreement":null},{"id":"W3033506121","doi":"10.1145/3393668","title":"FPGA Logic Block Architectures for Efficient Deep Learning Inference","year":2020,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":39,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"Engineering and Physical Sciences Research Council","keywords":"Computer science; Adder; Lookup table; Logic block; Field-programmable gate array; Single-precision floating-point format; Critical path method; Parallel computing; Reduction (mathematics); Multiplier (economics); Floating point; Computer hardware; Block (permutation group theory); Computer engineering; Algorithm; Mathematics","score_opus":0.01796500708939768,"score_gpt":0.2233346015277115,"score_spread":0.20536959443831382,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3033506121","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.47343594,0.0024742817,0.51741916,0.0012165767,0.00068735704,0.0010252197,0.000021812255,0.0025473177,0.0011723422],"genre_scores_gemma":[0.9986792,0.00011442845,0.0006874209,0.00005261554,0.000031243493,0.00028866212,0.0000023493205,0.00003537922,0.00010867094],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99891156,0.000028063823,0.00029609638,0.0003135641,0.000089781606,0.00036093898],"domain_scores_gemma":[0.999308,0.0002186848,0.00004537226,0.00029656332,0.000043914366,0.00008748802],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012952821,0.00022967905,0.00031946486,0.00036579053,0.0002678353,0.00004131727,0.00029017215,0.00031390364,0.000031629945],"category_scores_gemma":[0.00007721889,0.0002119273,0.000056025576,0.0004753995,0.000088204615,0.000027927596,0.0000030318904,0.00059331104,0.00005390668],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027314161,0.000018740944,0.00009411347,0.00025836207,0.00008559415,0.000003705206,0.00033008298,0.9534995,0.004609098,0.00036930217,0.000028506403,0.04067567],"study_design_scores_gemma":[0.0012282018,0.00093629933,0.00010669203,0.00017991776,0.00008536477,0.00011586004,0.0011389687,0.9188374,0.066227295,0.0007655079,0.009690869,0.00068756595],"about_ca_topic_score_codex":0.0000054600637,"about_ca_topic_score_gemma":0.000005054509,"teacher_disagreement_score":0.5252433,"about_ca_system_score_codex":0.000034448472,"about_ca_system_score_gemma":0.000013609828,"threshold_uncertainty_score":0.8642144},"labels":[],"label_agreement":null},{"id":"W3036728738","doi":"10.1109/tcad.2020.3003906","title":"A Design Framework for Invertible Logic","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"Precursory Research for Embryonic Science and Technology; Ministry of Education, Culture, Sports, Science and Technology; Canon Medical Systems Corporation","keywords":"SystemC; Computer science; Logic synthesis; Invertible matrix; Stochastic computing; Logic family; Sequential logic; Field-programmable gate array; Probabilistic logic; Digital electronics; Theoretical computer science; Logic gate; Computer engineering; Computer architecture; Electronic circuit; Algorithm; Parallel computing; Embedded system; Mathematics; Engineering; Computation","score_opus":0.062238130245596754,"score_gpt":0.23381927871655434,"score_spread":0.17158114847095757,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3036728738","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017666391,0.00047535586,0.99382687,0.000059117167,0.0016062432,0.0015543366,0.000059182297,0.0006154099,0.000036823152],"genre_scores_gemma":[0.95400035,0.00016022712,0.045144077,0.00020205021,0.00014082284,0.00023230462,0.000004732939,0.000093209164,0.000022221517],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979122,0.00018548926,0.00073801866,0.00045211744,0.000270814,0.00044135313],"domain_scores_gemma":[0.99840146,0.00070187193,0.000117333344,0.00031739677,0.0002088514,0.00025309797],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003794692,0.0004458721,0.0007004786,0.0002737819,0.00015099617,0.00013643168,0.00031901896,0.00032800646,0.000022153601],"category_scores_gemma":[0.000013925983,0.00039329936,0.00013142193,0.00066410407,0.00007153114,0.00024725433,0.0000012967631,0.00045018972,0.00003138143],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009100176,0.0000725195,0.0000023647917,0.0004512284,0.00026897647,0.000008427706,0.0008730187,0.95511544,0.02471206,0.00067152706,0.0016212516,0.016112192],"study_design_scores_gemma":[0.0007980607,0.0013582626,0.000002614709,0.00044215412,0.00007477115,0.000025219484,0.00012812468,0.9409097,0.055297554,0.0003298383,0.0002198897,0.00041384963],"about_ca_topic_score_codex":0.000023558843,"about_ca_topic_score_gemma":5.562157e-7,"teacher_disagreement_score":0.95223373,"about_ca_system_score_codex":0.00010372932,"about_ca_system_score_gemma":0.000093336166,"threshold_uncertainty_score":0.9998519},"labels":[],"label_agreement":null},{"id":"W3037019054","doi":"10.1109/tcpmt.2020.3004414","title":"A Temperature and Dielectric Roughness-Aware Matrix Rational Approximation Model for the Reliability Assessment of Copper– Graphene Hybrid On-Chip Interconnects","year":2020,"lang":"en","type":"article","venue":"IEEE Transactions on Components Packaging and Manufacturing Technology","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"Science and Engineering Research Board","keywords":"Interconnection; Reliability (semiconductor); Spice; Electronic engineering; Parametric statistics; Dielectric; Materials science; Signal integrity; Computer science; Optoelectronics; Mathematics; Engineering; Physics; Telecommunications","score_opus":0.01525755405643463,"score_gpt":0.2380177270313511,"score_spread":0.22276017297491646,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3037019054","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5199401,0.000044499713,0.47829965,0.0009520212,0.00012247643,0.00035000726,0.00003712989,0.00024841883,0.000005715666],"genre_scores_gemma":[0.99646413,0.00015962037,0.0030789662,0.00007189404,0.00001816138,0.00015757991,0.000010235396,0.0000328769,0.000006507305],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990057,0.000021415766,0.00027072683,0.0003202054,0.00014803643,0.00023391785],"domain_scores_gemma":[0.99942374,0.00017725307,0.00005676281,0.00025292364,0.000035015826,0.00005427937],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012795327,0.00023569845,0.0002647768,0.00026634458,0.00025025118,0.00003612285,0.00016381952,0.00012109318,0.0000023925904],"category_scores_gemma":[0.0000059331155,0.00019233627,0.00005916234,0.00015330131,0.00009714513,0.0001360012,0.0000051819193,0.00046893052,7.9513103e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012579972,0.00010526821,0.00007499613,0.00047257802,0.00018615909,0.0000016326667,0.00033248842,0.9373618,0.05272631,0.00045523388,0.00010456257,0.008053206],"study_design_scores_gemma":[0.0006162071,0.00013459196,0.00032392418,0.00005313475,0.000047546673,0.000009256688,0.000044577475,0.7500085,0.2480212,0.00056376314,0.000024875959,0.0001524115],"about_ca_topic_score_codex":0.000003964212,"about_ca_topic_score_gemma":0.0000023837006,"teacher_disagreement_score":0.47652408,"about_ca_system_score_codex":0.000058877828,"about_ca_system_score_gemma":0.000018498218,"threshold_uncertainty_score":0.7843245},"labels":[],"label_agreement":null},{"id":"W3046414615","doi":"10.1007/978-3-030-46989-4_5","title":"Multiple Transistor and Special Circuits","year":2020,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Electronic circuit; Transistor; Computer science; Electronic engineering; Electrical engineering; Engineering; Voltage","score_opus":0.013874306410049088,"score_gpt":0.1644142518897054,"score_spread":0.15053994547965632,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3046414615","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00013941652,0.0006678909,0.0022879054,0.00005115026,0.001205235,0.0002872823,0.00005131969,0.0006133631,0.99469644],"genre_scores_gemma":[0.2915472,0.0018590403,0.0016485355,0.000497785,0.012051409,0.00003398213,0.00013764131,0.0008100808,0.6914143],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99905205,0.0000024658434,0.00025404806,0.0002905411,0.0001981008,0.00020279177],"domain_scores_gemma":[0.9995634,0.00003481215,0.000023179118,0.00020639783,0.000019180006,0.00015300901],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000033947246,0.0003700412,0.0003848162,0.00010621753,0.000036999525,0.000034374214,0.0001419508,0.0003000203,0.0016074944],"category_scores_gemma":[0.000004587777,0.00037773777,0.00009002172,0.000022731243,0.000047060865,0.00010463068,0.00001811692,0.00036704776,0.00081926427],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007502339,0.000036089183,0.00017356339,0.00298643,0.001500032,0.00064017024,0.004132027,0.001526501,0.00729211,0.18206678,0.5665423,0.23302896],"study_design_scores_gemma":[0.0005446966,0.000050793766,0.000071033166,0.00007074803,0.00006877651,0.000013189358,0.0000054268826,0.0029262134,0.00055177347,0.00060198264,0.99438,0.0007153538],"about_ca_topic_score_codex":0.0000016069896,"about_ca_topic_score_gemma":0.000030217941,"teacher_disagreement_score":0.4278377,"about_ca_system_score_codex":0.00007750177,"about_ca_system_score_gemma":0.00002133538,"threshold_uncertainty_score":0.9999587},"labels":[],"label_agreement":null},{"id":"W3082388577","doi":"10.1109/async49171.2020.00012","title":"Optimization and Comparison of Synchronizers","year":2020,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Synchronizer; Computer science; Component (thermodynamics); Synchronization (alternating current); Electronic circuit; Linear programming; Sizing; Algorithm; Parallel computing; Distributed computing; Electrical engineering; Channel (broadcasting)","score_opus":0.013950129844861076,"score_gpt":0.2115111505739699,"score_spread":0.19756102072910883,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3082388577","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.2092035,0.00051675877,0.77890533,0.00018254049,0.000120506586,0.0001357712,0.0000019423571,0.00041364762,0.010520024],"genre_scores_gemma":[0.9837652,0.000038549424,0.016120404,0.000032442833,0.00001782474,0.000001402929,0.0000022963175,0.000010721001,0.000011156964],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99970734,0.0000033306253,0.00011089611,0.00005535529,0.000056468594,0.00006658222],"domain_scores_gemma":[0.9998787,0.000010536928,0.000010824026,0.000048589252,0.00001053533,0.000040818475],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000018334818,0.00005194414,0.00009981759,0.000020267522,0.000009828661,0.000007277479,0.000039230574,0.000025987898,0.00012199872],"category_scores_gemma":[0.000005095,0.00004891319,0.0000087875505,0.00009770059,0.00001470929,0.000092398244,0.000009722533,0.00003858214,0.000012175037],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000023293344,0.000003682342,0.0022577608,0.0000753275,0.000011496259,2.2542592e-7,0.0005298113,0.9899759,0.0029836872,0.00010058382,0.0028167893,0.0012423737],"study_design_scores_gemma":[0.00015828348,0.00003479354,0.00017972867,0.000005252362,0.000005756907,2.5578083e-7,0.00007584383,0.9734844,0.025575727,0.0000013369004,0.00042005355,0.000058556878],"about_ca_topic_score_codex":0.000001842797,"about_ca_topic_score_gemma":4.6989393e-7,"teacher_disagreement_score":0.7745617,"about_ca_system_score_codex":0.000009141319,"about_ca_system_score_gemma":0.0000037277614,"threshold_uncertainty_score":0.19946219},"labels":[],"label_agreement":null},{"id":"W3090986099","doi":"","title":"Accelerated Stochastic Power Iteration","year":2018,"lang":"en","type":"article","venue":"International Conference on Artificial Intelligence and Statistics","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Montréal","funders":"","keywords":"Computer science; Power (physics); Mathematical optimization; Mathematics; Physics","score_opus":0.09359267841454008,"score_gpt":0.3200912996233732,"score_spread":0.2264986212088331,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3090986099","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023370849,0.000010911209,0.96291155,0.00016701921,0.0015069433,0.00013030985,0.00014276843,0.000138695,0.011620982],"genre_scores_gemma":[0.9963441,0.000043931326,0.0029793256,0.00013477006,0.00022130455,0.000013663615,0.000053854677,0.000020455078,0.00018861849],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989574,0.000021089974,0.00033231304,0.00021362207,0.00026781636,0.0002077407],"domain_scores_gemma":[0.99925345,0.00010247591,0.000043043976,0.00013100989,0.00038947025,0.00008055482],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0001269339,0.00017517687,0.00012458263,0.0001581783,0.00010275302,0.00026370902,0.00019399272,0.00007107656,0.0016675199],"category_scores_gemma":[0.000108814966,0.00017292374,0.000015609681,0.00012430103,0.00016854824,0.00021987653,0.000023573957,0.00015474015,0.0007899513],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012730077,0.000063038045,0.000024729805,0.000010317029,0.000060150913,0.000013494994,0.0012931491,0.006609265,0.012107524,0.8787088,0.002200416,0.09878183],"study_design_scores_gemma":[0.000039419807,0.00025349043,0.00020683504,0.000046882808,0.000007891603,0.000008190093,0.00021832959,0.9486388,0.015621135,0.034301404,0.00040364914,0.0002539895],"about_ca_topic_score_codex":0.00000872386,"about_ca_topic_score_gemma":0.00003309771,"teacher_disagreement_score":0.9729732,"about_ca_system_score_codex":0.000053277676,"about_ca_system_score_gemma":0.00003285346,"threshold_uncertainty_score":0.999988},"labels":[],"label_agreement":null},{"id":"W3091655542","doi":"10.1049/iet-cdt.2019.0082","title":"Power efficient error correction coding for on‐chip interconnection links","year":2020,"lang":"en","type":"article","venue":"IET Computers & Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Interconnection; Chip; Computer science; Coding (social sciences); Power (physics); Electronic engineering; Embedded system; Engineering; Telecommunications; Mathematics; Physics","score_opus":0.01470135790045721,"score_gpt":0.22456365496956227,"score_spread":0.20986229706910506,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3091655542","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10585058,0.000021205627,0.8815286,0.00029637862,0.002388264,0.00073956547,0.000024372657,0.0045916736,0.004559329],"genre_scores_gemma":[0.9938423,0.0000052543023,0.005223726,0.00045551473,0.0002654128,0.00008130939,0.000027188602,0.00007359061,0.000025719699],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99890924,0.000009803592,0.00029542117,0.00031980555,0.00016482992,0.0003009151],"domain_scores_gemma":[0.9994729,0.000114469105,0.00005133902,0.00018692062,0.00006082346,0.00011352876],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00008652026,0.00026716423,0.00023563,0.00016014278,0.000074842115,0.0002303952,0.00022127297,0.00018163776,0.000007365714],"category_scores_gemma":[0.00003844124,0.0002721001,0.00013552514,0.0002460742,0.000033436267,0.0003587235,0.000051696104,0.0003442458,0.000046912846],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00059745205,0.0004142298,0.0003756328,0.000570884,0.00033879976,0.000038106555,0.0055838516,0.111680955,0.029642092,0.0020302648,0.46722078,0.38150695],"study_design_scores_gemma":[0.00041982604,0.0014691468,0.00010583728,0.00032261497,0.000014082543,0.000024498611,0.000089035304,0.75200075,0.2060761,0.00012074586,0.038715012,0.00064233656],"about_ca_topic_score_codex":9.778958e-7,"about_ca_topic_score_gemma":2.4133365e-7,"teacher_disagreement_score":0.8879917,"about_ca_system_score_codex":0.00016114031,"about_ca_system_score_gemma":0.000010993443,"threshold_uncertainty_score":0.9999731},"labels":[],"label_agreement":null},{"id":"W3092987329","doi":"10.36227/techrxiv.13103294.v1","title":"Model Order Reduction for Lumped RC Transmission Lines","year":2020,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"RC circuit; Spice; Reduction (mathematics); Line (geometry); Transmission line; Computer science; Parameterized complexity; Order (exchange); Model order reduction; Electric power transmission; Preprocessor; Algorithm; Electronic engineering; Capacitor; Mathematics; Engineering; Electrical engineering; Artificial intelligence; Telecommunications; Voltage; Projection (relational algebra)","score_opus":0.03946327647625746,"score_gpt":0.25215500129965446,"score_spread":0.212691724823397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3092987329","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014031364,0.00031839433,0.9775484,0.0007814974,0.001801503,0.0010131778,0.000029303534,0.0016490769,0.002827242],"genre_scores_gemma":[0.64805,0.0011266846,0.3446819,0.0000918675,0.0012218691,0.0005718278,0.0003678484,0.0003078589,0.0035801555],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99863833,0.000009947443,0.00039958936,0.00045206712,0.00019995475,0.00030012638],"domain_scores_gemma":[0.9993291,0.000016803568,0.0000302145,0.00037131537,0.00012266035,0.0001299425],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00010642872,0.0003909542,0.00038334998,0.00013401083,0.000056720237,0.000061598184,0.00028016543,0.000450422,0.00010633091],"category_scores_gemma":[0.000013280793,0.00036209158,0.00015979799,0.00015845097,0.000017411361,0.00015409794,0.00006424769,0.00048321823,0.0000442308],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036483936,0.000017214605,8.639342e-7,0.0010987364,0.000073776486,6.7938134e-7,0.0005673946,0.9045282,0.05466091,0.000087743574,0.026733087,0.012194914],"study_design_scores_gemma":[0.00035661831,0.000026120051,0.0000029133078,0.00010127569,0.000063920386,0.0000021893484,0.000020646225,0.94764125,0.042105336,0.0016034076,0.0076366113,0.00043969392],"about_ca_topic_score_codex":0.000007954187,"about_ca_topic_score_gemma":0.0000014961167,"teacher_disagreement_score":0.63401866,"about_ca_system_score_codex":0.00009405749,"about_ca_system_score_gemma":0.000099900826,"threshold_uncertainty_score":0.9998831},"labels":[],"label_agreement":null},{"id":"W3107464732","doi":"10.1049/iet-cds.2019.0398","title":"Design, evaluation and application of approximate‐truncated Booth multipliers","year":2020,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; Six Talent Peaks Project in Jiangsu Province; Government of Jiangsu Province; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China; National Science Foundation","keywords":"Multiplier (economics); Adder; Encoder; Computer science; Cluster analysis; Arithmetic; Algorithm; Approximation error; Mathematics; Artificial intelligence","score_opus":0.026281944984097454,"score_gpt":0.2311636055124043,"score_spread":0.20488166052830686,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3107464732","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.38548657,0.006907243,0.5994324,0.000064840664,0.0007188832,0.0042917337,0.000029794148,0.0010389567,0.0020295258],"genre_scores_gemma":[0.99913734,0.000043605876,0.0003009142,0.000031467942,0.0001129075,0.00027398948,0.000036649282,0.000057830654,0.000005307298],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983834,0.00009881957,0.0005009152,0.0003170815,0.0004440838,0.00025569953],"domain_scores_gemma":[0.99918365,0.00007516176,0.00016328294,0.0002768223,0.00016843704,0.0001326481],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00061122986,0.00022940815,0.00034527702,0.00010189657,0.000055699362,0.00006304109,0.0002127801,0.00013488595,0.000007573598],"category_scores_gemma":[0.000027329294,0.00022739611,0.000031714408,0.0004372713,0.000040401614,0.00033054771,0.000018180279,0.00011559318,0.000058457394],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000032821936,0.000059901067,0.012232184,0.0055985725,0.0003880429,0.0000033727486,0.010805349,0.5448848,0.37132028,0.00037618648,0.0015116872,0.05278682],"study_design_scores_gemma":[0.0006322507,0.000056523833,0.0018232962,0.000082474435,0.00007741831,0.0000058849555,0.00034690223,0.9859023,0.009530554,0.000012365241,0.001271718,0.00025830965],"about_ca_topic_score_codex":0.00004014235,"about_ca_topic_score_gemma":0.0000035098885,"teacher_disagreement_score":0.61365074,"about_ca_system_score_codex":0.00009347473,"about_ca_system_score_gemma":0.00003731772,"threshold_uncertainty_score":0.92729443},"labels":[],"label_agreement":null},{"id":"W3107870742","doi":"10.1049/pbcs064e_ch20","title":"High-performance CMOS clock distribution","year":2020,"lang":"en","type":"book-chapter","venue":"Institution of Engineering and Technology eBooks","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Jitter; CMOS; Inverter; Electronic engineering; Computer science; Engineering; Electrical engineering; Voltage","score_opus":0.005576765996266351,"score_gpt":0.15787875155802403,"score_spread":0.15230198556175767,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3107870742","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.34692377,0.011647836,0.117618635,0.00060285383,0.0105634965,0.0035851593,0.0012860409,0.023999633,0.48377258],"genre_scores_gemma":[0.99531287,0.00044485848,0.0008650208,0.0000069426333,0.00012773981,0.000031698688,0.0000775882,0.000081273654,0.0030520258],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99878037,0.0000017071934,0.00046575442,0.00030577296,0.00017419056,0.00027219686],"domain_scores_gemma":[0.999379,0.000015326725,0.000093788236,0.00035404763,0.000076762335,0.00008111311],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00006364869,0.00045046033,0.0005246136,0.0003995604,0.00006910484,0.000014387388,0.00023373349,0.00083585957,0.000009673078],"category_scores_gemma":[0.000019424811,0.00049524126,0.000054977845,0.00008480221,0.00025948285,0.00008978693,0.00007991204,0.0007662603,0.000042186108],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000156463,0.0000070217384,0.000028344024,0.0010975292,0.00027223758,0.000038653685,0.000032125496,0.03162486,0.0076900525,0.93225545,0.0006578983,0.02628017],"study_design_scores_gemma":[0.0019219186,0.00070837565,0.00013827109,0.002692019,0.00038339305,0.00025374998,0.000009602068,0.10262383,0.19405441,0.0044934233,0.690096,0.0026249571],"about_ca_topic_score_codex":0.0000017593472,"about_ca_topic_score_gemma":6.3466365e-7,"teacher_disagreement_score":0.92776203,"about_ca_system_score_codex":0.00012686533,"about_ca_system_score_gemma":0.00004614175,"threshold_uncertainty_score":0.9997499},"labels":[],"label_agreement":null},{"id":"W3111850714","doi":"10.1109/syscon47679.2020.9275856","title":"Decision Tree-based Adaptive Approximate Accelerators for Enhanced Quality","year":2020,"lang":"en","type":"article","venue":"2020 IEEE International Systems Conference (SysCon)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Overhead (engineering); Set (abstract data type); Tree (set theory); Computation; Decision tree; Quality (philosophy); Computer engineering; Algorithm; Data mining","score_opus":0.06966126884295173,"score_gpt":0.29046259750160075,"score_spread":0.22080132865864902,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3111850714","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.19057384,0.000086393076,0.79949456,0.0002650803,0.004331651,0.0010390196,0.00025617942,0.0005233958,0.0034298848],"genre_scores_gemma":[0.9953605,0.000022702243,0.002942419,0.00019268594,0.00072969246,0.00046549426,0.00008138643,0.00007038629,0.00013475111],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99745256,0.00007381573,0.00087160175,0.00055713,0.0006383621,0.00040653613],"domain_scores_gemma":[0.9984149,0.0003462731,0.00021389785,0.0002957422,0.000483854,0.00024537477],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0003627458,0.00039937664,0.0005437977,0.00011952825,0.000086779844,0.00027860468,0.0007682354,0.0001845808,0.00017458791],"category_scores_gemma":[0.00014435669,0.0003904243,0.00017107541,0.00025961286,0.00005297968,0.00054677937,0.00003761296,0.00025324777,0.00029245813],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0024531186,0.00026103607,0.0017942088,0.0017619898,0.001447772,0.000051528343,0.0036862367,0.3763976,0.5165123,0.02722738,0.027118023,0.041288834],"study_design_scores_gemma":[0.0018469495,0.00017694745,0.000349053,0.00027208048,0.000024532552,0.000001994719,0.00025900223,0.8929482,0.098826006,0.000115794974,0.0046019293,0.0005774715],"about_ca_topic_score_codex":0.000045360055,"about_ca_topic_score_gemma":0.000032702428,"teacher_disagreement_score":0.8047866,"about_ca_system_score_codex":0.00025773025,"about_ca_system_score_gemma":0.00015362863,"threshold_uncertainty_score":0.99985474},"labels":[],"label_agreement":null},{"id":"W3131053867","doi":"10.1109/tvlsi.2021.3056243","title":"Machine-Learning-Based Self-Tunable Design of Approximate Computing","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":38,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Benchmark (surveying); Overhead (engineering); Computer engineering; Set (abstract data type); Energy consumption; Efficient energy use; Software; Reduction (mathematics); Constraint (computer-aided design); Embedded system","score_opus":0.010378637670939954,"score_gpt":0.2039752414382916,"score_spread":0.19359660376735163,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3131053867","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01531512,0.00039592996,0.9795733,0.000018584744,0.0023096716,0.0005892807,0.00008765938,0.001060667,0.0006497996],"genre_scores_gemma":[0.9925044,0.00007778765,0.0065649664,0.000026991851,0.00008172441,0.00009822102,0.000048350623,0.00010605605,0.00049150625],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973828,0.00035543836,0.0008198861,0.00041992692,0.000506451,0.0005154986],"domain_scores_gemma":[0.99865973,0.00024485774,0.00015530872,0.00049033295,0.0003158067,0.00013396615],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00069323985,0.00040841982,0.00054995855,0.00036784768,0.0003057501,0.0001419488,0.0002247568,0.0002604712,0.00012147233],"category_scores_gemma":[0.000012445081,0.00040764306,0.00021116706,0.0008192809,0.000035949557,0.00040262577,0.000001985258,0.00065110245,0.000117034666],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000037074944,0.0002555777,0.00005441043,0.00039568546,0.00012310738,0.000011926296,0.00074096635,0.97803575,0.019427534,0.000042685475,0.00024235026,0.0006329094],"study_design_scores_gemma":[0.00077963993,0.000110546374,0.000011170577,0.00030230364,0.00006226372,0.00002330904,0.00043762854,0.78469664,0.21243668,0.000004180386,0.0008303061,0.00030534752],"about_ca_topic_score_codex":0.000046308935,"about_ca_topic_score_gemma":0.000039376915,"teacher_disagreement_score":0.9771893,"about_ca_system_score_codex":0.0003013134,"about_ca_system_score_gemma":0.00013431348,"threshold_uncertainty_score":0.9998375},"labels":[],"label_agreement":null},{"id":"W3136539670","doi":"10.1145/3256186","title":"Session details: Ultra-low voltage and power-aware design","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Kootenay Association for Science & Technology","funders":"","keywords":"Session (web analytics); Ultra low power; Computer science; Power (physics); Low voltage; Voltage; Electrical engineering; Engineering; Power consumption; World Wide Web; Physics","score_opus":0.019015921754561422,"score_gpt":0.19502383048174368,"score_spread":0.17600790872718225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3136539670","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.28241086,0.0004132961,0.67976856,0.000010218665,0.0006350232,0.00043235975,0.000005042528,0.0014179079,0.03490672],"genre_scores_gemma":[0.9924391,0.00012213433,0.006697063,0.00006048007,0.00003182016,0.000021120577,0.0000022766503,0.000060744478,0.00056528026],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99900126,0.00002229022,0.00021938312,0.00022779203,0.00015672152,0.00037257542],"domain_scores_gemma":[0.9994367,0.00005192724,0.000022256438,0.00030427013,0.00003223215,0.00015265377],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00018967933,0.00023953053,0.0001936765,0.000119325014,0.000073510935,0.00003912613,0.00017312134,0.00013484684,0.0009364944],"category_scores_gemma":[0.000012616692,0.00019810494,0.00003561241,0.00017236883,0.00004248808,0.00047868578,0.000021175225,0.00016620822,0.00033939016],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027804356,0.00047993424,0.03730224,0.0012182955,0.0005198413,0.00042423097,0.019848475,0.005955287,0.75753975,0.0026681602,0.085917845,0.08784792],"study_design_scores_gemma":[0.0010502716,0.00028691883,0.013119871,0.00015630317,0.000041763775,0.00005351227,0.0005378385,0.032227177,0.9488286,0.00036520863,0.0023260945,0.001006442],"about_ca_topic_score_codex":0.000015141076,"about_ca_topic_score_gemma":0.000004301537,"teacher_disagreement_score":0.71002823,"about_ca_system_score_codex":0.00003839324,"about_ca_system_score_gemma":0.000016390008,"threshold_uncertainty_score":0.9999768},"labels":[],"label_agreement":null},{"id":"W3138924352","doi":"10.1049/cdt2.12021","title":"Static power model for CMOS and FPGA circuits","year":2021,"lang":"en","type":"article","venue":"IET Computers & Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Spice; Computer science; Electronic engineering; Field-programmable gate array; CMOS; Transistor; Power (physics); Dynamic demand; Static timing analysis; Power consumption; Power analysis; Process (computing); Voltage; Embedded system; Engineering; Electrical engineering; Algorithm","score_opus":0.010933282171275475,"score_gpt":0.21186501680104272,"score_spread":0.20093173462976724,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3138924352","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040124845,0.00019445085,0.9541255,0.00010085266,0.00019963445,0.00040854287,0.00008532695,0.001740018,0.0030208016],"genre_scores_gemma":[0.95250064,0.000052525673,0.046838723,0.00023574772,0.000041031566,0.00007706633,0.000036352023,0.00006957555,0.00014836424],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990107,0.000005623699,0.00024216843,0.0002709455,0.00014545467,0.0003251511],"domain_scores_gemma":[0.9994425,0.00007574115,0.00002711342,0.00027362423,0.00008396612,0.00009703719],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000064611355,0.00022913545,0.00024266995,0.00009438501,0.00004570491,0.000292039,0.00016525928,0.00009049825,0.0000034667835],"category_scores_gemma":[0.000013543378,0.00024339637,0.00006947472,0.00014694233,0.000045129902,0.0007103517,0.00007487602,0.00011423492,0.0000066434777],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002925555,0.00030373572,0.0004104488,0.0012113906,0.00043160058,0.00017567186,0.0036321296,0.023816142,0.019904098,0.004928895,0.25789008,0.6872666],"study_design_scores_gemma":[0.00044892172,0.00019900737,0.00009590535,0.00022161363,0.000022933498,0.00009278834,0.000037362886,0.8810127,0.09272269,0.0082740635,0.016092734,0.0007793024],"about_ca_topic_score_codex":4.6335325e-7,"about_ca_topic_score_gemma":4.619898e-7,"teacher_disagreement_score":0.91237575,"about_ca_system_score_codex":0.00006248299,"about_ca_system_score_gemma":0.000034012246,"threshold_uncertainty_score":0.99254155},"labels":[],"label_agreement":null},{"id":"W3140185268","doi":"10.1109/islped.2011.5993629","title":"Design and analysis of metastable-hardened flip-flops in sub-threshold region","year":2011,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":11,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"FLOPS; Metastability; Transconductance; Computer science; Asynchronous communication; Spice; Reduction (mathematics); Power (physics); Transistor; Flip-flop; Inverter; Electronic engineering; Threshold voltage; Synchronizer; CMOS; Topology (electrical circuits); Voltage; Electrical engineering; Physics; Engineering; Mathematics; Parallel computing; Telecommunications; Quantum mechanics","score_opus":0.0350604994463418,"score_gpt":0.19751619181744326,"score_spread":0.16245569237110147,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3140185268","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.82918435,0.0006079874,0.16411184,0.000006851165,0.00009178632,0.00023926217,0.0000022663655,0.00017829605,0.0055773593],"genre_scores_gemma":[0.9868687,0.0003622691,0.012577253,0.000015059569,0.0000072736575,0.000018385997,0.000005150291,0.000026647307,0.00011926666],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990312,0.00003308263,0.0003312355,0.00019834802,0.00014401085,0.00026211777],"domain_scores_gemma":[0.99949557,0.0000449329,0.00003661358,0.00032085736,0.00003492339,0.00006710594],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003468793,0.00016978514,0.00039997077,0.0007360226,0.000017463643,0.000013078078,0.0001455054,0.00008318565,0.0001497598],"category_scores_gemma":[0.000008236891,0.00015295896,0.00006145849,0.0012010714,0.00003708324,0.00026970124,0.000027267386,0.00009945058,0.000015746049],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005110198,0.0003970249,0.1944285,0.00043373567,0.0066614184,0.0002154843,0.009624646,0.64311564,0.12439615,0.0023070544,0.0075827893,0.010326504],"study_design_scores_gemma":[0.0009547764,0.00011992651,0.060633842,0.00003673265,0.0008880535,0.000006519897,0.00010883149,0.56162965,0.37473786,0.00015936475,0.00019396057,0.0005304687],"about_ca_topic_score_codex":0.000066458815,"about_ca_topic_score_gemma":0.000071880546,"teacher_disagreement_score":0.2503417,"about_ca_system_score_codex":0.000038610997,"about_ca_system_score_gemma":0.00001172178,"threshold_uncertainty_score":0.62374854},"labels":[],"label_agreement":null},{"id":"W3144161597","doi":"10.1109/iccad.2006.320139","title":"A Linear-Time Approach for Static Timing Analysis Covering All Process Corners","year":2006,"lang":"en","type":"article","venue":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Process (computing); Process corners; Computer science; Network analysis; Exponential function; Algorithm; Time complexity; Static analysis; Control theory (sociology); Mathematics; Engineering; Artificial intelligence; Electrical engineering; Embedded system","score_opus":0.04087859919063918,"score_gpt":0.2823340005487789,"score_spread":0.2414554013581397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3144161597","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.09880556,0.00017544698,0.7130571,0.000871024,0.0014407227,0.00633023,0.00067895866,0.004380051,0.17426093],"genre_scores_gemma":[0.91817266,0.00007526028,0.08052603,0.00012917636,0.00020333323,0.00032890175,0.00029830486,0.00013229193,0.00013405207],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9945371,0.00010927509,0.0019218718,0.0011359042,0.0013981164,0.0008977297],"domain_scores_gemma":[0.99607724,0.0012348777,0.0006408404,0.001200743,0.0005775403,0.00026876756],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00085911073,0.00091250293,0.0015859007,0.00092852244,0.00012543765,0.00012221288,0.0025418599,0.00057884556,0.00012482396],"category_scores_gemma":[0.0003180362,0.0008721728,0.0007515731,0.00115562,0.00047511212,0.00041283175,0.00021091753,0.0007723658,0.00002120208],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038160637,0.00071821816,0.00033874987,0.0002911106,0.00076072797,0.000015038701,0.000045974943,0.4996308,0.49349415,0.002695299,0.00084579334,0.0007825013],"study_design_scores_gemma":[0.005327613,0.0036746645,0.011749019,0.0014825392,0.0017458122,0.00008661094,0.00009642927,0.8340845,0.13490899,0.0017846428,0.0013300659,0.0037290936],"about_ca_topic_score_codex":0.00004510161,"about_ca_topic_score_gemma":0.000012161136,"teacher_disagreement_score":0.8193671,"about_ca_system_score_codex":0.00055487524,"about_ca_system_score_gemma":0.00019019123,"threshold_uncertainty_score":0.9993729},"labels":[],"label_agreement":null},{"id":"W3145549985","doi":"10.1109/dac.2003.1218834","title":"A static pattern-independent technique for power grid voltage integrity verification","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Power grid; Grid; Voltage; Power (physics); Electrical engineering; Engineering; Mathematics","score_opus":0.027139963955979497,"score_gpt":0.24214913160905038,"score_spread":0.21500916765307088,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3145549985","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.039872836,0.000023462639,0.95134234,0.0001612658,0.0015734626,0.0039549796,0.00008638595,0.0019404533,0.0010448287],"genre_scores_gemma":[0.85414726,0.00012541797,0.1417721,0.00020365391,0.00024155116,0.0030728134,0.000104368366,0.0001714223,0.00016141188],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99648654,0.000031236643,0.001028223,0.000804257,0.00073217956,0.0009175353],"domain_scores_gemma":[0.9966663,0.000088865614,0.0003749424,0.00042209018,0.0021620826,0.00028569953],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0011728867,0.0007275544,0.00060587074,0.0004499841,0.00023578941,0.00045476938,0.0007357398,0.00049513555,0.000189801],"category_scores_gemma":[0.00046796253,0.00076097914,0.000118783144,0.00093835295,0.00011704503,0.0017426439,0.000038290924,0.00060567626,0.000629024],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000095140975,0.00029868152,0.00039721632,0.0013599904,0.00015769698,0.000008491084,0.0034860712,0.003265466,0.9535223,0.0049138637,0.026679441,0.0058156285],"study_design_scores_gemma":[0.0021149947,0.0005354087,0.0012232732,0.0006299552,0.000108077526,0.0000558136,0.0004608995,0.33998552,0.6482085,0.0024542606,0.0027249986,0.001498297],"about_ca_topic_score_codex":0.000034662975,"about_ca_topic_score_gemma":0.0000049360087,"teacher_disagreement_score":0.81427443,"about_ca_system_score_codex":0.0010993859,"about_ca_system_score_gemma":0.00055101543,"threshold_uncertainty_score":0.9994841},"labels":[],"label_agreement":null},{"id":"W3146060644","doi":"10.1109/iccad.2006.320076","title":"Handling Inductance in Early Power Grid Verification","year":2006,"lang":"en","type":"article","venue":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage drop; Computer science; Grid; Power network design; Inductance; Voltage; RLC circuit; Node (physics); Electronic circuit; Electronic engineering; Electrical engineering; Engineering; Capacitor; Mathematics","score_opus":0.02661467785800129,"score_gpt":0.2465453412879812,"score_spread":0.2199306634299799,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3146060644","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6478981,0.00034563334,0.020705035,0.001472301,0.005047454,0.0033469861,0.00021461042,0.0028797032,0.31809017],"genre_scores_gemma":[0.9833181,0.00023525719,0.01568369,0.000095718446,0.00028008537,0.00014986793,0.00006279707,0.00010985852,0.0000646466],"study_design_codex":"bench_or_experimental","study_design_gemma":"observational","domain_scores_codex":[0.9948528,0.0001408763,0.0019050417,0.0009950725,0.0013365597,0.00076968636],"domain_scores_gemma":[0.9968116,0.0007421357,0.0005081536,0.0013410355,0.0003990278,0.00019803361],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00078425015,0.0007771481,0.0010684145,0.00075353915,0.000095061456,0.00011345559,0.0024499358,0.00068870804,0.00014382432],"category_scores_gemma":[0.00027868868,0.0007681219,0.00033790153,0.0008709795,0.0005022059,0.00053323014,0.00020937945,0.001171411,0.000058591217],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00031999618,0.0007153077,0.002356502,0.00008324028,0.00007971646,0.000043794666,0.000052095056,0.021306472,0.9514338,0.021415025,0.0009717309,0.0012223484],"study_design_scores_gemma":[0.0067912145,0.0043910937,0.53471744,0.004731227,0.00015666932,0.00015365874,0.00008203254,0.008406536,0.42564923,0.006468509,0.004180459,0.004271945],"about_ca_topic_score_codex":0.00009894372,"about_ca_topic_score_gemma":0.000050596154,"teacher_disagreement_score":0.5323609,"about_ca_system_score_codex":0.00063663715,"about_ca_system_score_gemma":0.00017202747,"threshold_uncertainty_score":0.99947697},"labels":[],"label_agreement":null},{"id":"W3146978143","doi":"10.1109/lpe.2006.4271846","title":"A Low Power SRAM Architecture Based on Segmented Virtual Grounding","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Static random-access memory; Computer science; Dynamic demand; Low-power electronics; CMOS; Leakage (economics); Transistor; Reduction (mathematics); Energy consumption; Threshold voltage; Voltage; Electronic engineering; Low voltage; Embedded system; Power (physics); Electrical engineering; Computer hardware; Engineering; Power consumption","score_opus":0.0026995481921014567,"score_gpt":0.168013408885075,"score_spread":0.16531386069297352,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3146978143","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.61768776,0.000023849347,0.30495802,0.00010355138,0.00089047244,0.00032342656,0.000010000942,0.0016776377,0.07432525],"genre_scores_gemma":[0.99562144,8.507509e-7,0.0026438807,0.00028206385,0.00014743673,0.000022912625,0.000024563733,0.000072255614,0.0011846002],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987679,0.000020446076,0.0002245373,0.00023288293,0.00031093165,0.0004432626],"domain_scores_gemma":[0.9994813,0.000071885435,0.000020515588,0.00033067327,0.000018751296,0.00007683212],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001153504,0.00027050584,0.00018305366,0.00025094117,0.000071294024,0.000071317074,0.00017704986,0.000110139576,0.0006076412],"category_scores_gemma":[0.000007963737,0.00023296922,0.000076857345,0.00032154933,0.000027947524,0.00012826729,0.000015736006,0.00026894876,0.00037031522],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004664671,0.00013361896,0.00050333893,0.000048307433,0.00003185802,0.000037103626,0.00011276447,0.95121354,0.028385462,0.0013591477,0.014544635,0.0035835637],"study_design_scores_gemma":[0.0030140528,0.0007049295,0.007619221,0.00023818707,0.000032140575,0.000019782112,0.000091305774,0.8285475,0.1413276,0.00021652602,0.016803289,0.00138549],"about_ca_topic_score_codex":0.000017153192,"about_ca_topic_score_gemma":0.000013609104,"teacher_disagreement_score":0.37793365,"about_ca_system_score_codex":0.00015325555,"about_ca_system_score_gemma":0.000016367581,"threshold_uncertainty_score":0.9500209},"labels":[],"label_agreement":null},{"id":"W3148027407","doi":"10.1109/iccad.2008.4681570","title":"Efficient block-based parameterized timing analysis covering all potentially critical paths","year":2008,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Parameterized complexity; Computer science; Robustness (evolution); Algorithm; Block (permutation group theory); Context (archaeology); Pruning; Static timing analysis; Parameter space; Sensitivity (control systems); Mathematics; Electronic engineering","score_opus":0.01967055604646594,"score_gpt":0.23241988666046628,"score_spread":0.21274933061400034,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3148027407","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.68053734,0.00005949773,0.3170299,0.00004211948,0.00027949244,0.00012231637,0.0000069126445,0.0006656817,0.0012567684],"genre_scores_gemma":[0.9672728,0.000013111735,0.032323714,0.00017364047,0.000054625027,0.000024626816,0.000013789231,0.000054579294,0.00006911947],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981331,0.000035885507,0.00043545538,0.00034278573,0.0004359517,0.0006167752],"domain_scores_gemma":[0.9990534,0.00018585805,0.000026738922,0.0004619157,0.000068283414,0.00020381143],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00020094747,0.00029741268,0.00043475992,0.00041099798,0.00013638634,0.00006279,0.00023704369,0.00012425221,0.00038415892],"category_scores_gemma":[0.000068616835,0.00028578143,0.00027784033,0.0007684929,0.000086684326,0.000087819586,0.000039986255,0.00020457694,0.00020004118],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000017934293,0.000065873304,0.00064409804,0.000042503845,0.00031044098,0.0001272889,0.00013585675,0.97150993,0.02664464,0.00003841801,0.00021038766,0.00025262524],"study_design_scores_gemma":[0.0005499025,0.000047938553,0.0021563775,0.000015144989,0.00034615066,0.000017431848,0.000013169057,0.97527176,0.020736793,0.0000027637184,0.0004371476,0.00040541243],"about_ca_topic_score_codex":0.000029151495,"about_ca_topic_score_gemma":0.0000050607673,"teacher_disagreement_score":0.28673548,"about_ca_system_score_codex":0.00011546646,"about_ca_system_score_gemma":0.000037501206,"threshold_uncertainty_score":0.9999594},"labels":[],"label_agreement":null},{"id":"W3149083993","doi":"10.1109/iccad.2010.5653903","title":"Power grid correction using sensitivity analysis","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage drop; Grid; Voltage; Drop (telecommunication); Computer science; Maximum power principle; Sensitivity (control systems); Power (physics); Threshold voltage; Power grid; Power network design; Electrical engineering; Control theory (sociology); Electronic engineering; Engineering; Mathematics; Physics","score_opus":0.005021404647348401,"score_gpt":0.2003736685801533,"score_spread":0.1953522639328049,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3149083993","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8864197,0.000004739873,0.09826619,0.000007918829,0.00431138,0.000057371843,0.000002507525,0.0005042648,0.010425929],"genre_scores_gemma":[0.99639827,0.0000025332668,0.0031118894,0.000025674291,0.00016085326,0.0000016197598,0.000005317267,0.000022935103,0.00027091498],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99934804,0.000015109315,0.0001368852,0.00014858527,0.00013447703,0.00021690498],"domain_scores_gemma":[0.9995605,0.00003905979,0.000017593125,0.00027322836,0.000043426408,0.00006622952],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022199788,0.0001287398,0.00016666118,0.00025604153,0.00006243928,0.000041546067,0.000047381098,0.00009585777,0.0006801329],"category_scores_gemma":[0.000016747004,0.00012107064,0.0000911886,0.000727575,0.000021536465,0.00027115995,0.000014928328,0.0002515721,0.00014322369],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000071808327,0.000034452856,0.02857709,0.000011747768,0.00050484354,0.000020929649,0.00023846097,0.36082625,0.6019413,0.00007780882,0.005785666,0.001974264],"study_design_scores_gemma":[0.00008428646,0.000007840719,0.023616686,0.0000019944337,0.000117779346,0.000019696881,0.000023417366,0.9072098,0.066998035,0.0000034252987,0.001713964,0.00020305844],"about_ca_topic_score_codex":0.00010139126,"about_ca_topic_score_gemma":0.0003306372,"teacher_disagreement_score":0.54638356,"about_ca_system_score_codex":0.00004556694,"about_ca_system_score_gemma":0.0000099657855,"threshold_uncertainty_score":0.7446978},"labels":[],"label_agreement":null},{"id":"W3149303973","doi":"10.1109/dsd.2007.4341461","title":"Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays","year":2007,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada; CMC Microsystems","keywords":"NMOS logic; PMOS logic; Computer science; Logic gate; Transistor; Electronic engineering; Pass transistor logic; Electrical engineering; Engineering; Voltage","score_opus":0.026885077716246392,"score_gpt":0.2577651760764913,"score_spread":0.2308800983602449,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3149303973","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.35020977,0.00008973918,0.64716643,0.000013382308,0.0006845494,0.000296525,2.4908553e-7,0.00018220149,0.0013571592],"genre_scores_gemma":[0.9774862,0.00005158921,0.021988437,0.000034022058,0.00016623676,0.00007909522,0.0000029270557,0.000043405875,0.00014812291],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99870276,0.000016641492,0.0003663979,0.0002208007,0.00010157473,0.00059180823],"domain_scores_gemma":[0.9994508,0.00028475554,0.000031374384,0.00014796342,0.000024202396,0.000060894097],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0008154548,0.00018967495,0.00020279478,0.00036029864,0.000039107505,0.00004707325,0.0001560871,0.00012208517,0.000019557605],"category_scores_gemma":[0.000050034323,0.00019679657,0.000046118792,0.00036698734,0.000012101489,0.00043264186,0.000020532327,0.0002750627,0.000007753081],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000113645714,0.000034710654,0.020362522,0.000092903254,0.000035445315,0.00002311907,0.0016027358,0.9057092,0.009246236,0.00039016374,0.00020587137,0.06218344],"study_design_scores_gemma":[0.0014576307,0.00018926665,0.0048296154,0.0002497495,0.0000069824982,0.0000050253375,0.00068652275,0.8304035,0.16067089,0.00027457482,0.0007498994,0.0004763175],"about_ca_topic_score_codex":0.00027525573,"about_ca_topic_score_gemma":0.0017380011,"teacher_disagreement_score":0.6272764,"about_ca_system_score_codex":0.0002784643,"about_ca_system_score_gemma":0.000008698163,"threshold_uncertainty_score":0.80251306},"labels":[],"label_agreement":null},{"id":"W3150866691","doi":"10.1109/dac.1990.114841","title":"Timing analysis in precharge/unate networks","year":2002,"lang":"en","type":"article","venue":"27th ACM/IEEE Design Automation Conference","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science; Path (computing); Computer network","score_opus":0.06115887695551186,"score_gpt":0.23859867988254765,"score_spread":0.1774398029270358,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3150866691","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07032813,0.00025961446,0.92493373,0.00007175157,0.0005330262,0.00049106614,0.0000056111007,0.0012343845,0.0021427087],"genre_scores_gemma":[0.98596203,0.00025691546,0.013231554,0.000065644,0.000077521574,0.00012281549,0.00001991575,0.000050056362,0.0002135213],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99786395,0.00014904732,0.00063038425,0.0004006593,0.00035086425,0.00060509006],"domain_scores_gemma":[0.9986874,0.00023242625,0.00012024628,0.0007092756,0.000112711496,0.00013793315],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00054977357,0.00035392,0.00045689172,0.0008145131,0.000094396695,0.00017967129,0.0005981902,0.00023314483,0.0011359219],"category_scores_gemma":[0.00010124878,0.0003780379,0.000103876235,0.0020650679,0.000041391275,0.0007518817,0.000034616492,0.00035660423,0.0004753378],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000070550127,0.000038437065,0.001656195,0.00004483605,0.00016960764,0.000014720091,0.0009963698,0.9747434,0.0029442632,0.00018775612,0.002554431,0.016642908],"study_design_scores_gemma":[0.0003886935,0.000029615305,0.006212602,0.0000613817,0.00010329093,0.0000036266779,0.000019634519,0.9875299,0.004902545,0.00016009042,0.00016238172,0.00042624687],"about_ca_topic_score_codex":0.000016399872,"about_ca_topic_score_gemma":0.000022284226,"teacher_disagreement_score":0.9156339,"about_ca_system_score_codex":0.0002035462,"about_ca_system_score_gemma":0.000027037018,"threshold_uncertainty_score":0.99986714},"labels":[],"label_agreement":null},{"id":"W3151786832","doi":"10.1109/date.2010.5456941","title":"Practical Monte-Carlo based timing yield estimation of digital circuits","year":2010,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Variance reduction; Estimator; Monte Carlo method; Skew; Benchmark (surveying); Reduction (mathematics); Electronic circuit; Control variates; Importance sampling; Computer science; Algorithm; Statistics; Digital electronics; Sampling (signal processing); Mathematics; Engineering; Hybrid Monte Carlo; Detector","score_opus":0.028224550492733036,"score_gpt":0.2494913202481173,"score_spread":0.22126676975538426,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3151786832","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6922972,0.0000065787626,0.2807543,0.00012252272,0.00056931813,0.00017837732,0.000006850216,0.0004686405,0.02559619],"genre_scores_gemma":[0.98678917,6.619695e-7,0.012987362,0.000020828586,0.000047932375,0.000008870399,0.0000039075862,0.000028212915,0.00011307714],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99927324,0.0000035768542,0.00022113233,0.00011544171,0.00019668124,0.00018990951],"domain_scores_gemma":[0.9994196,0.0001944626,0.00003065641,0.00024286716,0.000041898562,0.00007046291],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000108261316,0.00012035292,0.00013306242,0.00009425158,0.000023773166,0.00005570142,0.000094447736,0.00010627284,0.0003156643],"category_scores_gemma":[0.00023673459,0.00011255606,0.00004157759,0.00013925429,0.000029686387,0.0007397486,0.000013011903,0.00023952594,0.00012236396],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034158176,0.00037437584,0.009852189,0.0006108264,0.0001651866,0.000047728023,0.0007643852,0.625897,0.22645222,0.0034946352,0.030956829,0.10135048],"study_design_scores_gemma":[0.0001870751,0.000033056564,0.0010348485,0.00002049457,0.000013112432,0.0000085040865,0.000016131573,0.92661357,0.07160956,0.000022995482,0.0002858899,0.00015476292],"about_ca_topic_score_codex":0.000006320667,"about_ca_topic_score_gemma":0.000007808933,"teacher_disagreement_score":0.30071658,"about_ca_system_score_codex":0.000019280087,"about_ca_system_score_gemma":0.00003218543,"threshold_uncertainty_score":0.4589903},"labels":[],"label_agreement":null},{"id":"W3152435103","doi":"10.1109/fpt.2006.270299","title":"Interconnect driver design for long wires in field-programmable gate arrays","year":2006,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":20,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Interconnection; Field-programmable gate array; Node (physics); Computer science; Transistor; Path (computing); Critical path method; SIGNAL (programming language); Electronic engineering; Electrical engineering; Embedded system; Engineering; Telecommunications","score_opus":0.010530538499259947,"score_gpt":0.20641795023359114,"score_spread":0.1958874117343312,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3152435103","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22314994,0.00019944755,0.7703397,0.00006483613,0.00036823578,0.0006039477,0.0000013373154,0.00051737094,0.0047551426],"genre_scores_gemma":[0.97005564,0.00002797633,0.02850001,0.000060786373,0.000115846,0.0001607921,0.00000730814,0.00004972241,0.0010219063],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998935,0.000017054594,0.00027203644,0.00020422864,0.00009831539,0.0004733776],"domain_scores_gemma":[0.99951696,0.00017404008,0.000019566767,0.00021877892,0.000027132057,0.0000435365],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00021177033,0.00019649451,0.00020320831,0.00015977322,0.000038576607,0.000065542685,0.00018876696,0.00010653208,0.00014940002],"category_scores_gemma":[0.000016819542,0.00018185322,0.000065106346,0.000210184,0.000017536897,0.00032984544,0.000018718592,0.00012581307,0.000108961896],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015309741,0.00015655877,0.013011991,0.00039989542,0.00010682672,0.00007568875,0.00072159054,0.8654934,0.018449293,0.002686885,0.05054156,0.048203185],"study_design_scores_gemma":[0.0018356972,0.00029535827,0.002134856,0.00011866902,0.00002397205,0.000009987254,0.00008204651,0.5975276,0.38658428,0.0023810924,0.0082651,0.00074131094],"about_ca_topic_score_codex":0.00014800753,"about_ca_topic_score_gemma":0.0004315661,"teacher_disagreement_score":0.7469057,"about_ca_system_score_codex":0.0000808359,"about_ca_system_score_gemma":0.000013780901,"threshold_uncertainty_score":0.7415759},"labels":[],"label_agreement":null},{"id":"W3168383044","doi":"10.1049/cdt2.12032","title":"Introducing <i>KeyRing</i> self‐timed microarchitecture and timing‐driven design flow","year":2021,"lang":"en","type":"article","venue":"IET Computers & Digital Techniques","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"École de Technologie Supérieure; Polytechnique Montréal","funders":"Natural Sciences and Engineering Research Council of Canada; Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada","keywords":"Microarchitecture; Static timing analysis; Computer science; Design flow; Clock gating; Electronic design automation; Computer architecture; Standard cell; Circuit design; Processor design; Physical design; Embedded system; Integrated circuit design; Electronic circuit; Parallel computing; Integrated circuit; Clock skew; Clock signal; Engineering; Jitter","score_opus":0.0061295776355333705,"score_gpt":0.1850439377866857,"score_spread":0.17891436015115234,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3168383044","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041123666,0.0006862252,0.94986707,0.0002331687,0.0004196209,0.00047985534,0.000023557255,0.0052924575,0.001874382],"genre_scores_gemma":[0.48509762,0.00012615281,0.514049,0.0001973339,0.0002905115,0.000036564732,0.000034177403,0.00010840952,0.000060240644],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9984491,0.000035105462,0.00032122736,0.000497648,0.00021248165,0.00048444368],"domain_scores_gemma":[0.99913466,0.0001277619,0.000043078468,0.00046829574,0.00008062416,0.00014555882],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00012645489,0.00039013257,0.00036869402,0.0001845289,0.000093098206,0.00048035092,0.00029979178,0.00015847365,0.0000081099215],"category_scores_gemma":[0.00002070022,0.00040595888,0.00008982191,0.00034526293,0.00007537609,0.00058670325,0.00021460536,0.0003584669,0.000021744292],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005617233,0.0002496433,0.00070634414,0.0007802124,0.00060345844,0.00065940985,0.0052007255,0.11154131,0.12462311,0.00010788539,0.18046519,0.57500654],"study_design_scores_gemma":[0.0004841201,0.00023001824,0.00014157838,0.0004360618,0.00004897359,0.0006422098,0.00003138311,0.3306027,0.6264269,0.00050562347,0.0393029,0.0011475737],"about_ca_topic_score_codex":0.0000015876882,"about_ca_topic_score_gemma":5.104751e-7,"teacher_disagreement_score":0.573859,"about_ca_system_score_codex":0.00011115296,"about_ca_system_score_gemma":0.000043586755,"threshold_uncertainty_score":0.99983925},"labels":[],"label_agreement":null},{"id":"W3169932400","doi":"10.1049/ell2.12243","title":"Dual segmentation approximate multiplier","year":2021,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Dalhousie University","funders":"","keywords":"Multiplier (economics); Dual (grammatical number); Computer science; Mathematics; Economics","score_opus":0.004777094886266374,"score_gpt":0.18726814751547702,"score_spread":0.18249105262921064,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3169932400","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9507224,0.0010731196,0.045305178,0.00076325744,0.0005531095,0.00016210819,0.000004364517,0.00050487014,0.0009115741],"genre_scores_gemma":[0.99173427,0.000228538,0.006327318,0.0011465931,0.00019121905,0.000047205765,0.00008110847,0.000076924574,0.00016681237],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9989655,0.000020428815,0.00016609668,0.0001903894,0.00018249494,0.0004750696],"domain_scores_gemma":[0.9996634,0.00002196453,0.000019915466,0.00022483114,0.000020985417,0.000048913036],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00008880861,0.00015776214,0.00012343588,0.000062069346,0.000059220823,0.000053620523,0.000082974126,0.00005317535,0.00008427683],"category_scores_gemma":[0.0000059568692,0.00017615072,0.00004754247,0.00023096173,0.000016758535,0.00021017485,0.000018297143,0.00024192741,0.00015839416],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000046883442,0.000015320105,0.00017166395,0.000039894832,0.0000701909,0.000035516267,0.00032198138,0.029016644,0.9569735,0.00026158305,0.009787081,0.0033019155],"study_design_scores_gemma":[0.00078362937,0.000026408705,0.0003365117,0.000013815155,0.000028214268,0.000044087257,0.000042432734,0.062486958,0.9176712,0.00006112247,0.018099511,0.00040607707],"about_ca_topic_score_codex":9.3429446e-7,"about_ca_topic_score_gemma":0.000005765675,"teacher_disagreement_score":0.04101186,"about_ca_system_score_codex":0.00025036206,"about_ca_system_score_gemma":0.00003380622,"threshold_uncertainty_score":0.7183218},"labels":[],"label_agreement":null},{"id":"W3181283944","doi":"10.1007/s10470-021-01907-x","title":"A 350 mV, 2 MHz, 16-kb SRAM with programmable wordline boosting in the 65 nm CMOS technology","year":2021,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Boosting (machine learning); Static random-access memory; CMOS; Macro; Voltage; Energy consumption; Electronic engineering; Electrical engineering; Computer science; Engineering; Artificial intelligence","score_opus":0.008744316537402406,"score_gpt":0.20180091063642072,"score_spread":0.19305659409901832,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3181283944","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9084452,0.011235539,0.07049124,0.0004743706,0.00009420756,0.0005731585,0.000008402819,0.0008161127,0.007861785],"genre_scores_gemma":[0.99852973,0.00009040715,0.0008096306,0.00021402193,0.00007277498,0.00008517592,0.000037850237,0.000058462985,0.00010195301],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981411,0.000054074782,0.00042673602,0.0004318989,0.00027393643,0.0006722161],"domain_scores_gemma":[0.9992899,0.00007113707,0.000085088555,0.00023434403,0.00024227849,0.00007728035],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039968366,0.00035575626,0.0003862833,0.00032411696,0.00026312983,0.0003656639,0.0002889181,0.0002267145,0.000043559638],"category_scores_gemma":[0.000039714316,0.00024027316,0.000037585116,0.0025782993,0.00016420783,0.00042827957,0.000028881288,0.0009074556,0.000008448971],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027433767,0.00017326494,0.013591287,0.0005321223,0.00014225487,0.0006153449,0.0023131352,0.010396778,0.020790147,0.00057339814,0.0002810775,0.9505637],"study_design_scores_gemma":[0.006708309,0.001699088,0.0047720266,0.008099431,0.00059064117,0.0038957861,0.03221655,0.82178295,0.07338846,0.0066864556,0.03579978,0.0043605184],"about_ca_topic_score_codex":0.000058353675,"about_ca_topic_score_gemma":0.00028635992,"teacher_disagreement_score":0.94620323,"about_ca_system_score_codex":0.000112532274,"about_ca_system_score_gemma":0.00023018412,"threshold_uncertainty_score":0.9798055},"labels":[],"label_agreement":null},{"id":"W3193339031","doi":"10.32920/ryerson.14645943.v1","title":"Dynamic power dissipation of basic logic gates","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"AND-OR-Invert; Pass transistor logic; Logic gate; Logic family; NOR logic; CMOS; Electronic engineering; Dissipation; Logic level; NMOS logic; Netlist; Capacitance; Domino logic; Computer science; Transistor; Electrical engineering; Engineering; Logic synthesis; Physics; Voltage","score_opus":0.008928681965568865,"score_gpt":0.2219304412832829,"score_spread":0.21300175931771403,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3193339031","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9184313,0.0013759374,0.057626773,0.00007373845,0.002146318,0.0003838107,0.000026421216,0.0006817458,0.01925396],"genre_scores_gemma":[0.9931924,0.00031508008,0.005694761,0.000020732748,0.000021992668,0.00004153348,0.00017777795,0.000065109576,0.00047063117],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987505,0.000025187946,0.0004218223,0.00031108403,0.00024002625,0.00025136708],"domain_scores_gemma":[0.99909097,0.00004200568,0.00007923113,0.0006359458,0.0000935492,0.000058295394],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001300268,0.00031234697,0.0004092256,0.00017995978,0.000019700126,0.000055279204,0.00028437792,0.00031556436,0.0012976611],"category_scores_gemma":[0.000022372713,0.00028965282,0.00014071494,0.00017710519,0.00003496511,0.00013853202,0.00019921335,0.00040899028,0.000073760086],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027584476,0.00027978787,0.0054686856,0.0049547404,0.00084103155,0.00006878152,0.0030468283,0.8917563,0.0780413,0.0022858107,0.0041314894,0.009097658],"study_design_scores_gemma":[0.0006976533,0.000119772805,0.04722237,0.0011162407,0.00018323239,0.000014229319,0.00050650974,0.8503824,0.09490474,0.0022733798,0.0007058266,0.0018736339],"about_ca_topic_score_codex":0.00002254545,"about_ca_topic_score_gemma":0.00002648871,"teacher_disagreement_score":0.074761085,"about_ca_system_score_codex":0.00014585756,"about_ca_system_score_gemma":0.000055841578,"threshold_uncertainty_score":0.99995553},"labels":[],"label_agreement":null},{"id":"W3193875697","doi":"10.1145/3462329","title":"A Quality-assured Approximate Hardware Accelerators–based on Machine Learning and Dynamic Partial Reconfiguration","year":2021,"lang":"en","type":"article","venue":"ACM Journal on Emerging Technologies in Computing Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Control reconfiguration; Computer science; Field-programmable gate array; Efficient energy use; Reconfigurable computing; Resilience (materials science); Embedded system; Energy consumption; Computer engineering","score_opus":0.019426593580152262,"score_gpt":0.27659008851371847,"score_spread":0.2571634949335662,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3193875697","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9375353,0.0032027257,0.049873214,0.0011994028,0.0033323083,0.00043480183,0.000022216223,0.0038726747,0.0005273691],"genre_scores_gemma":[0.99575806,0.0002443725,0.003760816,0.00002239186,0.00008673414,0.00001684541,0.000023161421,0.000063493986,0.000024111245],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99758655,0.00026084573,0.0008475609,0.00038493072,0.00039906404,0.0005210453],"domain_scores_gemma":[0.99856514,0.00048089077,0.00028877408,0.0005110845,0.000101329286,0.000052782598],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012427294,0.00034158255,0.0005188192,0.0005809446,0.0003260455,0.0003172365,0.00046334663,0.00026287182,0.000015166388],"category_scores_gemma":[0.0012786569,0.0003267943,0.00007268188,0.0006544604,0.000047373815,0.00018311829,0.0001281808,0.0015204335,0.000010014274],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046592748,0.00006356483,0.0108653195,0.0004222756,0.00009437578,0.0002604644,0.00036143302,0.91338843,0.005731882,0.0002808438,0.00058734603,0.067897454],"study_design_scores_gemma":[0.00081367756,0.00014729795,0.00037538708,0.0012219406,0.000009483986,0.00013304867,0.0009021414,0.9882977,0.0037813415,0.000099922494,0.0038147254,0.00040333217],"about_ca_topic_score_codex":0.0000063978223,"about_ca_topic_score_gemma":0.0000060889097,"teacher_disagreement_score":0.074909255,"about_ca_system_score_codex":0.00036148648,"about_ca_system_score_gemma":0.000046411275,"threshold_uncertainty_score":0.9999184},"labels":[],"label_agreement":null},{"id":"W3194127730","doi":"10.1109/csnt51715.2021.9509662","title":"Energy-efficient implementation of AES algorithm on 16nm FPGA","year":2021,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":14,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"","keywords":"Computer science; Field-programmable gate array; Embedded system; Energy consumption; Efficient energy use; Power analysis; Algorithm; Side channel attack; Cryptography; AES implementations; System on a chip; Advanced Encryption Standard; Engineering; Electrical engineering","score_opus":0.006762957856895785,"score_gpt":0.2245849875644004,"score_spread":0.2178220297075046,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3194127730","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57100534,0.00041226027,0.3986237,0.00012565452,0.001354522,0.0001674927,0.000039582,0.0005316914,0.027739724],"genre_scores_gemma":[0.9930149,0.000059011592,0.006351648,0.00006836982,0.00005714815,0.00001343494,0.000026891606,0.000023110873,0.00038550235],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99928933,0.000012654461,0.0002029245,0.00012375881,0.00019453325,0.00017682112],"domain_scores_gemma":[0.99967796,0.000024022876,0.000019879688,0.00018966495,0.000049868948,0.000038618153],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00006535532,0.00010392973,0.00011628195,0.00008095972,0.000023910345,0.00001458321,0.00006852667,0.00003577565,0.0008034619],"category_scores_gemma":[0.0000019371194,0.000097374366,0.00004083589,0.00022248433,0.000010518429,0.000056742654,0.000018570323,0.00004755366,0.0000488531],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000055772452,0.00014925284,0.00029177187,0.000096938216,0.00014272414,0.000030279436,0.00086210854,0.17263976,0.06017283,0.0071513774,0.01605477,0.7424026],"study_design_scores_gemma":[0.0003338341,0.000049259124,0.0008811919,0.000012854126,0.000009412793,0.0000031440445,0.00034093822,0.12309651,0.8699454,0.000031970994,0.005163051,0.00013242131],"about_ca_topic_score_codex":0.000038947946,"about_ca_topic_score_gemma":0.000023869601,"teacher_disagreement_score":0.8097726,"about_ca_system_score_codex":0.000057840043,"about_ca_system_score_gemma":0.000025328518,"threshold_uncertainty_score":0.8797344},"labels":[],"label_agreement":null},{"id":"W3196437393","doi":"10.61102/1024-2953-mprf.2024.30.1.003","title":"Circuit Lower Bounds for the p-Spin Optimization Problem","year":2024,"lang":"en","type":"article","venue":"Markov Processes And Related Fields","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"Agence Nationale de la Recherche","keywords":"Spin (aerodynamics); Mathematics; Computer science; Physics; Combinatorics; Thermodynamics","score_opus":0.0060520373548120015,"score_gpt":0.20037753793033702,"score_spread":0.19432550057552503,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3196437393","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.006402485,0.055922758,0.8873104,0.0023376471,0.003825713,0.001438646,0.000020847638,0.0017348736,0.04100667],"genre_scores_gemma":[0.99256146,0.0033457554,0.00096723606,0.00008863068,0.000120853074,0.00014609152,0.000013279425,0.00005438301,0.002702284],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993483,0.000004618162,0.00018677894,0.00017202253,0.00008623214,0.00020205378],"domain_scores_gemma":[0.99966085,0.00012172991,0.0000149704065,0.00011962543,0.000049438986,0.0000333817],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014472088,0.00013723764,0.00010113647,0.00006050378,0.00013656907,0.00020971564,0.00010783773,0.00023329961,0.00011276247],"category_scores_gemma":[0.00002033164,0.00009187062,0.000035221765,0.00035555274,0.000034529898,0.00021462387,0.000016500377,0.0002558958,0.000007800144],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007820793,0.00006828229,0.000101938334,0.011043986,0.00087792927,0.00004599026,0.0047173006,0.77577865,0.0002854525,0.005829113,0.07235659,0.12881657],"study_design_scores_gemma":[0.00030995652,0.00012775118,0.00001948979,0.00029842515,0.00010932745,0.00003875019,0.00006231008,0.90877175,0.00034607758,0.0015088943,0.088114396,0.00029287973],"about_ca_topic_score_codex":0.0000033082392,"about_ca_topic_score_gemma":0.0000029988419,"teacher_disagreement_score":0.986159,"about_ca_system_score_codex":0.000020046766,"about_ca_system_score_gemma":0.000040583538,"threshold_uncertainty_score":0.37463754},"labels":[],"label_agreement":null},{"id":"W3200734586","doi":"10.1109/mwscas47672.2021.9531729","title":"Polynomial Filters with Controllable Overshoot In Their Step Transient Responses","year":2021,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Bessel function; Overshoot (microwave communication); Polynomial; Mathematics; Algorithm; Monotonic function; Computer science; Mathematical analysis; Telecommunications","score_opus":0.0072163881603142625,"score_gpt":0.17881714485105807,"score_spread":0.17160075669074382,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3200734586","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97589165,0.0003872177,0.0031740593,0.00023596868,0.00030509676,0.00020605784,0.000018173492,0.0002585797,0.019523192],"genre_scores_gemma":[0.99627763,0.000045513192,0.0014196308,0.00017227638,0.00004387878,0.00002339877,0.00000565318,0.00003751111,0.001974524],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99906796,0.00004112923,0.00019454557,0.0001938309,0.00014661957,0.00035590495],"domain_scores_gemma":[0.99951816,0.00010751416,0.000011834294,0.00026130964,0.000028631346,0.000072565206],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012903647,0.0001798412,0.00023703564,0.00011759264,0.000028560298,0.00004675508,0.000104024606,0.00006357542,0.0003917523],"category_scores_gemma":[0.000010277069,0.0001400497,0.000041527594,0.0003210711,0.000027830776,0.00015884647,0.000010775363,0.000146404,0.000038885977],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.004875592,0.00042638648,0.017646015,0.00036005984,0.00074802834,0.0013642163,0.007754218,0.2908975,0.52020526,0.00029743576,0.13794214,0.017483147],"study_design_scores_gemma":[0.016335731,0.0005833286,0.02748647,0.0002681651,0.0000634086,0.00012677742,0.0034321914,0.1423135,0.6165554,0.000006895324,0.19125529,0.0015728843],"about_ca_topic_score_codex":0.000050501225,"about_ca_topic_score_gemma":0.00054087007,"teacher_disagreement_score":0.148584,"about_ca_system_score_codex":0.00011198267,"about_ca_system_score_gemma":0.0000887596,"threshold_uncertainty_score":0.5711061},"labels":[],"label_agreement":null},{"id":"W3205220447","doi":"10.1109/fpl53798.2021.00065","title":"Post-LUT-Mapping Implementation of General Logic on Carry Chains Via a MIG-Based Circuit Representation","year":2021,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Carry (investment); Computer science; Lookup table; Logic gate; Binary number; Suite; Logic synthesis; Path (computing); Algorithm; Parallel computing; Arithmetic; Mathematics","score_opus":0.02478539288077495,"score_gpt":0.26322082582312945,"score_spread":0.2384354329423545,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3205220447","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8444189,0.00007161883,0.1510739,0.0001689563,0.00039215825,0.0002667544,0.000024009607,0.00024870783,0.0033349947],"genre_scores_gemma":[0.99635565,0.000013429898,0.0027234962,0.0003305551,0.000099291814,0.000035874637,0.00015289015,0.000032725326,0.00025610338],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99884045,0.000044817545,0.00035729268,0.00023508872,0.00026272624,0.0002596295],"domain_scores_gemma":[0.99939024,0.00004830593,0.00005554847,0.00031506593,0.0001352033,0.000055605058],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012267259,0.00016092682,0.00019147966,0.00019383214,0.000046833284,0.000025059873,0.00009669523,0.000068626956,0.00059739617],"category_scores_gemma":[0.000014449259,0.00016624527,0.00008254208,0.0003984166,0.000016438535,0.00021791918,0.000015985877,0.00010090677,0.00004117131],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000087141825,0.000043509615,0.004357477,0.00016161238,0.00008045935,0.000027002186,0.0010114728,0.0799867,0.9013327,0.0015764842,0.0005811966,0.010832719],"study_design_scores_gemma":[0.0010879642,0.00011367451,0.02392906,0.00003207005,0.000022639395,0.0000076688575,0.00083999266,0.11216629,0.8611029,0.00013977464,0.0002614312,0.00029654818],"about_ca_topic_score_codex":0.00021260275,"about_ca_topic_score_gemma":0.00012251368,"teacher_disagreement_score":0.15193672,"about_ca_system_score_codex":0.00014448557,"about_ca_system_score_gemma":0.00006676353,"threshold_uncertainty_score":0.6779285},"labels":[],"label_agreement":null},{"id":"W3214891352","doi":"10.1109/tvlsi.2021.3114580","title":"Corrections to “An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FPGA Implementation” [Apr 21 667-676]","year":2021,"lang":"en","type":"article","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Field-programmable gate array; Multiplier (economics); Finite field; Computer science; Acronym; Parallel computing; Arithmetic; Mathematics; Computer hardware; Discrete mathematics; Philosophy","score_opus":0.0116421536651384,"score_gpt":0.24929810253830556,"score_spread":0.23765594887316716,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3214891352","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17303804,0.00006666708,0.8184129,0.0001843773,0.0054452512,0.0013103029,0.00094286073,0.00046830953,0.00013132261],"genre_scores_gemma":[0.99467933,0.000019906349,0.0029372522,0.00025980445,0.00022285113,0.0008152427,0.00018666204,0.000105409636,0.000773514],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9974023,0.00013183714,0.00078580604,0.00063243083,0.00047237394,0.00057525025],"domain_scores_gemma":[0.9978378,0.0005754651,0.000095193776,0.00078459224,0.00040978595,0.00029717645],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00039083365,0.0004574174,0.00045907372,0.00051175465,0.0005580423,0.00031986184,0.00023837964,0.00026882224,0.00019593262],"category_scores_gemma":[0.000047637357,0.00047087178,0.00019189625,0.00074400246,0.00003181411,0.0004511902,0.0000038133237,0.00038762076,0.00009236809],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014877059,0.00035445546,0.00007215995,0.00015141057,0.000114367715,0.00000547919,0.001415178,0.9654472,0.023807788,0.00012559007,0.003307587,0.0050500208],"study_design_scores_gemma":[0.0025007622,0.00041981044,0.00016823027,0.00016684657,0.00010904267,0.000009252711,0.0032141525,0.6733722,0.31612438,0.000009163777,0.0033675316,0.0005386463],"about_ca_topic_score_codex":0.00019461029,"about_ca_topic_score_gemma":0.002054895,"teacher_disagreement_score":0.8216413,"about_ca_system_score_codex":0.00038801026,"about_ca_system_score_gemma":0.00013465997,"threshold_uncertainty_score":0.9997743},"labels":[],"label_agreement":null},{"id":"W3215747924","doi":"10.1109/mwsym.1994.335145","title":"Fast method for frequency and time domain simulation of high-speed VLSI interconnects","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":46,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Very-large-scale integration; Frequency domain; Computer science; Lossy compression; Matching (statistics); Point (geometry); Time domain; Moment (physics); Transmission line; Electronic engineering; Algorithm; Parallel computing; Topology (electrical circuits); Mathematics; Electrical engineering; Telecommunications; Embedded system; Artificial intelligence; Engineering; Physics","score_opus":0.012392785021304177,"score_gpt":0.23029714899036052,"score_spread":0.21790436396905635,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3215747924","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3099843,0.00014362778,0.6829518,0.0000522142,0.0001636929,0.00036931125,0.000013645803,0.0002499032,0.006071486],"genre_scores_gemma":[0.86949676,0.000010136372,0.12995633,0.000024481844,0.000049983697,0.000008983656,0.000005981329,0.000032598287,0.000414728],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99928147,0.000021374068,0.00025268065,0.00015376306,0.000094732575,0.00019596396],"domain_scores_gemma":[0.9994467,0.00024503595,0.0000330968,0.00017753826,0.00004565882,0.00005195671],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001831907,0.00014482823,0.00022497804,0.00012797625,0.000028218328,0.000018212144,0.000088773,0.00008634558,0.0005036543],"category_scores_gemma":[0.000029552966,0.00013223676,0.000039023173,0.000138834,0.000020458523,0.00026706813,0.000015106293,0.00006209909,0.00006349661],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003073123,0.000074841824,0.00018825055,0.000443496,0.0001945428,0.0000037717962,0.0027711394,0.5589569,0.37861136,0.007822664,0.0033740965,0.04752817],"study_design_scores_gemma":[0.00074825797,0.000108670305,0.00016361044,0.000025584324,0.000017659311,0.000002482501,0.000029459548,0.9609535,0.035510313,0.0019209847,0.00033851358,0.00018099975],"about_ca_topic_score_codex":0.000014754495,"about_ca_topic_score_gemma":0.0000041705994,"teacher_disagreement_score":0.5595125,"about_ca_system_score_codex":0.00003770666,"about_ca_system_score_gemma":0.0000025358106,"threshold_uncertainty_score":0.5514661},"labels":[],"label_agreement":null},{"id":"W3217045338","doi":"10.1145/3491234","title":"Rethinking Embedded Blocks for Machine Learning Applications","year":2021,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Engineering and Physical Sciences Research Council","keywords":"Computer science; Field-programmable gate array; Block (permutation group theory); Digital signal processing; Routing (electronic design automation); Computer architecture; Parameterized complexity; Signal processing; Parallel computing; Computer engineering; Design space exploration; Computer hardware; Embedded system; Algorithm","score_opus":0.015314038021382526,"score_gpt":0.220009249208869,"score_spread":0.20469521118748646,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W3217045338","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04692315,0.007971321,0.9344292,0.00082419283,0.0010183667,0.0012806323,0.00007178773,0.0030651828,0.004416125],"genre_scores_gemma":[0.9924265,0.0006862044,0.0030578068,0.000024569314,0.00003610755,0.0010738041,0.000023057972,0.000049179398,0.002622778],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.998923,0.00002787414,0.00032521665,0.00032026935,0.000084952044,0.00031869],"domain_scores_gemma":[0.9990604,0.00019774851,0.00004772827,0.0005450034,0.00009488954,0.00005423125],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022498603,0.00019875525,0.00030108198,0.0004118856,0.00045205318,0.00005712604,0.00021813615,0.0003962222,0.000072245704],"category_scores_gemma":[0.00003210065,0.00021013907,0.00006005975,0.0006194668,0.0000624307,0.000114058406,0.0000028083202,0.00060754654,0.000031281466],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000099691715,0.0003386983,0.0010955977,0.0024519786,0.0016626251,0.00005585875,0.002354491,0.35765523,0.15451176,0.018889688,0.0011998813,0.4596845],"study_design_scores_gemma":[0.0028604781,0.00042589795,0.00003896593,0.0005693549,0.0003086843,0.0009844033,0.0026221734,0.3694592,0.39039144,0.0165794,0.21428788,0.0014721344],"about_ca_topic_score_codex":0.000006885999,"about_ca_topic_score_gemma":0.000019153445,"teacher_disagreement_score":0.94550335,"about_ca_system_score_codex":0.000055672088,"about_ca_system_score_gemma":0.000029087578,"threshold_uncertainty_score":0.85692227},"labels":[],"label_agreement":null},{"id":"W4200499662","doi":"10.1109/iemcon53756.2021.9623083","title":"Symmetric Large Size Unsigned Multiplication Using Embedded DSP Blocks in FPGAs","year":2021,"lang":"en","type":"article","venue":"2021 IEEE 12th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Field-programmable gate array; Multiplication (music); Computer science; VHDL; Digital signal processing; Adder; Parallel computing; Arithmetic; Embedded system; Computer hardware; Mathematics","score_opus":0.007182351005040334,"score_gpt":0.2329701213935463,"score_spread":0.22578777038850598,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4200499662","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95162326,0.0066445647,0.037540816,0.0004784102,0.00021124505,0.0011080859,0.00009402394,0.00065724645,0.0016423557],"genre_scores_gemma":[0.9861995,0.009159005,0.0038331894,0.00013068471,0.000016834427,0.00033481565,0.0002303332,0.00002846196,0.00006718262],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99793947,0.00007654575,0.00084927975,0.0002702531,0.00022153296,0.00064290455],"domain_scores_gemma":[0.997722,0.00017033589,0.00023724702,0.0011019739,0.00067053654,0.00009785312],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00052262604,0.0003281075,0.00040365435,0.00077532267,0.000258735,0.0001715915,0.00058203377,0.0004958924,0.00013776009],"category_scores_gemma":[0.00021501537,0.00038004376,0.000056522655,0.0021041138,0.00013392128,0.0016596847,0.00018684514,0.00085649185,0.000051687686],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014839941,0.00096917286,0.0037002082,0.00071439845,0.0005769499,0.000014916529,0.018799176,0.07790909,0.1297112,0.09660258,0.0035645247,0.6672894],"study_design_scores_gemma":[0.0029194583,0.0002337478,0.00069691415,0.0002084601,0.00006666685,0.00007672432,0.008305129,0.7800319,0.14557458,0.0023409652,0.058437455,0.0011079839],"about_ca_topic_score_codex":0.00002036379,"about_ca_topic_score_gemma":0.00013929693,"teacher_disagreement_score":0.7021228,"about_ca_system_score_codex":0.00034968666,"about_ca_system_score_gemma":0.00037342086,"threshold_uncertainty_score":0.9998652},"labels":[],"label_agreement":null},{"id":"W4205932283","doi":"10.1109/icecs53924.2021.9665485","title":"Ultra Low-power, Low-energy Static Single-phase Clocked Flip-flop","year":2021,"lang":"en","type":"article","venue":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Flip-flop; CMOS; Low-power electronics; Energy consumption; FLOPS; Transistor; Power (physics); Flip; Power consumption; Computer science; Electronic engineering; Electrical engineering; Engineering; Voltage; Physics; Parallel computing","score_opus":0.029135002947082073,"score_gpt":0.2519534387699255,"score_spread":0.2228184358228434,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4205932283","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87021446,0.009515965,0.04271032,0.00061967474,0.016497262,0.0008829823,0.00046848852,0.0008196207,0.05827121],"genre_scores_gemma":[0.9932277,0.0029762983,0.000023865075,0.00020248776,0.0005909511,0.00011030951,0.0002526765,0.00011427199,0.0025014116],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9961069,0.00017029648,0.0009893525,0.00083148334,0.0009216981,0.0009802475],"domain_scores_gemma":[0.9979874,0.00018668453,0.0002179638,0.00061575486,0.0006819488,0.00031024206],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00039359936,0.00061528874,0.00070112036,0.00035872363,0.00017065507,0.0005856119,0.0005879543,0.00028815644,0.00063113257],"category_scores_gemma":[0.00008927176,0.000667518,0.00015377291,0.00039454736,0.000103900944,0.0005178355,0.000031881966,0.00064700027,0.00020028219],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013445062,0.0011691074,0.00017129163,0.000734865,0.0016637868,0.00062917836,0.0018575371,0.014645459,0.76495427,0.17401946,0.009774401,0.030246198],"study_design_scores_gemma":[0.009398976,0.0015830857,0.00017299924,0.00273097,0.0002196629,0.0006803421,0.0023272068,0.60478663,0.30649918,0.0022539152,0.0656344,0.0037125817],"about_ca_topic_score_codex":0.000059824742,"about_ca_topic_score_gemma":0.000127599,"teacher_disagreement_score":0.5901412,"about_ca_system_score_codex":0.00067962636,"about_ca_system_score_gemma":0.0005264125,"threshold_uncertainty_score":0.9995776},"labels":[],"label_agreement":null},{"id":"W4210300670","doi":"10.1109/mcsoc51149.2021.00063","title":"RELAX: a REconfigurabLe Approximate Network-on-Chip","year":2021,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Data transmission; Overhead (engineering); Network on a chip; Latency (audio); Reduction (mathematics); Distributed computing; Parallel computing; Computer engineering; Embedded system; Computer hardware","score_opus":0.011295581643069432,"score_gpt":0.1903581983265536,"score_spread":0.17906261668348417,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4210300670","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.095051065,0.0008210065,0.011644458,0.00023652993,0.0020238378,0.00022592848,0.0000047724943,0.0017097512,0.88828266],"genre_scores_gemma":[0.9760328,0.00031513692,0.0077943318,0.0005102242,0.00042474386,0.00005331589,0.000022734388,0.00010791508,0.014738814],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988595,0.00002301804,0.00023070889,0.0002363276,0.00015587364,0.0004945583],"domain_scores_gemma":[0.9993263,0.00006259499,0.000017272516,0.00045531266,0.000036867237,0.000101640944],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00017452624,0.00019222972,0.00020701071,0.000051671825,0.00007450533,0.000068811976,0.0001449213,0.00010489091,0.0016595921],"category_scores_gemma":[0.000016897573,0.00017968901,0.00006384312,0.0003952077,0.00001616869,0.00017418855,0.000016407237,0.00024060307,0.0014867825],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036133504,0.0001000506,0.001083669,0.00028965884,0.00027066257,0.00026570805,0.00041810973,0.4639505,0.017633148,0.024094256,0.469877,0.0219811],"study_design_scores_gemma":[0.00173002,0.0001636382,0.0014208037,0.00030045258,0.00005493497,0.00015843907,0.00015038886,0.39692873,0.29351208,0.003744336,0.3002399,0.001596307],"about_ca_topic_score_codex":0.0000033843885,"about_ca_topic_score_gemma":0.000007917946,"teacher_disagreement_score":0.88098174,"about_ca_system_score_codex":0.000060903665,"about_ca_system_score_gemma":0.000028190976,"threshold_uncertainty_score":0.9992907},"labels":[],"label_agreement":null},{"id":"W4210659427","doi":"10.1145/3501772","title":"A Genetic-algorithm-based Approach to the Design of DCT Hardware Accelerators","year":2022,"lang":"en","type":"article","venue":"ACM Journal on Emerging Technologies in Computing Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":24,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Discrete cosine transform; Computer science; Field-programmable gate array; Design space exploration; Computer engineering; Genetic algorithm; Abstraction; Pareto principle; Algorithm; Mathematical optimization; Computer hardware; Embedded system; Image (mathematics); Artificial intelligence; Mathematics; Machine learning","score_opus":0.026080785177579054,"score_gpt":0.23706872729004416,"score_spread":0.2109879421124651,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4210659427","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13772085,0.0020080789,0.8548176,0.00037599835,0.0027795073,0.0008494723,0.000008493741,0.0013176365,0.00012232934],"genre_scores_gemma":[0.91633207,0.000037691956,0.08332422,0.000035980487,0.00011358446,0.00008343931,9.621816e-7,0.00006573307,0.0000063324323],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9973446,0.0002576299,0.0008282001,0.0002997121,0.0006826087,0.000587251],"domain_scores_gemma":[0.9982852,0.00034127277,0.0002511923,0.0009993188,0.00007731713,0.000045745357],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0018658186,0.00030986412,0.00045694047,0.0009436818,0.00045449863,0.00010692565,0.0027325822,0.00011303591,0.0000038028961],"category_scores_gemma":[0.0002961196,0.0002466445,0.00009379766,0.0016602431,0.00005695987,0.00007305696,0.0005337236,0.001287749,0.000006008459],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000107203805,0.000045902925,0.0006400069,0.000061373794,0.000047356767,0.000028350001,0.00041516207,0.96373093,0.0002514751,0.00006115397,0.0045225755,0.03018497],"study_design_scores_gemma":[0.00043180713,0.00026366164,0.00017650942,0.00022260279,0.000012003081,0.0001484612,0.0029065814,0.98796576,0.0014821992,0.00006401767,0.006005313,0.000321092],"about_ca_topic_score_codex":0.000010607027,"about_ca_topic_score_gemma":1.696482e-7,"teacher_disagreement_score":0.7786112,"about_ca_system_score_codex":0.000548573,"about_ca_system_score_gemma":0.00006966655,"threshold_uncertainty_score":0.99999857},"labels":[],"label_agreement":null},{"id":"W4229442478","doi":"10.1109/vlsi-dat54769.2022.9768049","title":"Robust CNFET Circuit Sizing Optimization","year":2022,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Memorial University of Newfoundland","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Foundation for Innovation","keywords":"Robustness (evolution); Carbon nanotube field-effect transistor; CMOS; Computer science; Sizing; Transistor; Electronic engineering; Process variation; Electronic circuit; Field-effect transistor; Process (computing); Electrical engineering; Voltage; Engineering","score_opus":0.022512303914819946,"score_gpt":0.16865799236484394,"score_spread":0.14614568845002399,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229442478","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.02599928,0.0002715693,0.8652417,0.000081852486,0.0013852982,0.00025615457,0.000008867567,0.0017662843,0.10498896],"genre_scores_gemma":[0.9895641,0.000028968107,0.009060753,0.0001143148,0.00008223134,0.000055360804,0.000025499641,0.0000517146,0.0010170179],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992964,0.00001602592,0.00014819246,0.00012809005,0.00019245078,0.00021881165],"domain_scores_gemma":[0.9997182,0.000019760304,0.000014413899,0.00019046002,0.000014314803,0.000042868523],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00013736215,0.00010307974,0.00009315241,0.000109391425,0.00015363388,0.000032749715,0.00016233699,0.000025969961,0.0036810755],"category_scores_gemma":[0.00000555689,0.000114061564,0.000029009814,0.0003206645,0.000007963987,0.0002146097,0.000052742118,0.00015644403,0.00008286585],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000010480136,0.000008547412,0.00016644187,0.000011883918,0.000011607419,0.0000040049513,0.00016451931,0.99310243,0.00066291564,0.0004892916,0.004423955,0.0009533278],"study_design_scores_gemma":[0.00020798424,0.00002426365,0.00011072575,0.0000027624133,0.0000071258173,0.000011121757,0.0001344301,0.9886993,0.001164056,0.000025246443,0.0094227195,0.00019022344],"about_ca_topic_score_codex":0.000006994582,"about_ca_topic_score_gemma":0.000001387191,"teacher_disagreement_score":0.9635649,"about_ca_system_score_codex":0.00015577208,"about_ca_system_score_gemma":0.000013918621,"threshold_uncertainty_score":0.9972297},"labels":[],"label_agreement":null},{"id":"W4229451071","doi":"10.1145/3503465","title":"FPGA Architecture Exploration for DNN Acceleration","year":2022,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Benchmark (surveying); Computer science; Field-programmable gate array; Computer architecture; Electronic circuit; Digital signal processing; Embedded system; Computer engineering; Routing (electronic design automation); Suite; Place and route; Computer hardware","score_opus":0.022450641470977684,"score_gpt":0.21902127134746938,"score_spread":0.19657062987649168,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229451071","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.11640863,0.0012842603,0.8730138,0.0018127111,0.0024715737,0.0017124465,0.00012626447,0.0019579232,0.0012124142],"genre_scores_gemma":[0.9960545,0.00011899565,0.0006289373,0.000031625692,0.000035398043,0.002313545,0.000026193746,0.000038045564,0.0007527963],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.9990898,0.00003425638,0.00027049682,0.00024770352,0.00010847358,0.00024931453],"domain_scores_gemma":[0.9993835,0.00009273062,0.000043547214,0.00041111733,0.000034601075,0.000034480985],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022002206,0.00016955814,0.00021118435,0.0006606877,0.0005875139,0.0000453908,0.00023210849,0.00017730346,0.000091626935],"category_scores_gemma":[0.000011735001,0.00017758198,0.000042702708,0.00048716614,0.00003752401,0.00022442464,0.0000027042197,0.00043040825,0.00001543925],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000082392515,0.000072867835,0.000030149778,0.00024514366,0.00016599242,0.0000039112147,0.0006218561,0.7778224,0.022358423,0.0021618211,0.0016076108,0.19482744],"study_design_scores_gemma":[0.0047765356,0.002738941,0.000081003454,0.00019279416,0.00023318827,0.0006792802,0.008654376,0.31054008,0.30522197,0.021427112,0.34344003,0.0020147006],"about_ca_topic_score_codex":0.000006749922,"about_ca_topic_score_gemma":0.0000112637545,"teacher_disagreement_score":0.8796458,"about_ca_system_score_codex":0.00010779566,"about_ca_system_score_gemma":0.000020592257,"threshold_uncertainty_score":0.7241583},"labels":[],"label_agreement":null},{"id":"W4229566564","doi":"10.1017/cbo9781316162651.013","title":"Fast arithmetic circuits","year":2015,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Arithmetic; Computer science; Electronic circuit; Mathematics; Electrical engineering; Engineering","score_opus":0.025428810267507856,"score_gpt":0.17837956788772186,"score_spread":0.152950757620214,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229566564","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00014646261,0.0005615975,0.0022903783,0.0000029264393,0.00090324384,0.00041728394,0.00026276906,0.00090513274,0.99451023],"genre_scores_gemma":[0.0067714476,0.00013956298,0.0001046718,0.000017452378,0.00025090526,0.0000012540833,0.00006559626,0.00016987338,0.99247926],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99837726,0.000018216822,0.00023731658,0.00046132013,0.00043337728,0.00047250648],"domain_scores_gemma":[0.9985784,0.0000352309,0.00009459774,0.00076788873,0.00018869028,0.00033517546],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00011590027,0.0005892138,0.0005491779,0.00036093555,0.00010494037,0.00005768602,0.00070015714,0.00056288415,0.000014765154],"category_scores_gemma":[0.0000051714414,0.00074229366,0.00018441082,0.000017148186,0.00017754824,0.000176934,0.0002089925,0.0007498954,0.00025451585],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030173187,0.000013564551,0.0000028217605,0.00053179724,0.0005944442,0.0011183928,0.00020373169,0.0014749363,0.00029852038,0.5821387,0.40209138,0.0115014985],"study_design_scores_gemma":[0.00065124925,0.00004751986,0.000008098319,0.00019372097,0.00022856661,0.000036422407,0.000016447711,0.0016464377,0.00046499702,0.000009431709,0.9958456,0.0008514976],"about_ca_topic_score_codex":0.000023526327,"about_ca_topic_score_gemma":0.000001381087,"teacher_disagreement_score":0.59375423,"about_ca_system_score_codex":0.0005929365,"about_ca_system_score_gemma":0.00011304684,"threshold_uncertainty_score":0.99950284},"labels":[],"label_agreement":null},{"id":"W4229722470","doi":"10.1109/dac.2003.1219088","title":"Synthesizing optimal filters for crosstalk-cancellation for high-speed buses","year":2004,"lang":"en","type":"article","venue":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Crosstalk; Computer science; Electronic engineering; Performance metric; Speedup; Bandwidth (computing); Computer engineering; Algorithm; Telecommunications; Parallel computing; Engineering","score_opus":0.031132588258845115,"score_gpt":0.23741667127861002,"score_spread":0.20628408301976492,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4229722470","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22490448,0.000056192555,0.7677401,0.00014143424,0.0015840898,0.0032241542,0.000092055445,0.0018095721,0.00044796863],"genre_scores_gemma":[0.6781061,0.00011340964,0.31961253,0.000094493415,0.00045658197,0.0009944037,0.000082276034,0.0001852424,0.00035494196],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99659353,0.000017072265,0.0009715432,0.00079306815,0.00053508865,0.0010896944],"domain_scores_gemma":[0.9966623,0.00024322576,0.00039209257,0.00029297243,0.0021599953,0.00024941732],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000761458,0.000738688,0.0006738235,0.00039294802,0.00043554147,0.0006960941,0.00058084173,0.00040184622,0.00008532433],"category_scores_gemma":[0.0006478658,0.0008042605,0.00014028985,0.0008025121,0.0001493052,0.002072552,0.000027930671,0.00022879068,0.0001834088],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003800876,0.00013764804,0.0001305187,0.0016978551,0.00023601115,0.0000025213753,0.0036479388,0.2292647,0.7316993,0.008068583,0.017821083,0.006913775],"study_design_scores_gemma":[0.0019830964,0.000304773,0.00022695225,0.00034930813,0.000099808305,0.000011423418,0.0001945627,0.61079484,0.38292846,0.0007636724,0.0014624643,0.0008806038],"about_ca_topic_score_codex":0.000022247594,"about_ca_topic_score_gemma":0.000003333284,"teacher_disagreement_score":0.45320165,"about_ca_system_score_codex":0.0008121258,"about_ca_system_score_gemma":0.00046339785,"threshold_uncertainty_score":0.99944085},"labels":[],"label_agreement":null},{"id":"W4230135860","doi":"10.1109/date.2003.1253739","title":"Transistor-level static timing analysis by piecewise quadratic waveform matching","year":2003,"lang":"en","type":"article","venue":"2003 Design, Automation and Test in Europe Conference and Exhibition","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Piecewise; Waveform; Matching (statistics); Static timing analysis; Quadratic equation; Computer science; Transistor; Electronic engineering; Mathematics; Electrical engineering; Engineering; Statistics; Voltage; Telecommunications; Embedded system; Mathematical analysis","score_opus":0.02769174770006471,"score_gpt":0.21912855774601683,"score_spread":0.19143681004595212,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230135860","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45039037,0.00026511998,0.54742163,0.000039193408,0.000091382215,0.00041988574,0.0002096539,0.0002774011,0.00088534557],"genre_scores_gemma":[0.9937574,0.00045711888,0.005189958,0.00007466892,0.0000065485033,0.00002832376,0.00039107536,0.000022823593,0.00007203449],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99885404,0.000106738065,0.0003869144,0.00023698212,0.00016221366,0.00025310082],"domain_scores_gemma":[0.9994752,0.00012020841,0.000062141924,0.00013910087,0.000112406975,0.00009097979],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000382468,0.00022231264,0.00026204652,0.00027830576,0.00011162983,0.00014620341,0.00005368721,0.000073967414,0.000103055376],"category_scores_gemma":[0.00011727614,0.00021813707,0.00001971892,0.0010928622,0.000043638203,0.00053394196,0.000004998303,0.00014208352,0.000036995618],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014919178,0.0019828274,0.028803268,0.004425248,0.001381512,0.0002663623,0.04820832,0.16542661,0.5509222,0.018956263,0.059670664,0.11980751],"study_design_scores_gemma":[0.001316975,0.00019333788,0.016812965,0.00022873472,0.00027440736,0.000030360907,0.0003986004,0.9676385,0.010376681,0.0005821245,0.0013376905,0.00080961775],"about_ca_topic_score_codex":0.000020196898,"about_ca_topic_score_gemma":0.000031186955,"teacher_disagreement_score":0.8022119,"about_ca_system_score_codex":0.000053986776,"about_ca_system_score_gemma":0.000042368625,"threshold_uncertainty_score":0.88953716},"labels":[],"label_agreement":null},{"id":"W4230566481","doi":"10.1109/iccad.2003.159687","title":"Timing analysis in presence of power supply and ground voltage variations","year":2003,"lang":"en","type":"article","venue":"ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":47,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage; Power (physics); Switched-mode power supply; Electrical engineering; Switched-mode power supply applications; Environmental science; Computer science; Constant power circuit; Physics; Engineering","score_opus":0.031060140783514774,"score_gpt":0.251325132103137,"score_spread":0.22026499131962224,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230566481","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.10720454,0.00004689996,0.88483757,0.000057970105,0.0024779788,0.00060846837,0.00007592936,0.00017883797,0.0045118327],"genre_scores_gemma":[0.9120867,0.00013825668,0.08684479,0.000137089,0.00011814963,0.00007902561,0.000042151216,0.00005682906,0.00049698824],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99690986,0.0002088004,0.0009215792,0.0006858619,0.0007219738,0.0005519078],"domain_scores_gemma":[0.997362,0.00045674405,0.00021661681,0.00057723385,0.0011965247,0.00019085461],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00069749187,0.0005063144,0.00063888566,0.0012532964,0.00009215558,0.00023830272,0.0007355497,0.00022589111,0.00054511975],"category_scores_gemma":[0.00036320067,0.00053963216,0.00010677806,0.0019731089,0.00013293148,0.0007830086,0.00006841945,0.00041627555,0.00013364966],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036720227,0.0011912062,0.03201488,0.00030995987,0.0042434963,0.000283298,0.007574348,0.64250326,0.08146214,0.19791663,0.019057082,0.013076514],"study_design_scores_gemma":[0.0008318739,0.0001947869,0.018692873,0.00022547887,0.000111991045,0.000017530774,0.000039586706,0.9732216,0.0047384696,0.00060392934,0.0006977828,0.0006240739],"about_ca_topic_score_codex":0.00012321024,"about_ca_topic_score_gemma":0.000044412445,"teacher_disagreement_score":0.80488217,"about_ca_system_score_codex":0.0002940146,"about_ca_system_score_gemma":0.00026168418,"threshold_uncertainty_score":0.9997055},"labels":[],"label_agreement":null},{"id":"W4230671627","doi":"10.1007/978-1-4419-0739-4_1","title":"Introduction","year":2010,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science","score_opus":0.004520505222486046,"score_gpt":0.15660349312148847,"score_spread":0.15208298789900243,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4230671627","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000045520574,0.00016356973,0.002761529,0.00015996036,0.0044603017,0.00014318431,0.000004791084,0.0010155386,0.9912456],"genre_scores_gemma":[0.0011561494,0.00024283637,0.0025105758,0.000033275373,0.0045240754,0.0000070759033,0.000040551382,0.00015139945,0.9913341],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99926776,0.0000010764475,0.00019239362,0.00020518622,0.00015792146,0.00017564345],"domain_scores_gemma":[0.99943095,0.000008731438,0.000024321886,0.00044422474,0.000034272212,0.000057468365],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00006445396,0.00026866264,0.00020798603,0.0001570932,0.000029954032,0.00002778617,0.00014376294,0.00045504895,0.010617957],"category_scores_gemma":[0.000003054776,0.00025367213,0.00006608574,0.00001718412,0.000035493995,0.00012205772,0.000019937495,0.000686773,0.006368347],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000071672907,0.0000070615224,0.00000215413,0.00021957717,0.00020548594,0.000016197959,0.00009154906,0.0010060705,0.016114041,0.20143785,0.7500004,0.030892408],"study_design_scores_gemma":[0.00006608698,0.00001425851,0.0000034517413,0.000012173002,0.000021725005,0.0000135074115,6.036125e-7,0.00044615957,0.0061890576,0.0016225047,0.9912932,0.000317296],"about_ca_topic_score_codex":0.0000011467647,"about_ca_topic_score_gemma":0.0000100151165,"teacher_disagreement_score":0.24129273,"about_ca_system_score_codex":0.00006185174,"about_ca_system_score_gemma":0.000012381862,"threshold_uncertainty_score":0.99999154},"labels":[],"label_agreement":null},{"id":"W4231119401","doi":"10.1145/639932.639934","title":"Switching activity analysis and pre-layout activity prediction for FPGAs","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Delay calculation; Computer science; Elmore delay; Field-programmable gate array; Propagation delay; Routing (electronic design automation); Logic gate; Sequential logic; Logic synthesis; Processing delay; CMOS; Electronic engineering; Transmission delay; Algorithm; Embedded system; Computer network; Engineering; Network packet","score_opus":0.0075943239021916435,"score_gpt":0.21208367887183324,"score_spread":0.2044893549696416,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231119401","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.56430715,0.000019336037,0.43306884,0.000008397192,0.00013400087,0.00019906931,0.000007951079,0.00027310656,0.0019821292],"genre_scores_gemma":[0.9957829,0.000025292587,0.0037510667,0.000009523249,0.00004586047,0.000064228865,0.0000032029182,0.000030042434,0.00028787964],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991496,0.000031372594,0.00013468595,0.00025532444,0.00014123987,0.00028772754],"domain_scores_gemma":[0.9994975,0.00009626957,0.000031681608,0.000254845,0.000029178127,0.000090578644],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00031993983,0.00018457588,0.0002506572,0.00022642412,0.00011664426,0.00006238811,0.00006409241,0.000107278596,0.000044606906],"category_scores_gemma":[0.000040053437,0.00017275944,0.000094828814,0.00044064515,0.000013359313,0.000616309,0.00001269081,0.00014747486,0.000005080486],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00026759593,0.00033817295,0.13176683,0.00075806957,0.0044459505,0.000004631353,0.0024418724,0.30342162,0.4381451,0.0013330948,0.0017712386,0.11530586],"study_design_scores_gemma":[0.0005776073,0.00006744444,0.090757586,0.000009420946,0.00043661482,0.000003485484,0.00002070003,0.7361345,0.17067504,0.00009533748,0.00093509234,0.00028711048],"about_ca_topic_score_codex":0.00004378541,"about_ca_topic_score_gemma":0.00008622198,"teacher_disagreement_score":0.43271294,"about_ca_system_score_codex":0.00009203033,"about_ca_system_score_gemma":0.000014160463,"threshold_uncertainty_score":0.70449257},"labels":[],"label_agreement":null},{"id":"W4231725977","doi":"10.32920/ryerson.14645058.v1","title":"The effect of multi-bit correlation on the design of routing resources in field programmable gate arrays","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Computer science; Routing (electronic design automation); Computer architecture; Path (computing); Electronic circuit; Architecture; Embedded system; Parallel computing; Computer engineering; Computer hardware; Computer network; Engineering; Electrical engineering","score_opus":0.014465173983404514,"score_gpt":0.21993766206629595,"score_spread":0.20547248808289142,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231725977","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.786277,0.0006951321,0.20715508,0.000117736454,0.0008013898,0.0022693195,0.0000023017503,0.00020889037,0.0024731488],"genre_scores_gemma":[0.996334,0.000118343625,0.0031087247,0.000008773037,0.000035468052,0.00017639615,0.0000056618655,0.000042034964,0.00017060501],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983058,0.0003229061,0.0005488024,0.00023963157,0.00028389323,0.0002989612],"domain_scores_gemma":[0.9966131,0.0023127971,0.00018449897,0.0008145336,0.0000501455,0.00002496066],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017819722,0.00028208154,0.00039926526,0.00010167707,0.000073329655,0.00007921072,0.0005573799,0.00026009438,0.00002786672],"category_scores_gemma":[0.00046918096,0.00016032034,0.00012089977,0.00026120248,0.000047246303,0.00006130051,0.00020293622,0.000805098,0.000008054412],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005967324,0.00001582688,0.0027643044,0.0002980961,0.00007944883,0.0000024093963,0.001468253,0.9886391,0.0014708356,0.000047797435,0.00012285828,0.0050314083],"study_design_scores_gemma":[0.0003434204,0.00019197332,0.000616296,0.0007552782,0.000031062613,7.9000955e-7,0.00022022458,0.845732,0.15185425,0.000028475491,0.000051138093,0.00017509722],"about_ca_topic_score_codex":0.0001667971,"about_ca_topic_score_gemma":0.000058227713,"teacher_disagreement_score":0.21005699,"about_ca_system_score_codex":0.000072396644,"about_ca_system_score_gemma":0.000028678598,"threshold_uncertainty_score":0.65376735},"labels":[],"label_agreement":null},{"id":"W4231786548","doi":"10.1145/503066.503067","title":"Constrained clock shifting for field programmable gate arrays","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Clock skew; Digital clock manager; Clock gating; Synchronous circuit; Timing failure; Clock domain crossing; Computer science; CPU multiplier; Clock network; Field-programmable gate array; Static timing analysis; Electronic engineering; Clock signal; Parallel computing; Computer hardware; Embedded system; Engineering; Jitter","score_opus":0.016302542119793133,"score_gpt":0.19827257134619086,"score_spread":0.18197002922639774,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4231786548","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.15086538,0.0007257621,0.56826055,0.0009499944,0.0017621833,0.0022250097,0.000016139527,0.0047143647,0.2704806],"genre_scores_gemma":[0.963197,0.000030235367,0.03384839,0.00016337416,0.00016613178,0.000120198296,0.000004499385,0.000047175577,0.0024230257],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99902177,0.0000054870666,0.00023015859,0.00016610138,0.00010429802,0.00047218034],"domain_scores_gemma":[0.9995517,0.000104654246,0.000020956508,0.00020591154,0.00003194797,0.00008482604],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012014325,0.00016847298,0.00016704033,0.000063813066,0.00008123998,0.00006589329,0.00014465353,0.00009435507,0.00075134187],"category_scores_gemma":[0.000034822602,0.00015621984,0.000068008456,0.00016201117,0.000020628426,0.00019354405,0.000012717802,0.00012531024,0.00020452747],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000085123116,0.00034996588,0.003913468,0.0020539293,0.0006931153,0.00006394612,0.0052977437,0.09556556,0.045683865,0.0284429,0.36058113,0.45726925],"study_design_scores_gemma":[0.0009422813,0.00017746905,0.000017225886,0.00003955867,0.000020968515,0.000010722108,0.00010403922,0.8749743,0.05637475,0.00023691906,0.066677764,0.00042400893],"about_ca_topic_score_codex":0.000005649591,"about_ca_topic_score_gemma":0.000008431643,"teacher_disagreement_score":0.8123316,"about_ca_system_score_codex":0.00002934586,"about_ca_system_score_gemma":0.0000054571833,"threshold_uncertainty_score":0.82266665},"labels":[],"label_agreement":null},{"id":"W4232848500","doi":"10.32920/ryerson.14645664.v1","title":"On-chip interconnects modeling and timing driven buffer insertion","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Interconnection; Very-large-scale integration; Electronic engineering; Computer science; RLC circuit; Chip; Spice; Electronic circuit; Overhead (engineering); Equivalent circuit; Representation (politics); Topology (electrical circuits); Electrical engineering; Embedded system; Engineering; Voltage; Telecommunications; Capacitor","score_opus":0.0245830528316695,"score_gpt":0.22162953724909218,"score_spread":0.19704648441742267,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4232848500","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8409648,0.0003249351,0.15290731,0.000042617907,0.0010682502,0.0002169254,0.0000025769702,0.00054282433,0.0039297636],"genre_scores_gemma":[0.9938352,0.0002895242,0.0053428602,0.00011508206,0.00013679081,0.000046763056,0.000044552846,0.00009379261,0.000095394535],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869496,0.00002889748,0.00032421388,0.00045385025,0.00019354545,0.0003045446],"domain_scores_gemma":[0.9992902,0.00006180653,0.0000306783,0.00046159065,0.000055586414,0.00010011604],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013147174,0.00037761097,0.00036638632,0.0002276476,0.000053927473,0.0001970363,0.00019413659,0.0003385958,0.00013522156],"category_scores_gemma":[0.00003444792,0.00037548368,0.000082307706,0.00008565565,0.000015531166,0.00020550063,0.0003156888,0.0007725673,0.00005054075],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007567051,0.00001449795,0.00008452289,0.00039139795,0.00009334051,0.000015904181,0.0010132821,0.99110854,0.0046306076,0.000220781,0.00019045276,0.0022291248],"study_design_scores_gemma":[0.00020740117,0.000023658857,0.00014463492,0.0006892974,0.000030466586,0.000007100667,0.00012223539,0.99265283,0.005246086,0.00041422376,0.000020060026,0.00044200732],"about_ca_topic_score_codex":0.00005039889,"about_ca_topic_score_gemma":0.000041665866,"teacher_disagreement_score":0.15287045,"about_ca_system_score_codex":0.00015705328,"about_ca_system_score_gemma":0.000034922057,"threshold_uncertainty_score":0.9998697},"labels":[],"label_agreement":null},{"id":"W4233075317","doi":"10.1109/mwsym.2011.5973519","title":"Reduced order modeling of delayed PEEC circuits","year":2011,"lang":"en","type":"article","venue":"2011 IEEE MTT-S International Microwave Symposium","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Model order reduction; Reduction (mathematics); Control theory (sociology); Partial element equivalent circuit; Order (exchange); Computer science; Differential (mechanical device); Electronic circuit; Differential equation; Applied mathematics; Equivalent circuit; Mathematical optimization; Mathematics; Algorithm; Engineering; Mathematical analysis; Electrical engineering; Voltage","score_opus":0.022868039299930032,"score_gpt":0.21270431599908182,"score_spread":0.1898362766991518,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233075317","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8347578,0.00016858125,0.07925712,0.00007176812,0.005723288,0.0002937144,0.00006396133,0.0003293177,0.079334415],"genre_scores_gemma":[0.9937,0.00016744736,0.0047628265,0.00005743627,0.0002848985,0.000030235518,0.000037655722,0.000101044054,0.0008584204],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982403,0.000019779243,0.00062762154,0.00033963396,0.00037229224,0.00040041012],"domain_scores_gemma":[0.99889016,0.000027108093,0.000112983376,0.0004081254,0.00045127975,0.000110349596],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00021099758,0.000321669,0.00029476485,0.0003441873,0.00004780813,0.000026734175,0.000682046,0.0001794636,0.0005556759],"category_scores_gemma":[0.000013020736,0.0003392407,0.00013090824,0.00016765525,0.000064498716,0.0004035437,0.00005895382,0.00026893572,0.0005521272],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000044596614,0.00009103772,0.00022448575,0.000049434708,0.00032941267,0.000011808258,0.001824754,0.028889319,0.96470004,0.0006455047,0.0026417272,0.0005479006],"study_design_scores_gemma":[0.0006870929,0.000076911194,0.00012712221,0.00007525079,0.00005300521,0.000054576834,0.00006034682,0.30718353,0.6901053,0.0005298246,0.00056084315,0.00048618362],"about_ca_topic_score_codex":0.00014749779,"about_ca_topic_score_gemma":0.000023862218,"teacher_disagreement_score":0.2782942,"about_ca_system_score_codex":0.00016859679,"about_ca_system_score_gemma":0.00006292171,"threshold_uncertainty_score":0.99990594},"labels":[],"label_agreement":null},{"id":"W4233171134","doi":"10.1109/lpe.1996.542737","title":"A comparison of CMOS implementations of an asynchronous circuits primitive: the C-element","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Implementation; Asynchronous communication; CMOS; Computer science; Electronic circuit; Energy consumption; Element (criminal law); Energy (signal processing); Computer architecture; Electronic engineering; Parallel computing; Electrical engineering; Engineering; Telecommunications; Mathematics; Programming language","score_opus":0.03792391966730004,"score_gpt":0.2982955073926211,"score_spread":0.2603715877253211,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233171134","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9536124,0.0002223659,0.026235424,0.000054886572,0.00015263728,0.000528008,0.00003068213,0.0001420885,0.01902154],"genre_scores_gemma":[0.9983635,0.000024686844,0.0014546051,0.00002037565,0.000025317355,0.00003530281,0.000010022911,0.000019187564,0.000046994555],"study_design_codex":"design_other","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99905926,0.000025240392,0.00040467523,0.00009879753,0.00021120407,0.00020081506],"domain_scores_gemma":[0.9994981,0.000053077296,0.00006519236,0.0002908284,0.000051948922,0.000040836603],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00012300571,0.00011229205,0.0001892893,0.00007068489,0.000051060902,0.00001078058,0.00020200913,0.000029370127,0.0015177786],"category_scores_gemma":[0.000005170626,0.00008572341,0.000040347102,0.00019936524,0.000045748715,0.000161804,0.00001968876,0.00007947583,0.000032887525],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015250465,0.0022444443,0.093872465,0.0008540814,0.0011044478,0.000006006723,0.058636297,0.18440196,0.24469191,0.016727118,0.040915836,0.3565302],"study_design_scores_gemma":[0.0013723511,0.0006117988,0.06170287,0.00004043609,0.000103726976,0.000005331656,0.0038517271,0.4207775,0.50746286,0.00004825376,0.003637298,0.0003858454],"about_ca_topic_score_codex":0.00003215626,"about_ca_topic_score_gemma":0.00006198012,"teacher_disagreement_score":0.35614434,"about_ca_system_score_codex":0.00006050097,"about_ca_system_score_gemma":0.000009822748,"threshold_uncertainty_score":0.99939495},"labels":[],"label_agreement":null},{"id":"W4233542360","doi":"10.1109/dac.1992.227836","title":"Generalized moment-matching methods for transient analysis of interconnect networks","year":2003,"lang":"en","type":"article","venue":"[1992] Proceedings 29th ACM/IEEE Design Automation Conference","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":30,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Moment (physics); Waveform; Transient (computer programming); Matching (statistics); Lossy compression; Computer science; Stability (learning theory); Nonlinear system; Interconnection; Algorithm; Set (abstract data type); Electronic engineering; Mathematics; Engineering; Artificial intelligence; Telecommunications; Physics; Machine learning","score_opus":0.04627078040494223,"score_gpt":0.3048754043771716,"score_spread":0.2586046239722294,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233542360","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08719385,0.0001908688,0.9096335,0.000045070992,0.0005000464,0.0011357128,0.000014436584,0.0007081518,0.0005783397],"genre_scores_gemma":[0.6991915,0.00008814515,0.30015495,0.000051216954,0.000040738287,0.00035293002,0.000026043053,0.00006614111,0.000028326922],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971264,0.00012633191,0.0011138674,0.0005730876,0.00036214004,0.0006981562],"domain_scores_gemma":[0.99815106,0.0004620331,0.00036553713,0.0003922577,0.00043524953,0.00019388754],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.002127457,0.0005319079,0.0009726912,0.00093433657,0.00015919795,0.00021896939,0.0006498769,0.00027928737,0.00014750741],"category_scores_gemma":[0.00023496682,0.0005358624,0.00032189232,0.0014594118,0.00007311112,0.0008350187,0.00002553736,0.00027871624,0.0000068826116],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0001280623,0.00011733994,0.00017502009,0.0006928355,0.0023100178,0.0000012851243,0.006927847,0.56875414,0.35509902,0.02902126,0.001730532,0.03504261],"study_design_scores_gemma":[0.0008720512,0.00013130289,0.00017974652,0.000111520574,0.00075280276,0.000004435196,0.00019538442,0.86833465,0.12645322,0.0016007462,0.00083498517,0.0005291852],"about_ca_topic_score_codex":0.000017868686,"about_ca_topic_score_gemma":0.00000532699,"teacher_disagreement_score":0.61199766,"about_ca_system_score_codex":0.00022106724,"about_ca_system_score_gemma":0.00009529208,"threshold_uncertainty_score":0.9997093},"labels":[],"label_agreement":null},{"id":"W4233673551","doi":"10.32920/ryerson.14645943","title":"Dynamic power dissipation of basic logic gates","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"AND-OR-Invert; Pass transistor logic; Logic gate; Logic family; NOR logic; Electronic engineering; CMOS; Dissipation; NMOS logic; Logic level; Capacitance; Domino logic; Netlist; Adiabatic circuit; Transistor; Computer science; Electrical engineering; Engineering; Logic synthesis; Physics; Voltage","score_opus":0.008928681965568865,"score_gpt":0.2219304412832829,"score_spread":0.21300175931771403,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4233673551","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9184313,0.0013759374,0.057626773,0.00007373845,0.002146318,0.0003838107,0.000026421216,0.0006817458,0.01925396],"genre_scores_gemma":[0.9931924,0.00031508008,0.005694761,0.000020732748,0.000021992668,0.00004153348,0.00017777795,0.000065109576,0.00047063117],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9987505,0.000025187946,0.0004218223,0.00031108403,0.00024002625,0.00025136708],"domain_scores_gemma":[0.99909097,0.00004200568,0.00007923113,0.0006359458,0.0000935492,0.000058295394],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0001300268,0.00031234697,0.0004092256,0.00017995978,0.000019700126,0.000055279204,0.00028437792,0.00031556436,0.0012976611],"category_scores_gemma":[0.000022372713,0.00028965282,0.00014071494,0.00017710519,0.00003496511,0.00013853202,0.00019921335,0.00040899028,0.000073760086],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027584476,0.00027978787,0.0054686856,0.0049547404,0.00084103155,0.00006878152,0.0030468283,0.8917563,0.0780413,0.0022858107,0.0041314894,0.009097658],"study_design_scores_gemma":[0.0006976533,0.000119772805,0.04722237,0.0011162407,0.00018323239,0.000014229319,0.00050650974,0.8503824,0.09490474,0.0022733798,0.0007058266,0.0018736339],"about_ca_topic_score_codex":0.00002254545,"about_ca_topic_score_gemma":0.00002648871,"teacher_disagreement_score":0.074761085,"about_ca_system_score_codex":0.00014585756,"about_ca_system_score_gemma":0.000055841578,"threshold_uncertainty_score":0.99995553},"labels":[],"label_agreement":null},{"id":"W4234272282","doi":"10.1109/iccad.1993.580059","title":"Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits","year":2002,"lang":"en","type":"article","venue":"Proceedings of 1993 International Conference on Computer Aided Design (ICCAD)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"BiCMOS; CMOS; Logic gate; Gate equivalent; Electronic engineering; AND-OR-Invert; Pass transistor logic; Computer science; Integrated injection logic; Adder; Electronic circuit; Logic family; Engineering; Electrical engineering; Digital electronics; Logic synthesis; Transistor; Gate oxide; Voltage","score_opus":0.047700635289847304,"score_gpt":0.22559845806204626,"score_spread":0.17789782277219895,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234272282","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87249935,0.0001416024,0.115055546,0.00033543544,0.0008646092,0.0010697774,0.000017835522,0.0003482215,0.009667652],"genre_scores_gemma":[0.97281057,0.00028849786,0.026427558,0.00013185768,0.00010858468,0.00009865992,0.0000061084233,0.00005015049,0.00007801334],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981295,0.000009779551,0.0006293556,0.00043535547,0.0003808596,0.00041517508],"domain_scores_gemma":[0.9990853,0.00013979101,0.00016293382,0.00009587769,0.0004126531,0.00010340951],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000403311,0.0003538479,0.00038143102,0.0005687366,0.00007105169,0.00017340605,0.00041653917,0.0001494565,0.00010162204],"category_scores_gemma":[0.000044468306,0.00037155795,0.00006497461,0.00024760433,0.00009317117,0.0009630864,0.00006007613,0.00029702432,0.000017729142],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0009766531,0.0008958588,0.018952906,0.0024462065,0.0009730792,0.000029109964,0.011324332,0.1239871,0.53264695,0.079536244,0.005230799,0.22300076],"study_design_scores_gemma":[0.001660339,0.00044766904,0.0026055935,0.00067175954,0.000013505166,0.000026794767,0.000072471936,0.9655677,0.027905766,0.00042096057,0.00018114247,0.00042628477],"about_ca_topic_score_codex":0.000003887491,"about_ca_topic_score_gemma":3.9800796e-7,"teacher_disagreement_score":0.8415806,"about_ca_system_score_codex":0.00014323357,"about_ca_system_score_gemma":0.000021121077,"threshold_uncertainty_score":0.99987364},"labels":[],"label_agreement":null},{"id":"W4234791833","doi":"10.1109/aspdac.2001.913331","title":"Formal verification of pulse-mode asynchronous circuits","year":2002,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Asynchronous communication; Computer science; Asynchronous system; Abstraction; Modular design; Electronic circuit; Asynchronous circuit; Electronic engineering; Formal verification; Pulse (music); Computer architecture; Theoretical computer science; Clock signal; Electrical engineering; Engineering; Programming language; Synchronous circuit; Computer network; Telecommunications","score_opus":0.0256246385700059,"score_gpt":0.20988472728962684,"score_spread":0.18426008871962093,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234791833","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.91615915,0.00013061296,0.041344788,0.00019424353,0.00079962553,0.0018761868,0.00008082205,0.00082047976,0.03859407],"genre_scores_gemma":[0.9878393,0.00033066163,0.01084048,0.000017195747,0.00010950114,0.00011315773,0.000014562805,0.00007707985,0.00065808697],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9970321,0.000041040596,0.0009820706,0.00047357488,0.0006588572,0.0008123372],"domain_scores_gemma":[0.998032,0.00007773687,0.00057127705,0.0004043267,0.00070818135,0.00020648797],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00077582523,0.0005042474,0.00061131077,0.00035343773,0.00024267974,0.0001673806,0.00069213804,0.0003285688,0.00040813594],"category_scores_gemma":[0.00020330335,0.000444349,0.00014278397,0.00069775427,0.00024033389,0.0013370255,0.00007095253,0.00026116057,0.00021211064],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000119116754,0.00046385138,0.009542822,0.0021589554,0.0004104718,0.0000026808825,0.02993464,0.0047353073,0.87826914,0.0039501116,0.0221717,0.048241194],"study_design_scores_gemma":[0.00096749206,0.00021416706,0.010469496,0.00032096382,0.00012246323,0.000031730196,0.0016716829,0.93909156,0.04588071,0.000337248,0.00026243157,0.0006300375],"about_ca_topic_score_codex":0.000013117106,"about_ca_topic_score_gemma":0.0000010188277,"teacher_disagreement_score":0.9343563,"about_ca_system_score_codex":0.00015813096,"about_ca_system_score_gemma":0.00009073409,"threshold_uncertainty_score":0.9998008},"labels":[],"label_agreement":null},{"id":"W4234862172","doi":"10.1017/cbo9780511840685.013","title":"Transistor capacitances","year":2010,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Transistor; Capacitance; Computer science; Electrical engineering; Electronic engineering; Multiple-emitter transistor; Optical transistor; Engineering; Physics; Voltage; Electrode","score_opus":0.011571074258859657,"score_gpt":0.15299548497455237,"score_spread":0.14142441071569273,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4234862172","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00073016813,0.00037710162,0.001431691,0.000004629053,0.0014385747,0.00034508973,0.0002959361,0.0008066241,0.9945702],"genre_scores_gemma":[0.008211398,0.00024574233,0.00047172,0.000021403075,0.00028498584,0.0000013614278,0.000035429064,0.00014121065,0.99058676],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.998702,0.00001076408,0.0002091545,0.00040315953,0.0002864484,0.00038847333],"domain_scores_gemma":[0.99894845,0.000039412716,0.00007710251,0.0006416792,0.00008790361,0.00020545632],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000069044945,0.0005293558,0.00047863126,0.00024915655,0.00015830758,0.000039913455,0.0006122164,0.0007009471,0.00002399772],"category_scores_gemma":[0.000002269005,0.0006445064,0.00023092589,0.000010294003,0.000280121,0.00017252752,0.000051464773,0.0010844533,0.00008818037],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000110780114,0.000015090332,0.000002725104,0.00089363696,0.0007465904,0.00080893014,0.00049180165,0.00019439124,0.010285163,0.8658558,0.1164329,0.0041622077],"study_design_scores_gemma":[0.00040523606,0.000028541737,0.000006286356,0.00012237206,0.0001824239,0.00001589564,0.000011268654,0.000239129,0.006278284,0.0000052371215,0.9919809,0.00072442443],"about_ca_topic_score_codex":0.000026819524,"about_ca_topic_score_gemma":0.000009495866,"teacher_disagreement_score":0.875548,"about_ca_system_score_codex":0.0002482478,"about_ca_system_score_gemma":0.000059732116,"threshold_uncertainty_score":0.99960065},"labels":[],"label_agreement":null},{"id":"W4235217487","doi":"10.1109/lpe.2001.945421","title":"Frequency-domain supply current macro-model","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"University of Toronto","funders":"","keywords":"Macro; Current (fluid); Computer science; Engineering; Electrical engineering","score_opus":0.01517069714623824,"score_gpt":0.1982765032055488,"score_spread":0.18310580605931054,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4235217487","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.57930094,0.0052593765,0.16503504,0.00033498288,0.0022931173,0.00057996914,0.00004552308,0.0029905885,0.24416046],"genre_scores_gemma":[0.97752714,0.00046097927,0.020736467,0.000069710775,0.00012647817,0.000036919562,0.000006765397,0.00005979995,0.0009757234],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989019,0.000009527373,0.00023783228,0.00019299716,0.00021488503,0.00044286434],"domain_scores_gemma":[0.9994675,0.00001637702,0.0000145067,0.00035765243,0.000022545575,0.00012139966],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00008500408,0.00021413187,0.00016477231,0.00011013308,0.000053274165,0.00004076619,0.0002474529,0.000070685375,0.0019470466],"category_scores_gemma":[0.0000043768086,0.0001956373,0.00006275827,0.00020122125,0.000030093228,0.00029210848,0.000024787287,0.0002178235,0.0025235105],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000006160054,0.00030428765,0.0066865236,0.00043302221,0.00014936364,0.000062530235,0.0038870433,0.10920858,0.07641852,0.041449897,0.7023751,0.059018973],"study_design_scores_gemma":[0.00061942753,0.000028873008,0.00040312068,0.00003885121,0.0000141310275,0.000014955952,0.000026759539,0.97044843,0.009321375,0.004088574,0.014387104,0.00060842145],"about_ca_topic_score_codex":0.0000055177757,"about_ca_topic_score_gemma":0.000008882878,"teacher_disagreement_score":0.86123985,"about_ca_system_score_codex":0.0001062429,"about_ca_system_score_gemma":0.000007869855,"threshold_uncertainty_score":0.9989653},"labels":[],"label_agreement":null},{"id":"W4236530276","doi":"10.1109/iccad.2006.320177","title":"Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design","year":2006,"lang":"en","type":"article","venue":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Speedup; Computer science; Asynchronous communication; Solver; Electronic engineering; Parallel computing; Telecommunications; Engineering","score_opus":0.05407220694318225,"score_gpt":0.2553062886563211,"score_spread":0.20123408171313883,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4236530276","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.055679124,0.00021019744,0.9312421,0.00024993997,0.00034172143,0.0018925153,0.00021935074,0.0008788053,0.0092862295],"genre_scores_gemma":[0.89037573,0.00023789998,0.1087821,0.000048459427,0.00009640207,0.00029156115,0.000045488967,0.00009620256,0.000026172645],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99576366,0.00020568936,0.0014910201,0.0010385033,0.0008234477,0.0006776739],"domain_scores_gemma":[0.99602664,0.0020833183,0.0003908933,0.0007783525,0.00047744942,0.0002433643],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010184576,0.0008342033,0.0013945512,0.00085870526,0.00015691594,0.00012390356,0.0013195854,0.0006002171,0.000055145403],"category_scores_gemma":[0.00033914176,0.00075705664,0.0004401976,0.00073650584,0.00056924345,0.00039036738,0.00019873536,0.00065500784,0.0000045441234],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00063651236,0.00053342275,0.00076861214,0.00010365366,0.00086089975,0.000020757738,0.000054693108,0.26275346,0.7202283,0.010089705,0.00011267187,0.0038373203],"study_design_scores_gemma":[0.0033998352,0.0023028383,0.019216422,0.0013106816,0.0009807054,0.000060537925,0.00013837559,0.89311224,0.07451835,0.0025998275,0.00013635444,0.0022238442],"about_ca_topic_score_codex":0.000077634504,"about_ca_topic_score_gemma":0.00003622626,"teacher_disagreement_score":0.8346966,"about_ca_system_score_codex":0.00034252097,"about_ca_system_score_gemma":0.00013231456,"threshold_uncertainty_score":0.99948806},"labels":[],"label_agreement":null},{"id":"W4237721900","doi":"10.1017/cbo9781316162651.023","title":"Interface and system-level timing","year":2015,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Interface (matter); Computer science; Operating system","score_opus":0.0450350434759476,"score_gpt":0.19475702912911,"score_spread":0.14972198565316241,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237721900","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00053020945,0.00090106245,0.005172425,0.0000019235044,0.00062212994,0.00034734677,0.00023733836,0.0007126267,0.9914749],"genre_scores_gemma":[0.032397207,0.00008922246,0.00031572324,0.000005009176,0.00012776528,8.250253e-7,0.000019382542,0.000119184646,0.9669257],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.99884534,0.00001578136,0.00019862586,0.0003745762,0.0002494999,0.00031615162],"domain_scores_gemma":[0.9990513,0.00003359503,0.00008438329,0.00047705846,0.00011780579,0.00023590037],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000120314624,0.00045970068,0.00046519286,0.00023541927,0.000097109725,0.000055006545,0.0003929599,0.00040342438,0.0000027606368],"category_scores_gemma":[0.0000033132433,0.0005544409,0.00008215239,0.000008558634,0.00013286874,0.0001641016,0.00028204548,0.0004969009,0.000056777135],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012547315,0.0000073237406,0.000004950407,0.002753225,0.0008104793,0.00076632155,0.00054026564,0.0014504801,0.00080583943,0.73282206,0.2556926,0.0042209546],"study_design_scores_gemma":[0.0006716119,0.000043579425,0.0000062173217,0.0007565798,0.0002383068,0.00007407246,0.00009468044,0.0070129796,0.0010809685,0.0000014670464,0.9892353,0.0007842739],"about_ca_topic_score_codex":0.000035255052,"about_ca_topic_score_gemma":0.0000010295123,"teacher_disagreement_score":0.7335426,"about_ca_system_score_codex":0.00054799585,"about_ca_system_score_gemma":0.000052322404,"threshold_uncertainty_score":0.9996907},"labels":[],"label_agreement":null},{"id":"W4237726985","doi":"10.32920/ryerson.14644518","title":"Area-delay driven library-free synthesis","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"NMOS logic; Netlist; Computer science; Standard cell; Delay calculation; Compiler; Logic synthesis; PMOS logic; Reduction (mathematics); Logic gate; Computer engineering; Domino logic; Transistor; Computer hardware; Algorithm; Propagation delay; Integrated circuit; Logic family; Electrical engineering; Mathematics; Engineering; Voltage; Computer network","score_opus":0.010438458603743497,"score_gpt":0.17771063087363131,"score_spread":0.16727217226988783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237726985","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40159518,0.003909536,0.054916617,0.0011202353,0.008436956,0.0013711837,0.0003101141,0.011920729,0.5164195],"genre_scores_gemma":[0.9521701,0.0016243175,0.04086449,0.00014554257,0.00047383466,0.0003110552,0.000147065,0.0003414455,0.0039221467],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979963,0.0000438403,0.00047849593,0.0005889212,0.00036393132,0.0005285469],"domain_scores_gemma":[0.9974872,0.00016836866,0.00005968654,0.002055818,0.000039350452,0.0001895886],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00009548596,0.0005889007,0.000651561,0.0002686411,0.000052668063,0.00037091642,0.0013571919,0.00060189405,0.0058310716],"category_scores_gemma":[0.0000616929,0.000573385,0.0002772112,0.0002541831,0.000042705677,0.00051862467,0.0013836529,0.0008982047,0.00037462977],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020929456,0.00016107423,0.0036329273,0.0026191624,0.0017162841,0.0007399643,0.001391438,0.46057034,0.002975905,0.0011380203,0.5117916,0.0132423425],"study_design_scores_gemma":[0.0011111184,0.00007014779,0.0042304806,0.0031628807,0.00066970364,0.00011008681,0.00049063115,0.61397207,0.2905651,0.0021757716,0.07736211,0.0060799043],"about_ca_topic_score_codex":0.000020293322,"about_ca_topic_score_gemma":0.000013091744,"teacher_disagreement_score":0.55057496,"about_ca_system_score_codex":0.00011293255,"about_ca_system_score_gemma":0.00013206732,"threshold_uncertainty_score":0.99967176},"labels":[],"label_agreement":null},{"id":"W4237737171","doi":"10.1109/iccad.2017.8203814","title":"Power scheduling with active power grids","year":2017,"lang":"en","type":"article","venue":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Netlist; Power gating; Power network design; Voltage; Voltage drop; Overheating (electricity); Chip; Power management; Switched-mode power supply; Power (physics); Electronic engineering; Electrical engineering; Embedded system; Engineering; Transistor; Telecommunications","score_opus":0.06052821395272844,"score_gpt":0.28172772248764694,"score_spread":0.2211995085349185,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237737171","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22551171,0.00004263626,0.70417476,0.00092731783,0.009334919,0.000906923,0.000077353696,0.0009080388,0.058116365],"genre_scores_gemma":[0.954406,0.00006643847,0.04388309,0.00023094786,0.00060317107,0.000080341815,0.000023445733,0.00012204448,0.00058448233],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967385,0.0000929043,0.0005708574,0.0008433044,0.0010192879,0.0007351764],"domain_scores_gemma":[0.9965031,0.00023608448,0.00038782682,0.0019185088,0.00065174035,0.00030270126],"candidate_categories":["metaepi_narrow","scholarly_communication","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00045182006,0.00074059935,0.0005814877,0.00042710066,0.0005295002,0.0010832323,0.0032775863,0.00029422005,0.00062489713],"category_scores_gemma":[0.00012010274,0.0006693106,0.00015768301,0.000114447255,0.0002638701,0.0015934325,0.00026526998,0.00085418083,0.001221624],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0058664125,0.0020744265,0.0053722225,0.00035524988,0.007592718,0.002681179,0.0076382672,0.48979825,0.12292968,0.16026196,0.111173466,0.084256165],"study_design_scores_gemma":[0.006011549,0.002284905,0.02064421,0.0016491583,0.00010371155,0.00027515827,0.00018333277,0.8708746,0.08360617,0.0053659272,0.0056956713,0.0033056068],"about_ca_topic_score_codex":0.000027386577,"about_ca_topic_score_gemma":0.000008664122,"teacher_disagreement_score":0.7288943,"about_ca_system_score_codex":0.00034324697,"about_ca_system_score_gemma":0.00023115285,"threshold_uncertainty_score":0.99995375},"labels":[],"label_agreement":null},{"id":"W4237880886","doi":"10.1017/cbo9781316162651.011","title":"Arithmetic circuits","year":2015,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Arithmetic; Computer science; Mathematics","score_opus":0.028144138105764886,"score_gpt":0.1798893873977612,"score_spread":0.15174524929199631,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237880886","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00013471849,0.00067505805,0.0015777644,0.0000028568209,0.0008869472,0.00039619845,0.0002051927,0.0009118227,0.99520946],"genre_scores_gemma":[0.00657794,0.00015543106,0.000097253855,0.000017753136,0.00023412135,0.000001119981,0.00005567375,0.000159917,0.9927008],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984817,0.000016978562,0.00022284359,0.00042956893,0.0004091134,0.0004397826],"domain_scores_gemma":[0.99864346,0.000036294154,0.000086397944,0.00074287696,0.00017635609,0.0003145963],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00011772411,0.0005489019,0.00051793444,0.00033806605,0.00009458317,0.00005046843,0.0006587371,0.0005491289,0.000013812811],"category_scores_gemma":[0.0000054957986,0.0006926051,0.00017470808,0.000015212403,0.00016153954,0.00016216155,0.00018751294,0.0007062286,0.00023989887],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021502296,0.0000091049715,0.0000018164316,0.00039145543,0.0004400532,0.0008673326,0.00011693027,0.00071265944,0.00019975957,0.59120536,0.39982367,0.006210329],"study_design_scores_gemma":[0.0005888792,0.00004244232,0.0000064747055,0.00016830025,0.000216723,0.000031827818,0.000009909057,0.0012996591,0.0004452264,0.000012370512,0.9964008,0.00077739137],"about_ca_topic_score_codex":0.000021410933,"about_ca_topic_score_gemma":0.0000010380031,"teacher_disagreement_score":0.5965771,"about_ca_system_score_codex":0.0005723521,"about_ca_system_score_gemma":0.00011022384,"threshold_uncertainty_score":0.9995525},"labels":[],"label_agreement":null},{"id":"W4237987457","doi":"10.1007/978-1-4757-4941-0_8","title":"Conclusions","year":2004,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; Alterra Power (Canada); University of British Columbia","funders":"","keywords":"Abstraction; Computer science; Simple (philosophy); Register-transfer level; Embedded system; Logic synthesis; Computer architecture; Logic gate; Algorithm","score_opus":0.00874240091512904,"score_gpt":0.17799743773705495,"score_spread":0.1692550368219259,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4237987457","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00002684474,0.00050601043,0.0023281316,0.000031504966,0.00089911575,0.00019730326,0.000019616185,0.001120513,0.99487096],"genre_scores_gemma":[0.019684883,0.0006499273,0.0015860809,0.0001532921,0.00034468397,0.000009979049,0.000043253192,0.00021823922,0.97730964],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991248,0.0000011573594,0.00023896832,0.00018895192,0.00020577674,0.0002403376],"domain_scores_gemma":[0.9994279,0.000020624471,0.000023522805,0.00039641632,0.000029339599,0.00010215302],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00004115363,0.000337992,0.00029437908,0.00015025308,0.000053793512,0.00002145562,0.00021674167,0.00036149446,0.009647756],"category_scores_gemma":[0.0000019980068,0.00031370766,0.00010709168,0.000021702697,0.00004381016,0.000086462984,0.000064427404,0.00038157226,0.005509404],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00000214405,0.0000053795,0.0000020074071,0.00013010897,0.00015591172,0.000074052834,0.00014289818,0.007128638,0.00029315372,0.92691636,0.061330467,0.0038189054],"study_design_scores_gemma":[0.00029845405,0.000036254445,0.000005118642,0.00020407274,0.000047542428,0.000015013716,0.0000027629321,0.00080094853,0.0007051461,0.014230786,0.98296875,0.00068514317],"about_ca_topic_score_codex":0.000005156911,"about_ca_topic_score_gemma":0.000007304843,"teacher_disagreement_score":0.9216383,"about_ca_system_score_codex":0.00022804033,"about_ca_system_score_gemma":0.0000566892,"threshold_uncertainty_score":0.9999315},"labels":[],"label_agreement":null},{"id":"W4239106567","doi":"10.1109/lpe.2003.1231847","title":"Effectiveness and scaling trends of leakage control techniques for sub-130 nm CMOS technologies","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Leakage (economics); CMOS; Scaling; Leakage power; Transistor; Electronic engineering; Electrical engineering; Register file; Computer science; Materials science; Engineering; Voltage; Mathematics; Computer hardware","score_opus":0.005306958578793793,"score_gpt":0.21102084862285694,"score_spread":0.20571389004406315,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4239106567","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5831696,0.0009464214,0.40916067,0.000022331484,0.00014055368,0.00065517303,0.000015948237,0.0023420427,0.003547311],"genre_scores_gemma":[0.9922212,0.000078692225,0.0074202553,0.0000049280825,0.000008722735,0.00020003226,0.0000013574635,0.000037442078,0.000027374335],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992598,0.000022757837,0.00020497541,0.00017259068,0.00008436589,0.00025550564],"domain_scores_gemma":[0.99948657,0.00020598114,0.000029888792,0.00021015863,0.000043471617,0.000023935547],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0003580124,0.00017948438,0.00030793657,0.00025620757,0.000043911677,0.000018888893,0.00010987503,0.00016115706,0.00000728262],"category_scores_gemma":[0.000065778244,0.00015265965,0.00005353503,0.00025305737,0.00008131725,0.0001652478,0.000012416712,0.0001017249,0.0000015578104],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000072606366,0.00005698849,0.0045037726,0.0011415525,0.00017699471,0.0000045509596,0.00010105021,0.0016446419,0.7685512,0.009924229,0.0005067541,0.21331571],"study_design_scores_gemma":[0.00077774574,0.00012786388,0.0013772235,0.000069075286,0.000026491278,0.000005597182,0.00006354218,0.005384052,0.99060184,0.00042666905,0.0009336104,0.00020629962],"about_ca_topic_score_codex":0.0000037167897,"about_ca_topic_score_gemma":0.0000020578507,"teacher_disagreement_score":0.40905163,"about_ca_system_score_codex":0.000039418544,"about_ca_system_score_gemma":0.000007458048,"threshold_uncertainty_score":0.62252796},"labels":[],"label_agreement":null},{"id":"W4239865009","doi":"10.32920/ryerson.14645058","title":"The effect of multi-bit correlation on the design of routing resources in field programmable gate arrays","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Routing (electronic design automation); Computer science; Computer architecture; Path (computing); Electronic circuit; Architecture; Field (mathematics); Embedded system; Parallel computing; Computer hardware; Computer engineering; Engineering; Computer network; Electrical engineering; Mathematics","score_opus":0.014465173983404514,"score_gpt":0.21993766206629595,"score_spread":0.20547248808289142,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4239865009","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.786277,0.0006951321,0.20715508,0.000117736454,0.0008013898,0.0022693195,0.0000023017503,0.00020889037,0.0024731488],"genre_scores_gemma":[0.996334,0.000118343625,0.0031087247,0.000008773037,0.000035468052,0.00017639615,0.0000056618655,0.000042034964,0.00017060501],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983058,0.0003229061,0.0005488024,0.00023963157,0.00028389323,0.0002989612],"domain_scores_gemma":[0.9966131,0.0023127971,0.00018449897,0.0008145336,0.0000501455,0.00002496066],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0017819722,0.00028208154,0.00039926526,0.00010167707,0.000073329655,0.00007921072,0.0005573799,0.00026009438,0.00002786672],"category_scores_gemma":[0.00046918096,0.00016032034,0.00012089977,0.00026120248,0.000047246303,0.00006130051,0.00020293622,0.000805098,0.000008054412],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005967324,0.00001582688,0.0027643044,0.0002980961,0.00007944883,0.0000024093963,0.001468253,0.9886391,0.0014708356,0.000047797435,0.00012285828,0.0050314083],"study_design_scores_gemma":[0.0003434204,0.00019197332,0.000616296,0.0007552782,0.000031062613,7.9000955e-7,0.00022022458,0.845732,0.15185425,0.000028475491,0.000051138093,0.00017509722],"about_ca_topic_score_codex":0.0001667971,"about_ca_topic_score_gemma":0.000058227713,"teacher_disagreement_score":0.21005699,"about_ca_system_score_codex":0.000072396644,"about_ca_system_score_gemma":0.000028678598,"threshold_uncertainty_score":0.65376735},"labels":[],"label_agreement":null},{"id":"W4240581163","doi":"10.1109/iccad.2003.159764","title":"Statistical verification of power grids considering process-induced leakage current variations","year":2003,"lang":"en","type":"article","venue":"ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":27,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Voltage drop; Voltage; Transistor; Electrical engineering; Scaling; Grid; Drop (telecommunication); Exponential function; Computer science; Electronic engineering; Engineering; Mathematics","score_opus":0.054677636114714226,"score_gpt":0.2897904621042547,"score_spread":0.23511282598954047,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4240581163","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040446885,0.00003308888,0.9440759,0.00006697745,0.008620558,0.00089612964,0.00014699336,0.00042547463,0.0052879876],"genre_scores_gemma":[0.9116784,0.00008906966,0.08732565,0.000117267424,0.00030515273,0.00017550109,0.000101336416,0.000100461286,0.000107190586],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9962336,0.0002485215,0.0011398275,0.00075888424,0.0009853771,0.00063383445],"domain_scores_gemma":[0.9958587,0.00037857756,0.00030413424,0.00065616035,0.002536173,0.0002662225],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00059770135,0.0006233625,0.0005872169,0.0005487566,0.00014815496,0.00023101547,0.00077932014,0.00023957803,0.000693904],"category_scores_gemma":[0.00067746727,0.0006659022,0.00008835655,0.00084054284,0.00013649135,0.0006759617,0.00004288103,0.0006035877,0.0006284716],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004133291,0.0018315193,0.0017488332,0.000750552,0.0013132888,0.00012388972,0.0046387105,0.13725372,0.19019954,0.59392905,0.04317447,0.024623109],"study_design_scores_gemma":[0.0013927309,0.00046521612,0.0022647658,0.000540726,0.00007083789,0.00004346446,0.000049097845,0.93592346,0.05331861,0.0019766744,0.0028529265,0.0011015016],"about_ca_topic_score_codex":0.000012481511,"about_ca_topic_score_gemma":0.000002765436,"teacher_disagreement_score":0.8712315,"about_ca_system_score_codex":0.00042091517,"about_ca_system_score_gemma":0.0007658245,"threshold_uncertainty_score":0.9995792},"labels":[],"label_agreement":null},{"id":"W4240951904","doi":"10.1109/iccad.2017.8203831","title":"Power grid verification under transient constraints","year":2017,"lang":"en","type":"article","venue":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Transient (computer programming); Grid; Computer science; Bounded function; Power grid; Power (physics); Voltage; Electronic engineering; Current (fluid); Model checking; Control theory (sociology); Reliability engineering; Electrical engineering; Algorithm; Mathematics; Engineering; Physics","score_opus":0.09172781133126588,"score_gpt":0.2933560621734064,"score_spread":0.20162825084214048,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4240951904","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.060572412,0.000036677648,0.8806303,0.0014500949,0.0153184,0.00082765066,0.00011855892,0.00069803017,0.04034784],"genre_scores_gemma":[0.98361564,0.00015936451,0.014631812,0.00026672255,0.0007239897,0.00007568376,0.000056314122,0.00007849765,0.00039195045],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9971036,0.00010076483,0.0006580039,0.0007178814,0.0008278766,0.0005919023],"domain_scores_gemma":[0.9971021,0.00017565732,0.000295983,0.0017321986,0.0004388247,0.00025526964],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00052127184,0.00056449225,0.00044491622,0.00033333377,0.0004208195,0.00083251315,0.0027011398,0.00027395372,0.00090031803],"category_scores_gemma":[0.00007074213,0.00057576236,0.00016974835,0.0000801877,0.00036231452,0.00094944664,0.00010861365,0.00055118627,0.0015058623],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0010177766,0.0013229565,0.0010409789,0.00024999632,0.0024424803,0.0005070765,0.003131793,0.22004947,0.21764678,0.18964018,0.25819466,0.10475586],"study_design_scores_gemma":[0.0047660815,0.0008691898,0.032333303,0.0008407695,0.000086901164,0.00018220769,0.00011603289,0.87985307,0.058771133,0.0073728166,0.012342704,0.0024658113],"about_ca_topic_score_codex":0.00001706099,"about_ca_topic_score_gemma":0.0000053784483,"teacher_disagreement_score":0.92304325,"about_ca_system_score_codex":0.00030553792,"about_ca_system_score_gemma":0.00017294203,"threshold_uncertainty_score":0.9996694},"labels":[],"label_agreement":null},{"id":"W4241291733","doi":"10.22215/etd/2007-07846","title":"Fast algorithm for transient analysis of distributed interconnects including driver and load circuits","year":2007,"lang":"en","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage","funders":"","keywords":"Transient (computer programming); Transient analysis; Computer science; Electronic circuit; Algorithm; Electrical engineering; Engineering; Transient response; Operating system","score_opus":0.013004127540118907,"score_gpt":0.2609777143490116,"score_spread":0.24797358680889273,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241291733","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36096913,0.00046376267,0.6348868,0.0000023747236,0.0006163495,0.0004895536,0.00043404967,0.00018874144,0.0019492446],"genre_scores_gemma":[0.99279755,0.00015463916,0.0029641634,0.000008421542,0.00005190894,0.000047133693,0.0034781354,0.00007157467,0.00042644143],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998482,0.000009271395,0.00054112775,0.00032623045,0.00029687173,0.00034450737],"domain_scores_gemma":[0.99922466,0.00011983103,0.00010282098,0.00021902552,0.00023541479,0.00009827468],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00023198844,0.00035524194,0.00071501086,0.00081261335,0.00005466978,0.000032540043,0.00016732787,0.00032299387,0.00008036428],"category_scores_gemma":[0.000019060122,0.00035438617,0.00023769648,0.0009426272,0.000023731845,0.00016643583,0.000010152898,0.00018979522,0.0000029937596],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010486355,0.00021643663,0.0006516248,0.0037889257,0.017062273,0.000030089192,0.020810131,0.03813192,0.048850145,0.0003133221,0.0031119608,0.86692834],"study_design_scores_gemma":[0.0015540674,0.00016712962,0.01586352,0.00041508512,0.004839282,0.000002771263,0.0023382448,0.8783934,0.09385422,0.000025804811,0.0013322812,0.0012141863],"about_ca_topic_score_codex":0.000037449827,"about_ca_topic_score_gemma":0.00050231826,"teacher_disagreement_score":0.86571413,"about_ca_system_score_codex":0.00021664929,"about_ca_system_score_gemma":0.000037205606,"threshold_uncertainty_score":0.9998908},"labels":[],"label_agreement":null},{"id":"W4241352814","doi":"10.1109/aspdac.2003.1195023","title":"Adaptive wire adjustment for bounded skew clock distribution network","year":2003,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada; Concordia University","funders":"","keywords":"Skew; Very-large-scale integration; Timing failure; Clock skew; Computer science; Enhanced Data Rates for GSM Evolution; Node (physics); Clock network; Bounded function; Digital clock manager; Algorithm; Parallel computing; Mathematics; Clock signal; Engineering; Embedded system; Jitter","score_opus":0.01708162577768833,"score_gpt":0.1971150050847373,"score_spread":0.180033379307049,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4241352814","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.080792084,0.001141809,0.8821725,0.000121521116,0.002166602,0.0053198477,0.00019028258,0.0010857633,0.027009575],"genre_scores_gemma":[0.9816161,0.00007319139,0.017381074,0.000013511925,0.000092587885,0.00025368494,0.000023075556,0.00004261456,0.00050418434],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983003,0.00003394836,0.0005125975,0.00032584261,0.00033156484,0.00049575476],"domain_scores_gemma":[0.9987153,0.000045472985,0.00027306157,0.00016682905,0.00068227114,0.00011707186],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006293146,0.00034831298,0.0003875069,0.0000817781,0.0003144256,0.00013978218,0.00024303417,0.00020426499,0.00002716994],"category_scores_gemma":[0.00016167272,0.00028378595,0.00008186525,0.00074596726,0.00013454359,0.0004098511,0.000025369369,0.00018995555,0.000014269616],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00036264904,0.00020988595,0.004639827,0.0012218839,0.0007180576,8.9087234e-7,0.01176631,0.008556173,0.006001859,0.8443243,0.109619625,0.012578574],"study_design_scores_gemma":[0.0034535576,0.00067661813,0.011075174,0.0008152281,0.0004819267,0.000033723103,0.0072774393,0.9017863,0.03566338,0.020373223,0.016813915,0.0015494898],"about_ca_topic_score_codex":0.0000010582598,"about_ca_topic_score_gemma":2.790908e-7,"teacher_disagreement_score":0.900824,"about_ca_system_score_codex":0.0001247827,"about_ca_system_score_gemma":0.00013290532,"threshold_uncertainty_score":0.99996144},"labels":[],"label_agreement":null},{"id":"W4242060765","doi":"10.1017/cbo9781316162651.017","title":"Datapath sequential logic","year":2015,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Datapath; Computer science; Programming language; Arithmetic; Parallel computing; Mathematics","score_opus":0.04456853203480652,"score_gpt":0.19951258698788932,"score_spread":0.1549440549530828,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242060765","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00010897593,0.00044240404,0.002702678,0.000002939392,0.0010720324,0.00038595,0.00066645414,0.00088056683,0.993738],"genre_scores_gemma":[0.002806634,0.00017918128,0.0002720995,0.000023808705,0.0003439613,9.3376065e-7,0.00027470855,0.00013870775,0.99595994],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984429,0.000021076668,0.0002252537,0.00047322435,0.00039694182,0.00044060824],"domain_scores_gemma":[0.99857765,0.000023501634,0.00009766565,0.0008744881,0.00014269477,0.00028399943],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013082557,0.0005560475,0.0004955987,0.00026359278,0.000103279104,0.000056648896,0.0008099947,0.0005410465,0.000024200404],"category_scores_gemma":[0.0000042456522,0.0006661432,0.00016395719,0.000012215184,0.0001832771,0.00023272657,0.0003510785,0.0006914565,0.00023992818],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004732665,0.000006016634,7.566851e-7,0.0002049578,0.0002749155,0.0007998823,0.000055817563,0.00060887594,0.00023076338,0.6069252,0.3898796,0.00096585974],"study_design_scores_gemma":[0.00060276425,0.00004715124,0.000001765703,0.00011491735,0.00021981687,0.000030474137,0.000010292641,0.001525911,0.00048495564,0.000017647171,0.9961992,0.00074512593],"about_ca_topic_score_codex":0.000036029633,"about_ca_topic_score_gemma":0.0000017446997,"teacher_disagreement_score":0.60690755,"about_ca_system_score_codex":0.0005506058,"about_ca_system_score_gemma":0.00011898031,"threshold_uncertainty_score":0.99957895},"labels":[],"label_agreement":null},{"id":"W4242382112","doi":"10.32920/ryerson.14644518.v1","title":"Area-delay driven library-free synthesis","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"NMOS logic; Netlist; Computer science; Standard cell; Delay calculation; Compiler; Logic synthesis; PMOS logic; Reduction (mathematics); Logic gate; Computer engineering; Transistor; Computer hardware; Computer architecture; Algorithm; Integrated circuit; Propagation delay; Electrical engineering; Mathematics; Engineering; Computer network; Voltage","score_opus":0.010438458603743497,"score_gpt":0.17771063087363131,"score_spread":0.16727217226988783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242382112","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.40159518,0.003909536,0.054916617,0.0011202353,0.008436956,0.0013711837,0.0003101141,0.011920729,0.5164195],"genre_scores_gemma":[0.9521701,0.0016243175,0.04086449,0.00014554257,0.00047383466,0.0003110552,0.000147065,0.0003414455,0.0039221467],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9979963,0.0000438403,0.00047849593,0.0005889212,0.00036393132,0.0005285469],"domain_scores_gemma":[0.9974872,0.00016836866,0.00005968654,0.002055818,0.000039350452,0.0001895886],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00009548596,0.0005889007,0.000651561,0.0002686411,0.000052668063,0.00037091642,0.0013571919,0.00060189405,0.0058310716],"category_scores_gemma":[0.0000616929,0.000573385,0.0002772112,0.0002541831,0.000042705677,0.00051862467,0.0013836529,0.0008982047,0.00037462977],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020929456,0.00016107423,0.0036329273,0.0026191624,0.0017162841,0.0007399643,0.001391438,0.46057034,0.002975905,0.0011380203,0.5117916,0.0132423425],"study_design_scores_gemma":[0.0011111184,0.00007014779,0.0042304806,0.0031628807,0.00066970364,0.00011008681,0.00049063115,0.61397207,0.2905651,0.0021757716,0.07736211,0.0060799043],"about_ca_topic_score_codex":0.000020293322,"about_ca_topic_score_gemma":0.000013091744,"teacher_disagreement_score":0.55057496,"about_ca_system_score_codex":0.00011293255,"about_ca_system_score_gemma":0.00013206732,"threshold_uncertainty_score":0.99967176},"labels":[],"label_agreement":null},{"id":"W4242434772","doi":"10.36227/techrxiv.13103294","title":"Model Order Reduction for Lumped RC Transmission Lines","year":2020,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"RC circuit; Spice; Reduction (mathematics); Line (geometry); Computer science; Transmission line; Parameterized complexity; Order (exchange); Electric power transmission; Algorithm; Electronic engineering; Capacitor; Mathematics; Electrical engineering; Engineering; Telecommunications; Voltage","score_opus":0.03946327647625746,"score_gpt":0.25215500129965446,"score_spread":0.212691724823397,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242434772","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014031364,0.00031839433,0.9775484,0.0007814974,0.001801503,0.0010131778,0.000029303534,0.0016490769,0.002827242],"genre_scores_gemma":[0.64805,0.0011266846,0.3446819,0.0000918675,0.0012218691,0.0005718278,0.0003678484,0.0003078589,0.0035801555],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99863833,0.000009947443,0.00039958936,0.00045206712,0.00019995475,0.00030012638],"domain_scores_gemma":[0.9993291,0.000016803568,0.0000302145,0.00037131537,0.00012266035,0.0001299425],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00010642872,0.0003909542,0.00038334998,0.00013401083,0.000056720237,0.000061598184,0.00028016543,0.000450422,0.00010633091],"category_scores_gemma":[0.000013280793,0.00036209158,0.00015979799,0.00015845097,0.000017411361,0.00015409794,0.00006424769,0.00048321823,0.0000442308],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036483936,0.000017214605,8.639342e-7,0.0010987364,0.000073776486,6.7938134e-7,0.0005673946,0.9045282,0.05466091,0.000087743574,0.026733087,0.012194914],"study_design_scores_gemma":[0.00035661831,0.000026120051,0.0000029133078,0.00010127569,0.000063920386,0.0000021893484,0.000020646225,0.94764125,0.042105336,0.0016034076,0.0076366113,0.00043969392],"about_ca_topic_score_codex":0.000007954187,"about_ca_topic_score_gemma":0.0000014961167,"teacher_disagreement_score":0.63401866,"about_ca_system_score_codex":0.00009405749,"about_ca_system_score_gemma":0.000099900826,"threshold_uncertainty_score":0.9998831},"labels":[],"label_agreement":null},{"id":"W4242662238","doi":"10.1145/775978.775982","title":"Synthesizing optimal filters for crosstalk-cancellation for high-speed buses","year":2003,"lang":"en","type":"article","venue":"Proceedings of the 40th conference on Design automation - DAC '03","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Crosstalk; Computer science; Electronic engineering; Performance metric; Bandwidth (computing); Computer engineering; Algorithm; Telecommunications; Engineering","score_opus":0.03750193132595382,"score_gpt":0.2432354044454743,"score_spread":0.2057334731195205,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4242662238","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.64208597,0.00009145059,0.34677154,0.0003620228,0.001228975,0.0045786756,0.00008906222,0.001043368,0.0037489224],"genre_scores_gemma":[0.94503003,0.000027989017,0.054152295,0.00004199445,0.00006739515,0.00031209213,0.000008028606,0.00007932944,0.00028083846],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982435,0.000015273918,0.00056083227,0.0003528921,0.00036925566,0.000458211],"domain_scores_gemma":[0.99856037,0.0003198674,0.0003361049,0.00020390189,0.000503793,0.00007593704],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00072314497,0.000350927,0.00037351667,0.00021059887,0.0002605812,0.00022316264,0.00045113228,0.00016969207,0.000054881973],"category_scores_gemma":[0.00048882107,0.0003006125,0.00012783824,0.00033093742,0.00009625256,0.0007369886,0.000020612408,0.00013924317,0.000019611296],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00043668985,0.00013468899,0.00034624874,0.0015963555,0.00022882827,2.0284075e-7,0.00271092,0.1470414,0.7522182,0.076236635,0.013498708,0.005551148],"study_design_scores_gemma":[0.0008563832,0.00021588213,0.0005183228,0.00030889007,0.000060809012,0.0000025344402,0.00014737064,0.37417394,0.61993396,0.002721911,0.00070560275,0.00035435782],"about_ca_topic_score_codex":0.0000034230704,"about_ca_topic_score_gemma":4.8839865e-7,"teacher_disagreement_score":0.30294403,"about_ca_system_score_codex":0.00018963095,"about_ca_system_score_gemma":0.00009891439,"threshold_uncertainty_score":0.9999446},"labels":[],"label_agreement":null},{"id":"W4243911862","doi":"10.32920/ryerson.14645664","title":"On-chip interconnects modeling and timing driven buffer insertion","year":2021,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Interconnection; Very-large-scale integration; Electronic engineering; RLC circuit; Chip; Computer science; Spice; Electronic circuit; Equivalent circuit; Overhead (engineering); Representation (politics); Topology (electrical circuits); Electrical engineering; Engineering; Voltage; Telecommunications; Capacitor","score_opus":0.0245830528316695,"score_gpt":0.22162953724909218,"score_spread":0.19704648441742267,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4243911862","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8409648,0.0003249351,0.15290731,0.000042617907,0.0010682502,0.0002169254,0.0000025769702,0.00054282433,0.0039297636],"genre_scores_gemma":[0.9938352,0.0002895242,0.0053428602,0.00011508206,0.00013679081,0.000046763056,0.000044552846,0.00009379261,0.000095394535],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869496,0.00002889748,0.00032421388,0.00045385025,0.00019354545,0.0003045446],"domain_scores_gemma":[0.9992902,0.00006180653,0.0000306783,0.00046159065,0.000055586414,0.00010011604],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013147174,0.00037761097,0.00036638632,0.0002276476,0.000053927473,0.0001970363,0.00019413659,0.0003385958,0.00013522156],"category_scores_gemma":[0.00003444792,0.00037548368,0.000082307706,0.00008565565,0.000015531166,0.00020550063,0.0003156888,0.0007725673,0.00005054075],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007567051,0.00001449795,0.00008452289,0.00039139795,0.00009334051,0.000015904181,0.0010132821,0.99110854,0.0046306076,0.000220781,0.00019045276,0.0022291248],"study_design_scores_gemma":[0.00020740117,0.000023658857,0.00014463492,0.0006892974,0.000030466586,0.000007100667,0.00012223539,0.99265283,0.005246086,0.00041422376,0.000020060026,0.00044200732],"about_ca_topic_score_codex":0.00005039889,"about_ca_topic_score_gemma":0.000041665866,"teacher_disagreement_score":0.15287045,"about_ca_system_score_codex":0.00015705328,"about_ca_system_score_gemma":0.000034922057,"threshold_uncertainty_score":0.9998697},"labels":[],"label_agreement":null},{"id":"W4244098749","doi":"10.1109/lpe.2002.146707","title":"Low-leakage asymmetric-cell SRAM","year":2002,"lang":"en","type":"article","venue":"Proceedings of the International Symposium on Low Power Electronics and Design","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Static random-access memory; Leakage power; Computer science; Sense amplifier; Electronic engineering; Degradation (telecommunications); Latency (audio); Electrical engineering; Transistor; Engineering; Computer hardware; Semiconductor memory; Telecommunications; Voltage","score_opus":0.005851134855913083,"score_gpt":0.1771995846321021,"score_spread":0.17134844977618902,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244098749","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.81751525,0.002366478,0.0031287847,0.0016418502,0.001991581,0.0010418923,0.000020554404,0.00045648208,0.1718371],"genre_scores_gemma":[0.9970085,0.0009289591,0.00052160694,0.00021536788,0.000093035655,0.00003132531,0.0000010300425,0.00006091856,0.0011392689],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9983374,0.0000061252786,0.00035036085,0.00029865757,0.0005762491,0.00043120637],"domain_scores_gemma":[0.99937034,0.00008701627,0.0001285202,0.00014526486,0.00018202317,0.00008683956],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029886514,0.00028215238,0.00022196886,0.00019824484,0.00009425542,0.00014158465,0.0007391613,0.00012271287,0.000080630256],"category_scores_gemma":[0.000034407967,0.00022649113,0.00010917291,0.00037938563,0.000054395456,0.0003241599,0.00008141629,0.00036935785,0.000056349323],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00019929194,0.0008361601,0.0010344583,0.00031817734,0.00042570324,0.0000045301294,0.0012461513,0.01568836,0.8784102,0.024092477,0.07375595,0.003988522],"study_design_scores_gemma":[0.0009155713,0.00048136082,0.00017497966,0.00013043317,0.00003351319,0.000024544312,0.000026553074,0.11474669,0.87071544,0.000782388,0.011524519,0.00044402233],"about_ca_topic_score_codex":0.0000020470775,"about_ca_topic_score_gemma":2.2479267e-7,"teacher_disagreement_score":0.17949322,"about_ca_system_score_codex":0.00023279166,"about_ca_system_score_gemma":0.000014750055,"threshold_uncertainty_score":0.923604},"labels":[],"label_agreement":null},{"id":"W4244554494","doi":"10.1109/lpe.2000.155277","title":"High-level power estimation with interconnect effects","year":2000,"lang":"en","type":"article","venue":"ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Interconnection; Benchmark (surveying); Spice; Power (physics); Computer science; Electronic engineering; Electronic circuit; Estimation; Engineering; Electrical engineering; Telecommunications","score_opus":0.0036551731195014077,"score_gpt":0.1818866535790113,"score_spread":0.17823148045950987,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244554494","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9782597,0.00021496206,0.0031261975,0.0006279731,0.0010744737,0.0011297278,0.000037163463,0.00035546868,0.0151743265],"genre_scores_gemma":[0.98850936,0.0005269948,0.008092547,0.00033770895,0.00015816292,0.0001337131,0.0000145389,0.00015894542,0.0020680197],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9969705,0.000027384276,0.0006452306,0.0006545859,0.00091252086,0.0007898135],"domain_scores_gemma":[0.9986694,0.0001628257,0.00023519115,0.00033523762,0.00042977292,0.00016759384],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004743113,0.0006739467,0.0005307985,0.000269368,0.00019480994,0.0002761901,0.0009810199,0.00026018752,0.00051288796],"category_scores_gemma":[0.00006171619,0.0005194857,0.0001645628,0.00043220166,0.00015448187,0.0008909366,0.00007749038,0.00046443925,0.00021156695],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0046246108,0.0013671371,0.0013916645,0.0008104405,0.0023626252,0.000027123471,0.0051717837,0.10115145,0.8055253,0.022135591,0.04252472,0.012907565],"study_design_scores_gemma":[0.0068208617,0.0055380682,0.004407187,0.0020846927,0.00029936817,0.0002894263,0.00007135042,0.44399458,0.51682293,0.003912345,0.012988961,0.002770249],"about_ca_topic_score_codex":0.000028666738,"about_ca_topic_score_gemma":0.0000030477602,"teacher_disagreement_score":0.34284312,"about_ca_system_score_codex":0.00073522644,"about_ca_system_score_gemma":0.00013826987,"threshold_uncertainty_score":0.9997257},"labels":[],"label_agreement":null},{"id":"W4244994895","doi":"10.1109/mwsym.1991.147175","title":"Analysis of lossy multiconductor transmission lines using the asymptotic waveform evaluation technique","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Waveform; Lossy compression; Crosstalk; Transmission line; Speedup; Computer science; Nonlinear system; Electronic engineering; Transient analysis; Algorithm; Electric power transmission; Very-large-scale integration; Transient response; Parallel computing; Telecommunications; Electrical engineering; Physics; Engineering; Artificial intelligence; Embedded system","score_opus":0.04421499693841186,"score_gpt":0.2634770192021364,"score_spread":0.21926202226372454,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4244994895","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8053616,0.00039228663,0.19173764,0.000039264694,0.0001231182,0.00058713293,0.0000036379497,0.00020862737,0.0015466461],"genre_scores_gemma":[0.9917709,0.0000734959,0.007973644,0.000012458944,0.000034782995,0.000019849662,0.0000062674294,0.000024414932,0.00008415251],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99894476,0.00003970417,0.00034550735,0.00013522792,0.000348844,0.0001859578],"domain_scores_gemma":[0.9993991,0.000057175483,0.000046137902,0.00033830412,0.00011752882,0.000041744228],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00044723353,0.00015255267,0.00023318607,0.00035283327,0.00006288911,0.000019141713,0.00016934419,0.00009610172,0.0012050578],"category_scores_gemma":[0.000019293106,0.00009657045,0.00012954144,0.0010820192,0.000038216782,0.00023432758,0.000010157607,0.000113897455,0.0000114687655],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000003847224,0.000052590716,0.0009791852,0.00008041657,0.000545163,7.494526e-7,0.0011919483,0.5157643,0.45740533,0.000027856282,0.0001006877,0.023847936],"study_design_scores_gemma":[0.00014562548,0.000014805002,0.00064709806,0.000022081504,0.0006314888,0.0000018325557,0.000043996417,0.8214295,0.17683265,0.000010393997,0.00010779747,0.000112728034],"about_ca_topic_score_codex":0.0000315758,"about_ca_topic_score_gemma":0.000008752646,"teacher_disagreement_score":0.30566522,"about_ca_system_score_codex":0.000106590254,"about_ca_system_score_gemma":0.00001028727,"threshold_uncertainty_score":0.999708},"labels":[],"label_agreement":null},{"id":"W4245161178","doi":"10.1109/lpe.2005.195521","title":"Power grid voltage integrity verification","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage drop; Grid; Computer science; Power network design; Voltage; Upper and lower bounds; Power (physics); Power grid; Electrical engineering; Electronic engineering; Engineering; Mathematics","score_opus":0.008528229861811188,"score_gpt":0.20572711307307148,"score_spread":0.1971988832112603,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245161178","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6702573,0.00027060113,0.09199741,0.00033749017,0.0017233336,0.00028467338,0.000010281098,0.002179582,0.23293935],"genre_scores_gemma":[0.994624,0.000040278832,0.0036493836,0.00011392344,0.00022089003,0.000013680116,0.000009170863,0.000027004113,0.0013016544],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9993627,0.000005997778,0.00016688982,0.00012887955,0.00012752712,0.0002080038],"domain_scores_gemma":[0.9995948,0.000015123282,0.000012169497,0.0002885337,0.000028556884,0.000060797065],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00012529855,0.00012175135,0.000096026146,0.0000717715,0.00003260835,0.000030845596,0.00015143998,0.000081763086,0.0014326349],"category_scores_gemma":[0.000010896676,0.00010910233,0.00003376363,0.00014897554,0.000017945273,0.0003781788,0.000012761543,0.00021129411,0.0024408398],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000036444024,0.00024500795,0.005871484,0.00013300669,0.00014733341,0.0000110557,0.002259728,0.025779074,0.25102365,0.01863896,0.6200487,0.07580557],"study_design_scores_gemma":[0.00045981025,0.00004636504,0.017668812,0.000017462524,0.000010272603,0.000008616255,0.00008826385,0.0873543,0.17621528,0.00007086547,0.7175562,0.00050379796],"about_ca_topic_score_codex":0.000007182116,"about_ca_topic_score_gemma":0.00000958249,"teacher_disagreement_score":0.32436672,"about_ca_system_score_codex":0.00010395778,"about_ca_system_score_gemma":0.00001014467,"threshold_uncertainty_score":0.9994802},"labels":[],"label_agreement":null},{"id":"W4245423401","doi":"10.1145/764851.764854","title":"A globally asynchronous locally dynamic system for ASICs and SoCs","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Asynchronous communication; Computer science; Asynchronous system; FIFO (computing and electronics); Asynchronous circuit; Synchronous circuit; Modular design; Dynamic voltage scaling; Embedded system; Dynamic demand; Electronic engineering; Computer hardware; Computer architecture; Clock signal; Power (physics); Energy consumption; Electrical engineering; Engineering; Jitter; Computer network; Telecommunications","score_opus":0.003596412078479141,"score_gpt":0.18219632106685935,"score_spread":0.1785999089883802,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245423401","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.095601335,0.0013163869,0.87021065,0.000025831163,0.00079916586,0.0006802015,0.000016934351,0.0010616125,0.03028788],"genre_scores_gemma":[0.9786806,0.0000566083,0.020876518,0.000040895004,0.000026452477,0.000047059446,0.000004086208,0.0000498306,0.00021792538],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991155,0.000011727908,0.0002121097,0.0001819203,0.00013053957,0.000348176],"domain_scores_gemma":[0.9995927,0.000041904983,0.000019511202,0.00020938806,0.000043900345,0.000092576025],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018610673,0.0001879838,0.00019796808,0.000049428683,0.00006474823,0.00006618714,0.00011920269,0.000109476314,0.000016453047],"category_scores_gemma":[0.000013762378,0.00017418449,0.0000416356,0.00012217829,0.00002672742,0.0001479924,0.000012766219,0.000075903714,0.00006218228],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00017402842,0.00032323,0.0054272492,0.013000199,0.001576798,0.00016334922,0.002086466,0.23271489,0.03317365,0.56487924,0.03122001,0.11526086],"study_design_scores_gemma":[0.0026058445,0.00032871746,0.0008651817,0.00017610165,0.00009873213,0.00021547278,0.00047280977,0.9659965,0.008944182,0.0005968818,0.018672807,0.0010267389],"about_ca_topic_score_codex":0.000004198098,"about_ca_topic_score_gemma":0.00002569098,"teacher_disagreement_score":0.8830793,"about_ca_system_score_codex":0.0002424143,"about_ca_system_score_gemma":0.00004536728,"threshold_uncertainty_score":0.7103037},"labels":[],"label_agreement":null},{"id":"W4245609290","doi":"10.1145/503057.503061","title":"EVE","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Event (particle physics); Field-programmable gate array; Sequential logic; Place and route; Virtex; Path (computing); Electronic circuit; Digital electronics; Critical path method; Set (abstract data type); State (computer science); Computer architecture; Parallel computing; Computer engineering; Embedded system; Logic gate; Algorithm; Operating system; Electrical engineering; Programming language","score_opus":0.009885290058083305,"score_gpt":0.1423976917761767,"score_spread":0.1325124017180934,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4245609290","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17517683,0.0004540607,0.0061734216,0.00009850533,0.00046965622,0.00008217384,6.777125e-7,0.0014027852,0.8161419],"genre_scores_gemma":[0.992698,0.000058463716,0.000914243,0.00008850618,0.0000672455,0.000005507166,4.1772924e-7,0.000018385153,0.006149236],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999646,0.0000022538989,0.000071719456,0.000058127553,0.00007077616,0.00015111538],"domain_scores_gemma":[0.99980336,0.000009335553,0.0000030662347,0.00013972078,0.000006754363,0.00003777516],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000024283354,0.00006562177,0.000055409,0.00003841085,0.000015943508,0.000013028854,0.00007600276,0.000031438787,0.0037045006],"category_scores_gemma":[0.0000024955095,0.000057322224,0.000017810067,0.00010088501,0.0000075175726,0.000121074154,0.000006718095,0.00005749012,0.0049408507],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013204001,0.000036899433,0.002383508,0.0000587271,0.000055903125,0.00002223671,0.000734364,0.011375116,0.010497616,0.002547262,0.9442404,0.028046684],"study_design_scores_gemma":[0.00047132713,0.000030374365,0.0030602622,0.000013659237,0.000009773991,0.000015992338,0.000026164606,0.7288232,0.031894132,0.00012876555,0.23506744,0.0004588863],"about_ca_topic_score_codex":0.0000013561188,"about_ca_topic_score_gemma":8.950194e-7,"teacher_disagreement_score":0.81752115,"about_ca_system_score_codex":0.000021544884,"about_ca_system_score_gemma":7.2084885e-7,"threshold_uncertainty_score":0.9972063},"labels":[],"label_agreement":null},{"id":"W4246328688","doi":"10.11159/eee17.112","title":"Power Systems Analysis Software for Fast Process Automation","year":2017,"lang":"en","type":"article","venue":"Proceedings of the World Congress on Electrical Engineering and Computer Systems and Science","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Computer science; Automation; Process automation system; Process (computing); Software; Software engineering; Operating system; Engineering","score_opus":0.005869486508510919,"score_gpt":0.2097949976530959,"score_spread":0.203925511144585,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246328688","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95168054,0.0006505368,0.04307351,0.000057888235,0.0030690462,0.0007870916,0.000008818589,0.00037552716,0.00029701524],"genre_scores_gemma":[0.9991947,0.000010232026,0.00050825754,0.0000046537148,0.00007685602,0.00005987849,2.0651028e-7,0.000015711088,0.0001295405],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.998787,0.0000019622944,0.00025990113,0.0002931864,0.00033299232,0.00032498947],"domain_scores_gemma":[0.99924684,0.000055396893,0.00014179757,0.0001859742,0.00026661908,0.00010339611],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00039588712,0.00018508342,0.00033059402,0.0004001964,0.00039155784,0.000711085,0.00060435786,0.000045908982,1.9907789e-7],"category_scores_gemma":[0.00006635458,0.00013328537,0.00004898468,0.0008505764,0.00011376069,0.00045443283,0.00006720202,0.0001307936,2.8902485e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047734247,0.00007874198,0.028805165,0.0035821972,0.0006886278,0.000001681847,0.00080538803,0.9055236,0.0070782383,0.042826153,0.0016562088,0.00890626],"study_design_scores_gemma":[0.00017998442,0.00006398403,0.009243215,0.00024104133,0.00004486804,0.0000071930162,0.000007521551,0.9881916,0.0015984924,0.000008255285,0.00023695742,0.00017689429],"about_ca_topic_score_codex":0.0000060225198,"about_ca_topic_score_gemma":4.3265737e-7,"teacher_disagreement_score":0.08266799,"about_ca_system_score_codex":0.000046828307,"about_ca_system_score_gemma":0.000017926692,"threshold_uncertainty_score":0.6857009},"labels":[],"label_agreement":null},{"id":"W4246911015","doi":"10.1109/iccad.2005.1560102","title":"Noise margin analysis for dynamic logic circuits","year":2005,"lang":"en","type":"article","venue":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Domino logic; Noise margin; Computer science; Electronic circuit; Robustness (evolution); Noise (video); Electronic engineering; Logic gate; Noise immunity; Waveform; Logic synthesis; Logic family; Algorithm; Engineering; Electrical engineering; Transistor; Artificial intelligence; Telecommunications; Voltage","score_opus":0.05005760672455839,"score_gpt":0.2832840359013022,"score_spread":0.2332264291767438,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4246911015","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.020408418,0.00022127057,0.9690451,0.001732702,0.0031772975,0.0012067482,0.00025202511,0.0010150638,0.0029413458],"genre_scores_gemma":[0.9216428,0.00044895665,0.072201096,0.00087871915,0.001314069,0.0003178535,0.0003052634,0.00016620716,0.0027250675],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99485946,0.0001610064,0.0012594917,0.0011725603,0.0010701632,0.0014772918],"domain_scores_gemma":[0.9968488,0.0005982507,0.00032809778,0.0012746237,0.00046114565,0.00048903434],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00094702723,0.00097172696,0.0009853095,0.0016801191,0.00022540872,0.00049291854,0.002396038,0.00042717258,0.0015233498],"category_scores_gemma":[0.00007188772,0.0010119193,0.0005529924,0.0005892391,0.0001347616,0.0009115024,0.00013811383,0.0006617669,0.0013066467],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018443546,0.00043786786,0.00032518932,0.0000870712,0.0022629222,0.000055820794,0.0002625153,0.90918076,0.015027458,0.006348709,0.030693185,0.03513409],"study_design_scores_gemma":[0.0018176571,0.00022625756,0.0016537493,0.00013498159,0.000257504,0.000031324947,0.000018893728,0.9702714,0.0064686392,0.0015842187,0.016364587,0.0011707623],"about_ca_topic_score_codex":0.000020230862,"about_ca_topic_score_gemma":0.00018397569,"teacher_disagreement_score":0.9012343,"about_ca_system_score_codex":0.001212108,"about_ca_system_score_gemma":0.00025270865,"threshold_uncertainty_score":0.99947095},"labels":[],"label_agreement":null},{"id":"W4247520101","doi":"10.1109/iccad.2005.1560178","title":"Statistical timing analysis with two-sided constraints","year":2005,"lang":"en","type":"article","venue":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":19,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Static timing analysis; Computer science; Process (computing); Simple (philosophy); Upper and lower bounds; Algorithm; Statistical analysis; Mathematics; Statistics; Embedded system","score_opus":0.04595261314727286,"score_gpt":0.2850933295440969,"score_spread":0.23914071639682402,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247520101","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.027170613,0.000054029926,0.9605548,0.00080674177,0.0013908219,0.0006363197,0.00020289373,0.00086485787,0.008318957],"genre_scores_gemma":[0.81095237,0.00010049649,0.18639451,0.00049526914,0.0009672092,0.000083697916,0.00018010601,0.000115902105,0.0007104378],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99475527,0.00021997525,0.0011623298,0.0010772877,0.0013998238,0.0013852901],"domain_scores_gemma":[0.9967702,0.00086437224,0.0002823217,0.0010693964,0.0004001457,0.00061357085],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00080555724,0.0009305945,0.00095552753,0.0012752382,0.00020927924,0.0005501811,0.0016593261,0.00026996594,0.0046771984],"category_scores_gemma":[0.000076698685,0.0008893316,0.00023506301,0.00052437803,0.000378339,0.0008532489,0.0001253944,0.0008628142,0.0014027555],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038662463,0.00042283523,0.00078602205,0.000046786285,0.0032729097,0.00033530954,0.0004284392,0.90698993,0.0059247008,0.016528558,0.0275887,0.037289202],"study_design_scores_gemma":[0.0024950854,0.00026815393,0.001381569,0.00024767814,0.0003148161,0.000113432674,0.00004274839,0.97885287,0.009805169,0.00056990515,0.0046580685,0.001250534],"about_ca_topic_score_codex":0.000038846552,"about_ca_topic_score_gemma":0.0002005611,"teacher_disagreement_score":0.78378177,"about_ca_system_score_codex":0.00080426777,"about_ca_system_score_gemma":0.00036316106,"threshold_uncertainty_score":0.99937475},"labels":[],"label_agreement":null},{"id":"W4247631688","doi":"10.1109/aspdac.2005.1466116","title":"Leakage power: trends, analysis and avoidance","year":2005,"lang":"en","type":"article","venue":"Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Subthreshold conduction; Leakage power; Electronic engineering; Transistor; Electrical engineering; Scaling; Computer science; Circuit design; Voltage; Engineering; Mathematics","score_opus":0.009213849121891968,"score_gpt":0.19374001573804053,"score_spread":0.18452616661614857,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247631688","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.87791514,0.0018317363,0.043427724,0.0013732358,0.00042420757,0.0012506063,0.00011273484,0.0015353701,0.07212925],"genre_scores_gemma":[0.98920757,0.00025204738,0.0072116363,0.000028462875,0.000077165314,0.000047557416,0.000006776852,0.00004876929,0.003120021],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99771124,0.000032926306,0.0006728365,0.0004682564,0.0005001864,0.0006145606],"domain_scores_gemma":[0.99895376,0.00006174807,0.00031329232,0.0002739454,0.00018378551,0.00021345963],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00079648814,0.00045160414,0.00061540795,0.00074995356,0.00024226907,0.00027097846,0.0004056697,0.00023202399,0.00026129145],"category_scores_gemma":[0.000047446236,0.00036944525,0.00014943497,0.0009520361,0.00021550602,0.0008379363,0.000068859066,0.0003229662,0.000045779496],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0006930733,0.001143105,0.17632034,0.0029119977,0.009941282,0.00001275776,0.115120314,0.033764604,0.27498212,0.034888376,0.14803839,0.20218365],"study_design_scores_gemma":[0.0022799752,0.0001890109,0.10988903,0.00037356577,0.001526046,0.000044922825,0.00562497,0.80937564,0.05602143,0.00061685144,0.012227046,0.0018315259],"about_ca_topic_score_codex":0.0000035838914,"about_ca_topic_score_gemma":0.0000056240824,"teacher_disagreement_score":0.77561104,"about_ca_system_score_codex":0.00008108628,"about_ca_system_score_gemma":0.000049327737,"threshold_uncertainty_score":0.9998757},"labels":[],"label_agreement":null},{"id":"W4247881338","doi":"10.1109/dac.2002.1012673","title":"Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique","year":2002,"lang":"en","type":"article","venue":"Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":80,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph; University of Waterloo","funders":"","keywords":"Subthreshold conduction; Leakage (economics); Very-large-scale integration; Computer science; Dynamic demand; Transistor; Cluster analysis; Standby power; Electronic engineering; Electronic circuit; Dissipation; Low-power electronics; Reduction (mathematics); Logic gate; Embedded system; Power (physics); Engineering; Electrical engineering; Voltage; Mathematics","score_opus":0.03265597306133072,"score_gpt":0.24502342697642224,"score_spread":0.21236745391509151,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4247881338","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.75610745,0.00007456077,0.23624052,0.000032690128,0.0007030245,0.0017407862,0.000009029071,0.0040292367,0.0010627361],"genre_scores_gemma":[0.9613323,0.00013961017,0.037856534,0.000024048886,0.00006204971,0.0003018513,0.000009251536,0.0001565857,0.000117760566],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967023,0.00007084108,0.00094787206,0.00082467764,0.00053334626,0.0009209686],"domain_scores_gemma":[0.9986127,0.000046930476,0.00028389873,0.00031986227,0.00046670483,0.0002699029],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008822499,0.00067800935,0.00056990335,0.001033387,0.0002678552,0.00045959078,0.00040860896,0.0004484116,0.00025365845],"category_scores_gemma":[0.000099950434,0.00077102816,0.000058797108,0.0011540331,0.00015284572,0.0017822013,0.000053399905,0.00047787296,0.00021193619],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012021486,0.00012677956,0.00006413671,0.0003873738,0.000028438151,0.000011382932,0.003403399,0.14393474,0.8492364,0.00004360372,0.0004759671,0.0022757289],"study_design_scores_gemma":[0.0006953528,0.00015860122,0.00082273537,0.0005388079,0.000033990695,0.00023098585,0.00023329504,0.9582103,0.038179617,0.000029175297,0.000026324497,0.00084084],"about_ca_topic_score_codex":0.000021645461,"about_ca_topic_score_gemma":0.0000035821606,"teacher_disagreement_score":0.8142755,"about_ca_system_score_codex":0.0007966422,"about_ca_system_score_gemma":0.00006864708,"threshold_uncertainty_score":0.99947405},"labels":[],"label_agreement":null},{"id":"W4248235061","doi":"10.1007/978-1-4419-0739-4_7","title":"Conclusions and FutureWork","year":2010,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science","score_opus":0.003863319667848339,"score_gpt":0.15653002756665532,"score_spread":0.15266670789880699,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4248235061","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00018115231,0.0012791535,0.0014135554,0.000063678635,0.0016499434,0.00019538862,0.000016934857,0.0006373254,0.99456286],"genre_scores_gemma":[0.018879034,0.0021843733,0.0065237484,0.00027375302,0.0013146938,0.000013267561,0.00003847741,0.0002676771,0.970505],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992658,0.0000015020582,0.0001857623,0.00019763551,0.00014678777,0.00020253197],"domain_scores_gemma":[0.99943495,0.00004025532,0.000023521778,0.000354053,0.000025408228,0.00012179357],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000056678684,0.00031603116,0.0002804072,0.000113996386,0.0000864486,0.00003535305,0.0001477813,0.0006437297,0.0029951055],"category_scores_gemma":[0.000002946034,0.00027535073,0.00005503161,0.000016474547,0.00007246297,0.00007580493,0.00008436826,0.00080377946,0.00068264955],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000168055,0.000015865848,0.000049016624,0.00058649975,0.0006079085,0.00015572793,0.0009590913,0.00039798254,0.011062698,0.7076996,0.2220557,0.056393117],"study_design_scores_gemma":[0.00013801678,0.000019504183,0.000019001143,0.000073381576,0.000037867052,0.000021335247,0.0000033346946,0.00039082966,0.00071773754,0.0036657455,0.994467,0.00044623564],"about_ca_topic_score_codex":0.000001839854,"about_ca_topic_score_gemma":0.000019621215,"teacher_disagreement_score":0.7724113,"about_ca_system_score_codex":0.000028122628,"about_ca_system_score_gemma":0.00001722383,"threshold_uncertainty_score":0.99996984},"labels":[],"label_agreement":null},{"id":"W4248321621","doi":"10.1017/cbo9781316162651.001","title":"Preface","year":2015,"lang":"en","type":"book-chapter","venue":"Cambridge University Press eBooks","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Computer science","score_opus":0.025720919122851304,"score_gpt":0.1792721261885046,"score_spread":0.1535512070656533,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4248321621","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00015859609,0.00062311266,0.0009658695,0.0000029851544,0.0007446603,0.00040008253,0.00021539458,0.000990338,0.99589896],"genre_scores_gemma":[0.0024826466,0.0001680216,0.00017795194,0.000013104874,0.00020108519,9.3120275e-7,0.000051352636,0.00014583471,0.99675906],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9986554,0.000014295541,0.00019225657,0.00039046895,0.00035744123,0.00039015163],"domain_scores_gemma":[0.9987439,0.000027256492,0.000079257174,0.00072615535,0.00014592994,0.00027749024],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00009755663,0.00051200105,0.00045000928,0.00022760048,0.000084916544,0.00004089406,0.00063077867,0.0005139099,0.000014303968],"category_scores_gemma":[0.0000036584522,0.00062998675,0.00015368668,0.000010559716,0.00013805524,0.00017249821,0.00021789853,0.00063316483,0.00023303418],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000043370714,0.000005071371,0.0000010893272,0.00024497928,0.0002871392,0.00033837484,0.0000922367,0.00090606435,0.0001475245,0.41489348,0.58149713,0.001543564],"study_design_scores_gemma":[0.00050789706,0.000038068752,0.000003517884,0.00013522856,0.00015509673,0.000015472848,0.000010059281,0.0011827326,0.000688816,0.0000063247153,0.9965773,0.0006794894],"about_ca_topic_score_codex":0.000021269623,"about_ca_topic_score_gemma":0.0000010941053,"teacher_disagreement_score":0.4150802,"about_ca_system_score_codex":0.0005205258,"about_ca_system_score_gemma":0.000095455034,"threshold_uncertainty_score":0.99961513},"labels":[],"label_agreement":null},{"id":"W4248548556","doi":"10.1109/iccad.2005.1560094","title":"Incremental partitioning-based vectorless power grid verification","year":2005,"lang":"en","type":"article","venue":"ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":16,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Computer science; Grid; Solver; Power grid; Set (abstract data type); Constraint (computer-aided design); Power (physics); Distributed computing; Parallel computing; Computer engineering; Engineering; Programming language","score_opus":0.042059028382820135,"score_gpt":0.26454802935894045,"score_spread":0.22248900097612032,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4248548556","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14289084,0.00019325879,0.82857937,0.0031544978,0.011243846,0.0015337294,0.00027321454,0.0021643692,0.009966869],"genre_scores_gemma":[0.96642566,0.00012030748,0.029699756,0.0008985437,0.0018701387,0.00019971783,0.00025583195,0.00013593168,0.0003941058],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99563295,0.00019314839,0.0010396226,0.00087633415,0.0011900128,0.001067931],"domain_scores_gemma":[0.99768776,0.00027073958,0.000279892,0.0010263992,0.0003321493,0.000403086],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0007425012,0.0007606363,0.00052714586,0.0006867461,0.00024544878,0.00048927363,0.0016118381,0.00030978926,0.0026319374],"category_scores_gemma":[0.000044657292,0.0008308267,0.00020720593,0.00024583674,0.00015217102,0.0010404818,0.000092662136,0.00067380146,0.0025058],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000539991,0.0010075778,0.0006788292,0.000087980836,0.00056900416,0.00008395518,0.00045690077,0.7369811,0.07416996,0.010700608,0.16091998,0.0138041],"study_design_scores_gemma":[0.0023183522,0.00030803285,0.0024245556,0.0003286773,0.000042567823,0.000034001238,0.000027812357,0.824714,0.11959786,0.0003353768,0.048651215,0.0012175423],"about_ca_topic_score_codex":0.00002948861,"about_ca_topic_score_gemma":0.000080191225,"teacher_disagreement_score":0.82353485,"about_ca_system_score_codex":0.0011927501,"about_ca_system_score_gemma":0.00030067225,"threshold_uncertainty_score":0.99941427},"labels":[],"label_agreement":null},{"id":"W4249019786","doi":"10.1109/lpe.1999.799422","title":"Power minimization of high-performance submicron CMOS circuits using a dual-V/sub dd/ dual-V/sub th/ (DVDV) approach","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Dual (grammatical number); Voltage; Minification; Electronic circuit; Node (physics); Low-power electronics; Leakage power; Logic gate; Power (physics); Electronic engineering; Set (abstract data type); Computer science; Threshold voltage; Logic synthesis; Electrical engineering; Engineering; Power consumption; Transistor; Physics","score_opus":0.011715190613674365,"score_gpt":0.1885167240433567,"score_spread":0.17680153342968233,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249019786","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9375951,0.00035020607,0.043148093,0.000009767123,0.0008738665,0.00066300743,0.000015320846,0.000531181,0.016813409],"genre_scores_gemma":[0.99091244,0.00021183341,0.008218826,0.000058918493,0.00008980417,0.000042997082,0.000039595994,0.00018613589,0.00023945257],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9969765,0.00009086399,0.00087309134,0.0005642469,0.00059483264,0.00090046664],"domain_scores_gemma":[0.9985851,0.00006592688,0.00018182244,0.00078464736,0.00019842593,0.00018405773],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00047156206,0.00059357705,0.00063990144,0.00047619827,0.00017099992,0.00007844909,0.00025443462,0.0003464564,0.00020898737],"category_scores_gemma":[0.00004891514,0.00058789697,0.00011968213,0.0011564258,0.0001283784,0.0009590821,0.000054215812,0.0003660097,0.0001188595],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034079087,0.00032536744,0.0033515522,0.0008176817,0.00025504825,0.000017928327,0.0017310684,0.34751087,0.638843,0.0020686605,0.0027860967,0.0022586249],"study_design_scores_gemma":[0.0015517713,0.00013461127,0.0052357144,0.00012520728,0.00008324089,0.0001426856,0.00018038049,0.1432617,0.84744006,0.00004109141,0.0007851409,0.001018392],"about_ca_topic_score_codex":0.000019417666,"about_ca_topic_score_gemma":0.0000028399954,"teacher_disagreement_score":0.20859705,"about_ca_system_score_codex":0.0002784639,"about_ca_system_score_gemma":0.00012176295,"threshold_uncertainty_score":0.9996573},"labels":[],"label_agreement":null},{"id":"W4249126100","doi":"10.1515/iupac.78.0635","title":"Voltage-Dependent Sodium Channel Blocker","year":2016,"lang":"en","type":"dataset","venue":"IUPAC Standards Online","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Glossary; Chemical nomenclature; Relation (database); Pesticide; Computer science; Management science; Chemistry; Engineering; Data mining; Biology; Ecology; Linguistics","score_opus":0.009064112810218499,"score_gpt":0.30726528802327346,"score_spread":0.29820117521305495,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249126100","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0001964166,0.0016616285,0.0030696194,0.00013224845,0.004944153,0.000524766,0.9885726,0.00076549867,0.00013308592],"genre_scores_gemma":[0.0004499843,0.002635368,0.000056618137,0.00014861714,0.0027142437,0.00007031167,0.99249136,0.00025019064,0.0011832808],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9956894,0.000042228035,0.0007922872,0.00070810143,0.0016667916,0.0011011916],"domain_scores_gemma":[0.9974971,0.00007713661,0.00016883851,0.0015537589,0.00035368738,0.00034951474],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0006202609,0.0010120472,0.0010028138,0.0005276226,0.00014031453,0.00012977778,0.0009892842,0.0008110383,0.0029051371],"category_scores_gemma":[0.00012034093,0.00082809955,0.00024301895,0.0002949604,0.00013117658,0.0002685674,0.00023297948,0.0010380767,0.000093072056],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00006142705,0.000093113726,0.000002791089,0.0003982598,0.00025370697,0.00016982098,0.000026840442,0.0001550058,0.00011809792,0.0000020918387,0.9973066,0.0014122349],"study_design_scores_gemma":[0.0013389752,0.00014492475,0.0000108820705,0.00048313077,0.00016073963,0.00003661367,0.000015175575,0.0005052821,0.000884357,0.000055328754,0.99526626,0.001098327],"about_ca_topic_score_codex":0.000051115025,"about_ca_topic_score_gemma":0.00028831733,"teacher_disagreement_score":0.0039188024,"about_ca_system_score_codex":0.0009714396,"about_ca_system_score_gemma":0.00039573543,"threshold_uncertainty_score":0.999417},"labels":[],"label_agreement":null},{"id":"W4249402702","doi":"10.1145/776044.776047","title":"Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations","year":2003,"lang":"en","type":"article","venue":"Proceedings of the 40th conference on Design automation - DAC '03","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Leakage (economics); Voltage drop; Voltage; Transistor; Threshold voltage; Scaling; Grid; Leakage power; Power grid; Exponential function; Electrical engineering; Drop (telecommunication); Electronic engineering; Materials science; Computer science; Engineering; Power (physics); Physics; Mathematics","score_opus":0.02895228869004934,"score_gpt":0.25536368711177465,"score_spread":0.2264113984217253,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249402702","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6106509,0.000028997216,0.37122157,0.00014360623,0.0010238412,0.0017620297,0.00005312362,0.0008179774,0.014297924],"genre_scores_gemma":[0.976261,0.000008322496,0.023461804,0.000028095397,0.000021307356,0.000101440375,0.000007198891,0.00005996201,0.000050842358],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9976867,0.000035525987,0.0008754225,0.0003384168,0.00069721055,0.00036672273],"domain_scores_gemma":[0.99829066,0.00021481153,0.0005101864,0.00025568524,0.0006213786,0.000107293024],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0008457379,0.00036088293,0.00044234018,0.00029537268,0.0001724773,0.00012450317,0.00042077425,0.0001820931,0.00016323186],"category_scores_gemma":[0.0011180294,0.0003106452,0.00006689989,0.00055508764,0.00013105028,0.00085567887,0.000032037777,0.0003421727,0.00006126906],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000109880835,0.0003785688,0.0012168826,0.0018776095,0.0003041555,0.0000029891569,0.010164575,0.12623128,0.5561505,0.2992754,0.0022193023,0.0020688581],"study_design_scores_gemma":[0.0005785479,0.00018961167,0.0022382315,0.0004039989,0.00007178622,0.000011059769,0.00031817678,0.57443166,0.41146386,0.009915678,0.000021128306,0.0003562502],"about_ca_topic_score_codex":0.000005840256,"about_ca_topic_score_gemma":8.291591e-7,"teacher_disagreement_score":0.4482004,"about_ca_system_score_codex":0.00014108901,"about_ca_system_score_gemma":0.00026146858,"threshold_uncertainty_score":0.99993455},"labels":[],"label_agreement":null},{"id":"W4249931310","doi":"10.1145/505415.505417","title":"Physical design with multiple on-chip voltages","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Very-large-scale integration; Key (lock); Voltage; Computer science; Power (physics); Logic level; CPU core voltage; Physical design; Electronic engineering; Embedded system; Chip; Voltage regulation; Electrical engineering; Voltage optimisation; Circuit design; Engineering; Telecommunications","score_opus":0.017521178723655235,"score_gpt":0.18626509506369235,"score_spread":0.1687439163400371,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4249931310","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7663882,0.00010168637,0.17986362,0.0000928587,0.00028370155,0.0004918751,0.00000438019,0.0020940271,0.050679676],"genre_scores_gemma":[0.99087626,0.000015758902,0.007352321,0.00007812087,0.00014933273,0.000033102402,0.0000011326774,0.000059122263,0.0014348509],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99918413,0.000013160215,0.000099966186,0.00017855123,0.00020359218,0.0003205961],"domain_scores_gemma":[0.99947137,0.00012390918,0.000011055221,0.00028818,0.000017102351,0.000088409826],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.000047603065,0.00020466278,0.00016482998,0.000073812436,0.000051545838,0.000034939254,0.00015086963,0.00004630485,0.000302064],"category_scores_gemma":[0.000010177559,0.00014752746,0.000034265544,0.00018973548,0.00003342674,0.00018319786,0.000009890104,0.00016567162,0.0017556665],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000095236974,0.00057655555,0.0043322416,0.00012605074,0.00026257185,0.00011133286,0.0027650194,0.7642031,0.050857216,0.0013979806,0.14787638,0.02739636],"study_design_scores_gemma":[0.00075822807,0.00030939124,0.0012977421,0.000025451312,0.000013491248,0.000007122967,0.000027489548,0.88312364,0.11067258,0.00003245947,0.0033557117,0.0003766714],"about_ca_topic_score_codex":0.000004481784,"about_ca_topic_score_gemma":0.000003420082,"teacher_disagreement_score":0.2244881,"about_ca_system_score_codex":0.000040239556,"about_ca_system_score_gemma":0.000003352083,"threshold_uncertainty_score":0.9990216},"labels":[],"label_agreement":null},{"id":"W4250380587","doi":"10.1109/aspdac.2006.1594797","title":"TAPHS: thermal-aware unified physical-level and high-level synthesis","year":2006,"lang":"en","type":"article","venue":"Asia and South Pacific Conference on Design Automation, 2006.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Queen's University","funders":"","keywords":"Floorplan; Computer science; Thermal; Physical design; Scheduling (production processes); Integrated circuit design; Power (physics); Electronic engineering; Circuit design; Reliability engineering; Embedded system; Engineering","score_opus":0.02829156382533335,"score_gpt":0.2059645090905348,"score_spread":0.17767294526520144,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250380587","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.76873493,0.00017562228,0.21035849,0.00033014966,0.00038961906,0.0011006164,0.00035940387,0.0017630112,0.016788142],"genre_scores_gemma":[0.996149,0.000046923087,0.0026061416,0.000014525733,0.00011817009,0.00011095738,0.000031672913,0.000066854045,0.00085574255],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99826,0.00011949414,0.0003875548,0.0004437726,0.00033001485,0.00045911784],"domain_scores_gemma":[0.999004,0.00023090588,0.0001035989,0.00040640924,0.00011988237,0.00013518891],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00025865258,0.00044769587,0.0004287625,0.00024777744,0.00022816635,0.00022534764,0.00018934863,0.00018909668,0.00010912307],"category_scores_gemma":[0.000029643625,0.00040841612,0.000050983053,0.00029846176,0.00014805798,0.000349728,0.000023107568,0.00020869783,0.00016278958],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00062465214,0.0015889345,0.018830575,0.0028489933,0.0012818422,0.00024797776,0.058489256,0.09890643,0.17933765,0.21113664,0.059541967,0.3671651],"study_design_scores_gemma":[0.002026955,0.00028230695,0.19311121,0.00048706576,0.0002248338,0.000028530703,0.003113176,0.7513036,0.041208494,0.005433832,0.0005467984,0.0022332089],"about_ca_topic_score_codex":0.00003740452,"about_ca_topic_score_gemma":0.0000049132477,"teacher_disagreement_score":0.65239716,"about_ca_system_score_codex":0.00005469081,"about_ca_system_score_gemma":0.00006791039,"threshold_uncertainty_score":0.99983674},"labels":[],"label_agreement":null},{"id":"W4250699158","doi":"10.1145/505329.505332","title":"Variable-segment &amp; variable-driver parallel regeneration techniques for RLC VLSI interconnects","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Very-large-scale integration; Variable (mathematics); Repeater (horology); Computer science; CMOS; Electronic engineering; RLC circuit; Interconnection; Chip; Electrical engineering; Engineering; Embedded system; Voltage; Telecommunications; Mathematics; Capacitor","score_opus":0.020384678871445388,"score_gpt":0.2121225768259818,"score_spread":0.1917378979545364,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250699158","genre_codex":"methods","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":"methods","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0017926446,0.00020484596,0.96499944,0.00011526869,0.00061573065,0.00080230704,0.000012986196,0.0014383638,0.030018443],"genre_scores_gemma":[0.12409674,0.0002105626,0.8635947,0.00039885202,0.0004363196,0.00063632237,0.000073105955,0.00011776768,0.010435621],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986303,0.000023263181,0.00038172022,0.00031677805,0.00018827736,0.00045966925],"domain_scores_gemma":[0.9992186,0.000080508165,0.000042208598,0.000462249,0.00009528806,0.00010115885],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002491429,0.00029429028,0.00026090315,0.00016767728,0.00010537178,0.00009806957,0.00024320699,0.0001971447,0.0015689834],"category_scores_gemma":[0.000032811924,0.0002745786,0.00006290827,0.0002618379,0.000023213135,0.0005096669,0.00003929634,0.00015409279,0.0002694232],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000407996,0.00021332015,0.00010892936,0.0004357877,0.00027757612,0.0000041044846,0.0008783617,0.10924203,0.21124537,0.07160891,0.59005696,0.015887855],"study_design_scores_gemma":[0.0008934841,0.0001658597,0.000011226302,0.0001040087,0.000056618555,0.000015011892,0.000018626624,0.46088216,0.111009225,0.0018473453,0.42426893,0.0007275045],"about_ca_topic_score_codex":0.000017452676,"about_ca_topic_score_gemma":0.000016616295,"teacher_disagreement_score":0.3516401,"about_ca_system_score_codex":0.0002020436,"about_ca_system_score_gemma":0.000012846117,"threshold_uncertainty_score":0.9999706},"labels":[],"label_agreement":null},{"id":"W4250776205","doi":"10.1109/edac.1990.136649","title":"A new synthesis technique for multilevel combinational circuits","year":2002,"lang":"en","type":"article","venue":"Proceedings of the European Design Automation Conference, 1990., EDAC.","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto; Bell (Canada)","funders":"","keywords":"Computer science; Combinational logic; Function (biology); Simple (philosophy); Electronic circuit; Boolean function; Minification; Cascade; Algorithm; Computer engineering; CMOS; Topology (electrical circuits); Logic gate; Theoretical computer science; Mathematics; Electronic engineering; Engineering; Programming language","score_opus":0.036966696724979584,"score_gpt":0.20798287857340622,"score_spread":0.17101618184842665,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4250776205","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010505973,0.00012057953,0.88804096,0.00041807166,0.0007025336,0.0034378488,0.00005004598,0.0017933716,0.09493062],"genre_scores_gemma":[0.9697156,0.000024702551,0.028580794,0.00003313346,0.00014448557,0.00024498624,0.0000030442059,0.000106134954,0.0011471133],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99823695,0.000046505,0.0006008248,0.0003087467,0.00043371023,0.00037326047],"domain_scores_gemma":[0.99870723,0.00023121701,0.00029156453,0.00020915113,0.00044276717,0.00011805177],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.000937912,0.00032958135,0.000311541,0.00030082467,0.00017419962,0.0001551698,0.0008864885,0.000104781524,0.000224566],"category_scores_gemma":[0.00044738292,0.000286374,0.00013464625,0.00043059982,0.00007471018,0.00049898506,0.000069926544,0.0002042574,0.00011917177],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014897663,0.00023615165,0.00035178676,0.0010765701,0.0002686965,0.0000013662577,0.002703622,0.0028592502,0.5251906,0.02028414,0.21815404,0.22885892],"study_design_scores_gemma":[0.001228954,0.00012620895,0.007224194,0.00067357335,0.0001209457,0.00003238759,0.000069389214,0.5257835,0.4565623,0.0024574804,0.0049061915,0.00081488374],"about_ca_topic_score_codex":0.000002348903,"about_ca_topic_score_gemma":1.576881e-7,"teacher_disagreement_score":0.9592096,"about_ca_system_score_codex":0.00011009457,"about_ca_system_score_gemma":0.000044391083,"threshold_uncertainty_score":0.9999588},"labels":[],"label_agreement":null},{"id":"W4251811355","doi":"10.1109/tcad.2005.852665","title":"Analysis and verification of power grids considering process-induced leakage-current variations","year":2005,"lang":"en","type":"article","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Voltage drop; Monte Carlo method; Threshold voltage; Transistor; Voltage; Grid; Scaling; Electronic engineering; Log-normal distribution; Exponential function; Leakage (economics); Computer science; Logarithm; Electrical engineering; Mathematics; Engineering; Statistics","score_opus":0.024773133409839262,"score_gpt":0.2322803198118872,"score_spread":0.20750718640204796,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4251811355","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22095181,0.000317793,0.7775555,0.000008284877,0.0005395224,0.0004038653,0.000042609427,0.00014334363,0.00003722664],"genre_scores_gemma":[0.99837625,0.00015932426,0.001310288,0.0000053896524,0.00003798989,0.00006208337,0.0000070450465,0.000032887958,0.000008744406],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982876,0.00011320736,0.000786533,0.00032419257,0.00025955346,0.00022888],"domain_scores_gemma":[0.9989135,0.00019557148,0.00017760873,0.00031002294,0.00029388338,0.00010938129],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00035509848,0.0002886525,0.0005775896,0.0007881751,0.00010989666,0.00007510698,0.00013433621,0.00014448246,0.000016601556],"category_scores_gemma":[0.000005723949,0.0002681639,0.000093406845,0.0009936211,0.000060400806,0.0003226021,9.702565e-7,0.0002671233,0.000004219517],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000018350054,0.00016414595,0.0001117188,0.00031102938,0.00087331067,0.0000012731964,0.0016460812,0.8754627,0.065996245,0.00013052985,0.00003359961,0.055250987],"study_design_scores_gemma":[0.00058490544,0.00024690633,0.0007174351,0.00027291142,0.00036063732,0.000018822846,0.00016784712,0.9255942,0.07168215,0.000009584829,0.000046003443,0.0002986145],"about_ca_topic_score_codex":0.000052489497,"about_ca_topic_score_gemma":0.000009562812,"teacher_disagreement_score":0.77742445,"about_ca_system_score_codex":0.000093333154,"about_ca_system_score_gemma":0.00007419283,"threshold_uncertainty_score":0.99997705},"labels":[],"label_agreement":null},{"id":"W4252278275","doi":"10.1049/el.2011.9022","title":"Interview","year":2011,"lang":"en","type":"article","venue":"Electronics Letters","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Computer science; Electronic circuit; Electrical engineering; Engineering","score_opus":0.015915156949628147,"score_gpt":0.17210208877401717,"score_spread":0.15618693182438903,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252278275","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.901954,0.0061884136,0.064188346,0.0008866394,0.0014152981,0.00034091636,0.000002626709,0.0017394855,0.023284256],"genre_scores_gemma":[0.9964483,0.0003277325,0.0012827764,0.0017018018,0.00008357861,0.000023382434,0.000003506501,0.00005905539,0.00006988928],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9991249,0.000017900938,0.00015313724,0.00013249979,0.000102018275,0.00046957255],"domain_scores_gemma":[0.99965113,0.000008968177,0.000016059495,0.0002629329,0.0000088464485,0.000052080657],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013494988,0.00015096167,0.00012627237,0.00008153969,0.00002908192,0.000015526712,0.00024987324,0.000044334658,0.00025307594],"category_scores_gemma":[0.0000026234445,0.00015118004,0.00005543545,0.00016320149,0.000021902553,0.00017253775,0.00001800974,0.00025155628,0.0005660861],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004138157,0.00014349176,0.0016286797,0.00050349475,0.0007610493,0.0001445821,0.0064499606,0.0034802586,0.4941116,0.010715539,0.3725661,0.10945388],"study_design_scores_gemma":[0.0011352713,0.0003220472,0.0031592394,0.00011911061,0.00009489818,0.00007970486,0.000037964168,0.015123395,0.4305742,0.0007874271,0.5469689,0.0015978438],"about_ca_topic_score_codex":0.0000024871092,"about_ca_topic_score_gemma":0.0000057542607,"teacher_disagreement_score":0.17440279,"about_ca_system_score_codex":0.00013861292,"about_ca_system_score_gemma":0.000011899867,"threshold_uncertainty_score":0.72760797},"labels":[],"label_agreement":null},{"id":"W4252752876","doi":"10.1145/503070.503071","title":"On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Field-programmable gate array; Lookup table; Computer science; Sensitivity (control systems); Block (permutation group theory); Architecture; Computer architecture; Table (database); Logic block; Field (mathematics); Embedded system; Parallel computing; Engineering; Electronic engineering; Operating system; Mathematics","score_opus":0.021997948438908156,"score_gpt":0.22526397445295174,"score_spread":0.2032660260140436,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252752876","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.98817027,0.000083325795,0.004251995,0.00033209508,0.000064512205,0.00029411682,0.000015863205,0.0002980801,0.006489729],"genre_scores_gemma":[0.99735695,0.000015489455,0.0022392068,0.00017460185,0.000025793042,0.000026767113,0.0000010903449,0.00001521859,0.0001449096],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9994776,0.000036451558,0.000119463395,0.00010209017,0.00012064067,0.00014374762],"domain_scores_gemma":[0.9995292,0.00020348048,0.000010927593,0.00019427616,0.00001237897,0.000049737708],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013904899,0.00011212333,0.000114270464,0.000069298185,0.000079565216,0.000021921056,0.00006257956,0.000036228983,0.00025270006],"category_scores_gemma":[0.000026812493,0.0000750424,0.000026811213,0.000097885066,0.000045590874,0.000081557744,0.000056471537,0.00010526745,0.00004367648],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014542112,0.000101703205,0.00024408636,0.000026198471,0.00004843086,0.000009601103,0.0027161173,0.0033250253,0.9392323,0.0049980814,0.018748567,0.03053534],"study_design_scores_gemma":[0.000100904916,0.00012706485,0.0015701937,0.000035346187,0.000005073804,0.00002444617,0.00016624753,0.02240227,0.9743249,0.000032645235,0.0010397763,0.0001711699],"about_ca_topic_score_codex":0.0000149205,"about_ca_topic_score_gemma":0.000007994039,"teacher_disagreement_score":0.035092555,"about_ca_system_score_codex":0.000035191242,"about_ca_system_score_gemma":0.0000018523738,"threshold_uncertainty_score":0.30601403},"labels":[],"label_agreement":null},{"id":"W4252950661","doi":"10.1109/iccad.1990.129976","title":"Analysis of high-speed VLSI interconnects using the asymptotic waveform evaluation technique","year":2002,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Waveform; Crosstalk; Lossy compression; Very-large-scale integration; Interconnection; Computer science; Generalization; Electronic engineering; Algorithm; Mathematics; Artificial intelligence; Telecommunications; Engineering; Embedded system","score_opus":0.02969680884631171,"score_gpt":0.24023164786154133,"score_spread":0.21053483901522962,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4252950661","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89101255,0.00013857555,0.10118759,0.000042953907,0.00022482613,0.0005463958,0.000003603823,0.00026535746,0.0065781837],"genre_scores_gemma":[0.9973947,0.000026389305,0.002368937,0.000029153667,0.000036350877,0.000022429087,0.000007581656,0.000028697503,0.00008576028],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99881613,0.00004834083,0.00036458287,0.00016125375,0.00037375934,0.00023591096],"domain_scores_gemma":[0.9992202,0.000076801436,0.00006309429,0.00047465545,0.00012627355,0.00003895666],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0006122461,0.00017127742,0.0002890434,0.00050924043,0.00005587048,0.000029450386,0.00023830144,0.00009457753,0.0014330038],"category_scores_gemma":[0.00003911715,0.000118558615,0.00012485035,0.001479608,0.000041613068,0.00027652076,0.000032179436,0.0001359354,0.000034229888],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000057325797,0.00005955061,0.0011504405,0.000069596055,0.0015511878,0.0000021484461,0.0014639505,0.87642425,0.10580688,0.0007081344,0.00049425464,0.012263903],"study_design_scores_gemma":[0.00017364847,0.000027538037,0.0011955114,0.000021891856,0.0007207791,0.0000033781384,0.000074558055,0.90743524,0.09009842,0.00006583682,0.00003605291,0.00014716676],"about_ca_topic_score_codex":0.00008660207,"about_ca_topic_score_gemma":0.000047797184,"teacher_disagreement_score":0.106382184,"about_ca_system_score_codex":0.00022994626,"about_ca_system_score_gemma":0.000009613793,"threshold_uncertainty_score":0.99947983},"labels":[],"label_agreement":null},{"id":"W4253235345","doi":"10.22215/etd/2011-09310","title":"Subthreshold CMOS logic design using parallel transistor stacks","year":2011,"lang":"en","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Library and Archives Canada","funders":"","keywords":"Subthreshold conduction; CMOS; Computer science; Electrical engineering; Transistor; Engineering; Voltage","score_opus":0.054950630054306636,"score_gpt":0.24092059980597028,"score_spread":0.18596996975166363,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253235345","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16134696,0.0057096863,0.69393975,0.000008318158,0.00771919,0.0027952814,0.000047600017,0.003628953,0.12480429],"genre_scores_gemma":[0.825221,0.001209619,0.13797984,0.00015205948,0.00061870506,0.0003149172,0.00095048454,0.0010111849,0.03254219],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997849,0.00004212759,0.00059938716,0.00047488222,0.00036332905,0.0006712951],"domain_scores_gemma":[0.99903554,0.00004377119,0.00009812902,0.000555247,0.00010014894,0.00016718489],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00021661447,0.0007147804,0.00063273497,0.00036422783,0.000114554656,0.0000713165,0.00046995215,0.0007394583,0.0014642507],"category_scores_gemma":[0.000008342739,0.0006865138,0.00020218625,0.0002874213,0.000030360128,0.0003526697,0.0000075125868,0.00059041765,0.00039576425],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0017881377,0.0006863474,0.00038612555,0.008113164,0.00289338,0.0005751468,0.02219467,0.69170034,0.17030767,0.0074182306,0.074941695,0.018995112],"study_design_scores_gemma":[0.006658873,0.0011684012,0.0029878127,0.0021306805,0.0026327826,0.000114565875,0.0027345223,0.6611558,0.27923852,0.0053004012,0.02131078,0.014566847],"about_ca_topic_score_codex":0.000089163994,"about_ca_topic_score_gemma":0.00014365117,"teacher_disagreement_score":0.66387403,"about_ca_system_score_codex":0.00022466783,"about_ca_system_score_gemma":0.00014585824,"threshold_uncertainty_score":0.9995586},"labels":[],"label_agreement":null},{"id":"W4253265931","doi":"10.22215/etd/2012-06857","title":"Designing faster CMOS subthreshold circuits using transistor sizing and paralled transistor stacks","year":2012,"lang":"en","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"Subthreshold conduction; CMOS; Transistor; Electrical engineering; Electronic circuit; Physics; Computer science; Electronic engineering; Optoelectronics; Engineering; Voltage","score_opus":0.02238220703057994,"score_gpt":0.22495489031102228,"score_spread":0.20257268328044234,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253265931","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92414963,0.0102123115,0.049059596,0.000007694256,0.002829511,0.0011211258,0.000028134209,0.00095926336,0.011632703],"genre_scores_gemma":[0.99237835,0.00021475893,0.004372477,0.0000343012,0.00033117557,0.000072936884,0.00020712684,0.0003724867,0.0020163853],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9972348,0.000052917763,0.00076056365,0.0005557545,0.00046592945,0.0009300079],"domain_scores_gemma":[0.99899185,0.00008726394,0.0001189621,0.0004093433,0.00009139774,0.0003011985],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00031268393,0.00085575273,0.0008673379,0.00045681233,0.00023374334,0.00014623326,0.00027023276,0.00071768067,0.0003633765],"category_scores_gemma":[0.000009147426,0.000893594,0.00020023316,0.00028126402,0.000044173874,0.00081507885,0.0000071799045,0.00069861364,0.000048031645],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016591744,0.00010799859,0.0011443213,0.005099657,0.000910194,0.00005534553,0.027954847,0.010574695,0.9337622,0.000096159645,0.00090269983,0.019225996],"study_design_scores_gemma":[0.015606938,0.00074064644,0.029284941,0.0076150787,0.007294939,0.0003082091,0.01516268,0.16864404,0.70982546,0.00016034338,0.024175625,0.021181079],"about_ca_topic_score_codex":0.000041276413,"about_ca_topic_score_gemma":0.00023077895,"teacher_disagreement_score":0.22393669,"about_ca_system_score_codex":0.00031123895,"about_ca_system_score_gemma":0.00009117742,"threshold_uncertainty_score":0.9993515},"labels":[],"label_agreement":null},{"id":"W4253922015","doi":"10.22215/etd/2012-10748","title":"Designing faster CMOS sub-threshold circuits utilizing channel length manipulation","year":2012,"lang":"en","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; Library and Archives Canada","funders":"","keywords":"CMOS; Channel (broadcasting); Electronic circuit; Computer science; Electrical engineering; Physics; Engineering; Telecommunications","score_opus":0.031081434775435117,"score_gpt":0.23286717940742857,"score_spread":0.20178574463199345,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4253922015","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7745306,0.0036421134,0.03449945,0.000009678648,0.009829272,0.0017292467,0.000014846073,0.002960485,0.1727843],"genre_scores_gemma":[0.9934264,0.00016354615,0.00038557965,0.000029101699,0.0006940278,0.00013803599,0.00091905746,0.00035167782,0.0038925654],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99738085,0.000028612132,0.0006716417,0.0004734375,0.0005382346,0.0009072379],"domain_scores_gemma":[0.9989858,0.00005319096,0.000147222,0.0005069214,0.00011389166,0.00019292768],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00032233162,0.0007367394,0.0005457213,0.0005508936,0.00016213626,0.00014306823,0.00034319045,0.0007315471,0.0003375919],"category_scores_gemma":[0.000013440432,0.0007768374,0.00016275313,0.00036579915,0.000014696093,0.0010152702,0.000021621001,0.00068958406,0.0008165648],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014258936,0.00031487865,0.0054984083,0.00872838,0.001640975,0.000092268005,0.026659088,0.079802096,0.7631431,0.0027194493,0.019360641,0.091898136],"study_design_scores_gemma":[0.0017926164,0.0001469571,0.035953082,0.0018420215,0.0006684036,0.000045950717,0.0038350557,0.1748629,0.7728523,0.00027519552,0.00265189,0.0050736195],"about_ca_topic_score_codex":0.000015933925,"about_ca_topic_score_gemma":0.00008458486,"teacher_disagreement_score":0.2188958,"about_ca_system_score_codex":0.00025129935,"about_ca_system_score_gemma":0.000041499825,"threshold_uncertainty_score":0.99996144},"labels":[],"label_agreement":null},{"id":"W4254118099","doi":"10.1109/lpe.2000.155270","title":"High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies","year":2000,"lang":"en","type":"article","venue":"ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":44,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Domino logic; Domino; CMOS; Computer science; Dynamic demand; Logic gate; Overhead (engineering); Standby power; Pass transistor logic; Electronic engineering; Dynamic logic (digital electronics); Noise margin; Embedded system; Logic synthesis; Logic family; Power (physics); Transistor; Electrical engineering; Engineering; Voltage","score_opus":0.003904939513841361,"score_gpt":0.19544677931073856,"score_spread":0.1915418397968972,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254118099","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9868658,0.00094679126,0.001115835,0.0019665302,0.0006492804,0.0016891032,0.00010259852,0.00072279206,0.005941254],"genre_scores_gemma":[0.9882703,0.0034230754,0.0055435174,0.00019748254,0.0001111081,0.00016402372,0.0000152326,0.00012502373,0.0021502604],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972313,0.000013695134,0.00065506686,0.00068614876,0.0005951244,0.00081864593],"domain_scores_gemma":[0.9988541,0.00014560876,0.00021634281,0.0002963271,0.0003848255,0.000102780934],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00046071078,0.00061233714,0.0005403163,0.00027057808,0.0002495463,0.0002592062,0.0010332924,0.00036350725,0.00014977803],"category_scores_gemma":[0.00007558243,0.00049295963,0.00016995255,0.00033931257,0.00027115166,0.000567232,0.00011842717,0.0003905948,0.000048353068],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0016918512,0.0005477973,0.0007052376,0.00047267968,0.0009100278,0.0000049980777,0.0009707988,0.011735469,0.92528653,0.028634494,0.018348733,0.010691352],"study_design_scores_gemma":[0.0066196467,0.0037454914,0.0014140223,0.00097068155,0.00030584037,0.0002046351,0.00030489423,0.61645496,0.31598744,0.024700072,0.026461305,0.0028310518],"about_ca_topic_score_codex":0.000014460281,"about_ca_topic_score_gemma":0.0000033034262,"teacher_disagreement_score":0.6092991,"about_ca_system_score_codex":0.0005488427,"about_ca_system_score_gemma":0.000092307855,"threshold_uncertainty_score":0.9997522},"labels":[],"label_agreement":null},{"id":"W4254133599","doi":"10.1007/978-1-4615-0391-0_1","title":"Introduction","year":2003,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"History","score_opus":0.006304554450501577,"score_gpt":0.1609491565646103,"score_spread":0.15464460211410874,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254133599","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000009780541,0.0004763092,0.0037457396,0.00015876512,0.0027155464,0.000141292,0.000003441145,0.00070784247,0.9920413],"genre_scores_gemma":[0.00029712627,0.0005003596,0.0012973873,0.00009074791,0.0015795011,0.000006579418,0.00002772722,0.00014174529,0.9960588],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9992392,0.0000021455992,0.00020461659,0.0002099242,0.00015802278,0.00018610318],"domain_scores_gemma":[0.99950945,0.0000070573765,0.000022975779,0.00037800413,0.00003001314,0.00005249134],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00006497482,0.000278522,0.00021869388,0.0001540815,0.000024603885,0.000023499448,0.000102323684,0.0002789991,0.007611062],"category_scores_gemma":[0.0000027113017,0.0002707356,0.00006687213,0.000023579252,0.000023240998,0.000113292816,0.000010166417,0.000316022,0.004508956],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000013661842,0.0000019080999,5.2446006e-7,0.00006229981,0.000068594105,0.000004898218,0.000016357786,0.0014299279,0.00019562258,0.0793568,0.914448,0.0044136746],"study_design_scores_gemma":[0.000075477954,0.000016292626,0.0000012541828,0.000015284473,0.000023720473,0.000015336691,9.541554e-7,0.00043978664,0.0012657233,0.001356859,0.9964594,0.00032985982],"about_ca_topic_score_codex":5.4477607e-7,"about_ca_topic_score_gemma":0.0000018776713,"teacher_disagreement_score":0.082011424,"about_ca_system_score_codex":0.00012680097,"about_ca_system_score_gemma":0.000009130058,"threshold_uncertainty_score":0.9999745},"labels":[],"label_agreement":null},{"id":"W4254818263","doi":"10.22215/etd/2007-07961","title":"Multi-threshold asynchronous pipeline circuits","year":2007,"lang":"en","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University; Canadian Heritage; University of Ottawa; Library and Archives Canada","funders":"","keywords":"Pipeline (software); Asynchronous communication; Computer science; Electronic circuit; Electrical engineering; Telecommunications; Operating system; Engineering","score_opus":0.014026651744377144,"score_gpt":0.2585393641382045,"score_spread":0.24451271239382735,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4254818263","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24838382,0.008097083,0.1213053,0.000012736529,0.01600477,0.0019546752,0.000061446044,0.006163704,0.59801644],"genre_scores_gemma":[0.93514735,0.0005572403,0.004620147,0.00009142371,0.00078652933,0.00008070649,0.001768455,0.00042751976,0.056520663],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.997907,0.0000071647596,0.00060147955,0.00041209057,0.00041147484,0.00066080334],"domain_scores_gemma":[0.99905354,0.00003491956,0.00007414963,0.0005431426,0.00012117568,0.00017310033],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00021976288,0.00059235457,0.00049009675,0.00048640207,0.00007356383,0.00006818331,0.00040287458,0.0007167598,0.00097488356],"category_scores_gemma":[0.000016603963,0.0005995349,0.00014748631,0.00036454207,0.000018470291,0.00021860542,0.000012225163,0.0006952702,0.0018705154],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014282894,0.0009542455,0.0016702395,0.008310314,0.0013929671,0.00079509226,0.007999265,0.09196948,0.16959096,0.0009386145,0.24763903,0.46859697],"study_design_scores_gemma":[0.0049838875,0.00025527028,0.01639461,0.0012066728,0.0005113514,0.00007098931,0.0013526381,0.533272,0.36899036,0.0000761258,0.06601091,0.0068751406],"about_ca_topic_score_codex":0.000029105653,"about_ca_topic_score_gemma":0.00047124518,"teacher_disagreement_score":0.68676347,"about_ca_system_score_codex":0.00024328573,"about_ca_system_score_gemma":0.00007299452,"threshold_uncertainty_score":0.99993837},"labels":[],"label_agreement":null},{"id":"W4255400054","doi":"10.1109/lpe.2005.195524","title":"LAP: a logic activity packing methodology for leakage power-tolerant FPGAs","year":2005,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Field-programmable gate array; CMOS; Leakage power; Leakage (economics); Dissipation; Idle; Computer science; Embedded system; Logic gate; Electronic engineering; Logic synthesis; Programmable logic array; Electrical engineering; Engineering; Transistor; Physics; Voltage","score_opus":0.062344927504660405,"score_gpt":0.2888858862186123,"score_spread":0.22654095871395186,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4255400054","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36707446,0.00016664046,0.6185493,0.00047518912,0.00058844616,0.00040534107,0.00000817354,0.00090472307,0.011827765],"genre_scores_gemma":[0.892209,0.000026354688,0.10650126,0.0003294903,0.00020036926,0.000068235364,0.000003204244,0.00006269684,0.00059937296],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9986518,0.00007102447,0.00024865352,0.0002878422,0.00014026415,0.00060040556],"domain_scores_gemma":[0.99906707,0.00040225658,0.00003880589,0.00035293793,0.000041051455,0.000097854565],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00064825086,0.000265584,0.00037469048,0.00014888696,0.00008933688,0.000040100113,0.00022979555,0.00025739588,0.00040576348],"category_scores_gemma":[0.0000656336,0.0002328307,0.00012574231,0.00018106242,0.000039899514,0.00038406136,0.000039259674,0.00031761007,0.0002434448],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027159663,0.00029222242,0.0008373055,0.0004300534,0.0004819827,0.000040705985,0.0033439465,0.18964301,0.5537185,0.019379022,0.026874427,0.20468725],"study_design_scores_gemma":[0.0026552593,0.0004312103,0.0038666213,0.000051217958,0.000086031134,0.00007874541,0.00015530473,0.33619046,0.54089355,0.0017051956,0.11250189,0.0013845299],"about_ca_topic_score_codex":0.00001652794,"about_ca_topic_score_gemma":0.00007560682,"teacher_disagreement_score":0.52513456,"about_ca_system_score_codex":0.00013771115,"about_ca_system_score_gemma":0.00002107596,"threshold_uncertainty_score":0.9494561},"labels":[],"label_agreement":null},{"id":"W4281684781","doi":"10.36227/techrxiv.13103294.v2","title":"Model Order Reduction for Lumped RC Transmission Lines","year":2022,"lang":"en","type":"preprint","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"RC circuit; Spice; Reduction (mathematics); Line (geometry); Transmission line; Computer science; Parameterized complexity; Electric power transmission; Order (exchange); Model order reduction; Preprocessor; Algorithm; Electronic engineering; Capacitor; Mathematics; Electrical engineering; Engineering; Artificial intelligence; Telecommunications; Voltage; Projection (relational algebra)","score_opus":0.028716894845966134,"score_gpt":0.2537996526824028,"score_spread":0.22508275783643666,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4281684781","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042695157,0.0005471881,0.9443748,0.0002647784,0.0034205583,0.0013043504,0.00005383043,0.0016576013,0.0056817257],"genre_scores_gemma":[0.6018566,0.002358758,0.36255977,0.000088902816,0.0012761278,0.002780589,0.0010572647,0.00056812435,0.02745391],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985614,0.0000157525,0.00039778117,0.00043626595,0.00025897913,0.0003298372],"domain_scores_gemma":[0.9992805,0.00002082194,0.0000329264,0.00048531056,0.000095394375,0.00008503862],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00020862259,0.0003678383,0.00034166616,0.00022423157,0.00011612678,0.000051567305,0.0003292863,0.00031956533,0.000772457],"category_scores_gemma":[0.000008690045,0.0003570259,0.00016498716,0.0001790628,0.000016086975,0.00014921292,0.00010777226,0.0005905626,0.000015831887],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000028201335,0.000025315821,0.000001463807,0.0006065096,0.00005783855,5.498087e-7,0.0004598465,0.9564617,0.013826998,0.00007481133,0.018536143,0.009920596],"study_design_scores_gemma":[0.00035277038,0.0000291023,0.0000036726028,0.000048278525,0.000056686215,0.0000031421666,0.000049757222,0.9630131,0.011663881,0.0009711644,0.023353046,0.0004553655],"about_ca_topic_score_codex":0.000014012595,"about_ca_topic_score_gemma":0.0000019592596,"teacher_disagreement_score":0.58181506,"about_ca_system_score_codex":0.00019345545,"about_ca_system_score_gemma":0.000111713554,"threshold_uncertainty_score":0.9998882},"labels":[],"label_agreement":null},{"id":"W4285248925","doi":"10.1109/tdmr.2022.3175914","title":"Reliable Circuit Design Using a Fast Incremental-Based Gate Sizing Under Process Variation","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Device and Materials Reliability","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Negative-bias temperature instability; Circuit reliability; Logic gate; Benchmark (surveying); Process variation; Reliability (semiconductor); Computer science; Electronic engineering; Algorithm; Process (computing); Engineering; Transistor; Electrical engineering; MOSFET; Physics","score_opus":0.027548646976003885,"score_gpt":0.23655674613436617,"score_spread":0.20900809915836227,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4285248925","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5680201,0.000018411689,0.43045112,0.000019920222,0.0006749687,0.00046150008,0.000055237055,0.0002730588,0.000025694842],"genre_scores_gemma":[0.9967558,0.000022536531,0.002652394,0.00015434435,0.000034314715,0.0002922158,0.0000096399535,0.00006373755,0.000015033955],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9982187,0.00018408406,0.0004599334,0.0004019975,0.0003296091,0.000405689],"domain_scores_gemma":[0.99930876,0.00010224,0.00007782781,0.00034887443,0.00006447457,0.00009783183],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010790635,0.0002708426,0.00030907142,0.0001725126,0.0005567219,0.00010884709,0.00015386738,0.00009313384,0.00047225715],"category_scores_gemma":[0.0000047472554,0.0002950043,0.000048134618,0.00039467463,0.00004364193,0.00041405507,0.0000033153678,0.00023196814,0.000017676637],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008162906,0.00007670468,0.000007899235,0.00027080314,0.000026344927,0.0000015594786,0.00032683145,0.75894666,0.24005361,0.000006424369,0.000007054777,0.00019450407],"study_design_scores_gemma":[0.0010140631,0.00020564503,0.00027268782,0.00007508046,0.00014445624,0.000015348169,0.00027439368,0.2788204,0.71810776,0.00044207362,0.00011398881,0.0005141491],"about_ca_topic_score_codex":0.00022548538,"about_ca_topic_score_gemma":0.000006668055,"teacher_disagreement_score":0.48012626,"about_ca_system_score_codex":0.00085706206,"about_ca_system_score_gemma":0.00013627017,"threshold_uncertainty_score":0.99995023},"labels":[],"label_agreement":null},{"id":"W4287734027","doi":"10.1109/tcsi.2022.3167894","title":"An Energy-Efficient Approximate Divider Based on Logarithmic Conversion and Piecewise Constant Approximation","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits and Systems I Regular Papers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":18,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"National Key Research and Development Program of China; Ministry of Science and Technology of the People's Republic of China; National Natural Science Foundation of China","keywords":"Logarithm; Piecewise; Constant (computer programming); Mathematics; Approximation error; Energy (signal processing); Discrete mathematics; Divisor (algebraic geometry); Integer (computer science); Algorithm; Computer science; Applied mathematics; Mathematical analysis; Statistics","score_opus":0.008881521860746356,"score_gpt":0.1813336661585219,"score_spread":0.17245214429777553,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4287734027","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.3155258,0.0005575104,0.67726135,0.00008191681,0.0022038508,0.0011864887,0.0002335224,0.0007056594,0.0022439011],"genre_scores_gemma":[0.9993904,0.000056230776,0.000039221697,0.000091111724,0.000024853398,0.00022991312,0.00001902385,0.000056644927,0.00009259864],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983103,0.00016853008,0.00031375888,0.00042142614,0.0004673624,0.0003185656],"domain_scores_gemma":[0.99925756,0.00007206696,0.0000605831,0.00037265054,0.000030722484,0.00020643118],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00039488942,0.00028563692,0.00029111345,0.00032602425,0.0005787428,0.00010676566,0.000121361685,0.00010011373,0.000055867655],"category_scores_gemma":[0.0000016458146,0.00027991025,0.00006067772,0.00025936958,0.00009451462,0.0001335896,0.0000017092813,0.00025204566,0.0000034639777],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002691424,0.00013280885,0.000011409431,0.00020190362,0.000049436898,0.000012776235,0.00043544397,0.96242636,0.026365845,0.0004409482,0.00006385675,0.0098322835],"study_design_scores_gemma":[0.0011711644,0.0003263026,0.000037051985,0.00007750289,0.000051914405,0.000054100925,0.0007484233,0.99073046,0.0048736543,0.0000056591316,0.0015627258,0.0003610159],"about_ca_topic_score_codex":0.000029252747,"about_ca_topic_score_gemma":0.0000027300673,"teacher_disagreement_score":0.6838646,"about_ca_system_score_codex":0.00022376385,"about_ca_system_score_gemma":0.00004044788,"threshold_uncertainty_score":0.9999653},"labels":[],"label_agreement":null},{"id":"W4292476217","doi":"10.3390/mi13081332","title":"SRAM Cell Design Challenges in Modern Deep Sub-Micron Technologies: An Overview","year":2022,"lang":"en","type":"review","venue":"Micromachines","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":45,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Static random-access memory; Transistor; Cache; Reliability (semiconductor); Benchmark (surveying); Computer science; Embedded system; Electronic engineering; CPU cache; Reliability engineering; Electrical engineering; Engineering; Voltage; Parallel computing","score_opus":0.13368610666393424,"score_gpt":0.2981954747742846,"score_spread":0.16450936811035036,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4292476217","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00014104758,0.9943221,0.00090447656,0.000015196518,0.0006001879,0.0014481173,0.000053898028,0.0021093667,0.0004055839],"genre_scores_gemma":[0.00017537945,0.9961697,0.0021999183,0.000009795538,0.00007598773,0.00074636756,0.00016365155,0.000422231,0.000036987578],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9964885,0.00033914362,0.0009938028,0.00097153016,0.00030017176,0.0009068546],"domain_scores_gemma":[0.998022,0.00023899972,0.00020966184,0.0014233309,0.0000171617,0.00008885273],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006616638,0.0012311011,0.0022583466,0.0009952867,0.0001277224,0.00009256774,0.0017155405,0.0007453178,0.0000990477],"category_scores_gemma":[0.000025576297,0.0011271471,0.0003761665,0.000832507,0.000070525064,0.00036278798,0.00034644827,0.0014239589,0.00015456197],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000035599548,0.000117042306,0.0000014127456,0.022196235,0.00007405622,0.000082392544,0.00034631754,0.0021895037,0.00033722358,0.000019074321,0.00021840907,0.97441477],"study_design_scores_gemma":[0.0003234601,0.00015500536,0.000002444846,0.0028480224,0.0002457964,0.00012220952,0.00011050774,0.0076672765,0.0005207946,0.00021189895,0.9862345,0.0015580675],"about_ca_topic_score_codex":0.000019627618,"about_ca_topic_score_gemma":0.00007599745,"teacher_disagreement_score":0.9860161,"about_ca_system_score_codex":0.0006199635,"about_ca_system_score_gemma":0.00011064936,"threshold_uncertainty_score":0.99911785},"labels":[],"label_agreement":null},{"id":"W4292633129","doi":"10.1007/978-3-030-98347-5_6","title":"Majority Logic-Based Approximate Multipliers for Error-Tolerant Applications","year":2022,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan; University of Alberta","funders":"","keywords":"Multiplier (economics); Computer science; Electronic circuit; Algorithm; Artificial neural network; Arithmetic; Mathematics; Artificial intelligence; Engineering; Electrical engineering","score_opus":0.024089231463208672,"score_gpt":0.2259186012384266,"score_spread":0.20182936977521793,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4292633129","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000010804261,0.00045717758,0.48142102,0.000097583514,0.00063516095,0.0033253538,0.00060659135,0.0018084502,0.51163787],"genre_scores_gemma":[0.038702343,0.0005940697,0.26945466,0.0018514378,0.0018450958,0.023420507,0.00637444,0.002393745,0.6553637],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9981214,0.000006800326,0.0005014886,0.0005449538,0.00033874993,0.00048659695],"domain_scores_gemma":[0.9987332,0.0001239696,0.000104406965,0.00082062883,0.00007317208,0.00014459765],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0002143487,0.00058735494,0.00054113707,0.0002821254,0.00024845838,0.000045548542,0.0005083371,0.00036074477,0.002363594],"category_scores_gemma":[0.000004402747,0.0005949669,0.0002915388,0.00007226997,0.00007749025,0.00011296389,0.000067014764,0.00056793686,0.00024279447],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010885386,0.00012213887,0.000015515865,0.0025008863,0.0005799273,0.000019653036,0.0002070092,0.28997114,0.0006804627,0.6549538,0.037134048,0.013706585],"study_design_scores_gemma":[0.0007477119,0.00005765844,0.0000029204646,0.000028561823,0.000100379926,0.0000032233804,0.000013357639,0.23095277,0.00035299052,0.004426898,0.76249033,0.0008231963],"about_ca_topic_score_codex":0.0000063651555,"about_ca_topic_score_gemma":0.000008663576,"teacher_disagreement_score":0.7253563,"about_ca_system_score_codex":0.00038170113,"about_ca_system_score_gemma":0.000075660944,"threshold_uncertainty_score":0.9996502},"labels":[],"label_agreement":null},{"id":"W4292794776","doi":"10.1109/cvprw56347.2022.00316","title":"Conjugate Adder Net (CAddNet) - a Space-Efficient Approximate CNN","year":2022,"lang":"en","type":"article","venue":"2022 IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops (CVPRW)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McGill University","funders":"","keywords":"Adder; Multiplication (music); Computer science; Reduction (mathematics); Net (polyhedron); Arithmetic; Artificial neural network; Conjugate; Algorithm; Conjugate gradient method; Mathematics; Artificial intelligence; Combinatorics","score_opus":0.022769694385377053,"score_gpt":0.2272125648683647,"score_spread":0.20444287048298765,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4292794776","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.73309636,0.00029507055,0.2518264,0.0009534351,0.0069005364,0.0014351839,0.00041076966,0.0012772076,0.003805016],"genre_scores_gemma":[0.9958605,0.00037220443,0.0009115774,0.0013330261,0.00037237388,0.00027276864,0.00039404532,0.00011408502,0.00036942083],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99683493,0.00026517943,0.00061732373,0.0008285235,0.00072494644,0.00072909053],"domain_scores_gemma":[0.9987423,0.00014506915,0.00015950507,0.00052062946,0.00011766369,0.00031482545],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00047541276,0.0006065084,0.00053715997,0.00043026052,0.0004987359,0.00036613306,0.00041873098,0.00016999933,0.0047166375],"category_scores_gemma":[0.000005675121,0.0006063751,0.00014250645,0.0005531925,0.00008840571,0.00022941634,0.0002610172,0.0010335009,0.000544535],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00027264334,0.00054734247,0.00031416427,0.00029335765,0.00021711107,0.00022309666,0.002866012,0.07359605,0.0024744503,0.00016961546,0.09718928,0.8218369],"study_design_scores_gemma":[0.0017671499,0.0006096829,0.000672749,0.00032074528,0.000045576096,0.0000882899,0.00024331428,0.9837989,0.0010945003,0.00022474882,0.0101498375,0.0009844872],"about_ca_topic_score_codex":0.00001606493,"about_ca_topic_score_gemma":0.0000106882535,"teacher_disagreement_score":0.91020286,"about_ca_system_score_codex":0.00013993985,"about_ca_system_score_gemma":0.000045339264,"threshold_uncertainty_score":0.99963874},"labels":[],"label_agreement":null},{"id":"W4294892142","doi":"10.1109/spi54345.2022.9874942","title":"Estimation of PSIJ in CMOS inverters via Knowledge Based Artificial Neural Networks","year":2022,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"CMOS; Jitter; Artificial neural network; Inverter; Computer science; Artificial intelligence; Electronic engineering; Noise (video); Machine learning; Engineering; Electrical engineering; Voltage","score_opus":0.0105614242596614,"score_gpt":0.2071850646857495,"score_spread":0.1966236404260881,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4294892142","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.61043113,0.000094190975,0.38601306,0.000047932514,0.0010960305,0.00029245988,0.0000033510719,0.0002892141,0.0017325933],"genre_scores_gemma":[0.99902296,8.715946e-7,0.0007589925,0.000054481094,0.00003488862,0.000054240405,0.000019928666,0.000026847081,0.000026803862],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9991953,0.00004396931,0.00029127687,0.00012044272,0.0001343071,0.00021472201],"domain_scores_gemma":[0.999706,0.000048662823,0.000026566971,0.00017001967,0.0000117748,0.000036987218],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00019505068,0.00011598046,0.0001520804,0.00020253606,0.00004522871,0.00001040538,0.00014494918,0.00003983464,0.00036132958],"category_scores_gemma":[0.000006116628,0.00012553662,0.000038344082,0.00052330625,0.000020179104,0.0001469373,0.000034018456,0.00020558354,0.000016907983],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015925809,0.00003680585,0.0006681059,0.000026760246,0.0000052621144,0.000002683192,0.00019784743,0.9586541,0.0011238776,0.00006573353,0.0011789479,0.03802397],"study_design_scores_gemma":[0.00028359913,0.00005306539,0.0010660854,0.000005879219,0.0000056247245,0.0000015339895,0.00003271235,0.99490476,0.0033930608,0.00003697642,0.0000813443,0.00013536648],"about_ca_topic_score_codex":0.000031734347,"about_ca_topic_score_gemma":0.00005491572,"teacher_disagreement_score":0.3885918,"about_ca_system_score_codex":0.00013180336,"about_ca_system_score_gemma":0.000018404682,"threshold_uncertainty_score":0.5119235},"labels":[],"label_agreement":null},{"id":"W4295599121","doi":"10.3390/electronics11182879","title":"Design of Light-Weight Timing Error Detection and Correction Circuits for Energy-Efficient Near-Threshold Voltage Operation","year":2022,"lang":"en","type":"article","venue":"Electronics","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; Natural Sciences and Engineering Research Council of Canada; China Scholarship Council","keywords":"Flip-flop; Electronic circuit; Computer science; Overhead (engineering); Error detection and correction; Transistor; Electronic engineering; CMOS; Energy consumption; Energy (signal processing); Voltage; Real-time computing; Engineering; Electrical engineering; Algorithm","score_opus":0.01153822469421887,"score_gpt":0.20276073443642934,"score_spread":0.19122250974221047,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4295599121","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22057286,0.0030250645,0.77437973,0.000015925907,0.0011959985,0.00046105424,0.0000040967743,0.00021942586,0.00012586605],"genre_scores_gemma":[0.99893063,0.00013680996,0.00035190186,0.000020187159,0.000070603295,0.00025253423,0.000014686386,0.000057163557,0.00016547176],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989387,0.00003208862,0.00025330012,0.00022172843,0.00020869642,0.0003455042],"domain_scores_gemma":[0.9996336,0.000051087787,0.00006110183,0.00016592404,0.00004690013,0.000041346666],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00034598768,0.00016239587,0.0001683681,0.00014176103,0.0003710396,0.000038902304,0.00010253932,0.00006910469,0.000027256086],"category_scores_gemma":[0.000011501079,0.00018421876,0.0000399953,0.00029223363,0.000015416701,0.00013570863,0.000026039535,0.00021623076,0.0000018309702],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027422104,0.000025317848,0.000008063131,0.00002314848,0.000023269538,4.877798e-7,0.00036467315,0.68476814,0.3007195,0.00011010619,0.0004026715,0.013527222],"study_design_scores_gemma":[0.000311412,0.00036039017,0.000015866633,0.000005459633,0.000023365947,0.000014185519,0.000026160391,0.6937894,0.29692838,0.000028761493,0.008354045,0.00014252905],"about_ca_topic_score_codex":0.000003835476,"about_ca_topic_score_gemma":0.000013646152,"teacher_disagreement_score":0.7783578,"about_ca_system_score_codex":0.00042629824,"about_ca_system_score_gemma":0.000075757205,"threshold_uncertainty_score":0.7512223},"labels":[],"label_agreement":null},{"id":"W4308045318","doi":"10.1145/3568732","title":"A chronology of SIGCHI conferences","year":2022,"lang":"en","type":"article","venue":"interactions","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":9,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo; University of Manitoba; University of Guelph; University of Saskatchewan; Ontario Tech University","funders":"","keywords":"IBM; Library science; State (computer science); Engineering; Art history; Management; Art; Computer science; Physics","score_opus":0.011948414715937022,"score_gpt":0.22402718103001207,"score_spread":0.21207876631407505,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4308045318","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9462168,0.00015136618,0.0038358332,0.00019379193,0.002974102,0.00011467397,0.000049748523,0.0002844088,0.04617923],"genre_scores_gemma":[0.9992709,0.000012066091,0.00017223762,0.000021028844,0.000036908557,0.00006497494,0.000009240627,0.000010223749,0.00040241415],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9996088,0.000017454682,0.00013603154,0.00006721174,0.0000675418,0.00010293643],"domain_scores_gemma":[0.9997583,0.000055692875,0.000024469178,0.00012599712,0.000017357548,0.000018206656],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00003534597,0.000056543136,0.0000878564,0.00012292077,0.00006567745,0.0000060092552,0.00012196438,0.000012530703,0.0033132974],"category_scores_gemma":[0.0000058712712,0.000060662627,0.000031880376,0.00013229408,0.000024643288,0.00010218821,0.00003448933,0.00018879763,0.0000857275],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000922591,0.0005520548,0.009316621,0.00018970917,0.0008414502,0.00004329769,0.00926443,0.36388403,0.39296988,0.021685258,0.15002906,0.05113192],"study_design_scores_gemma":[0.000589452,0.00035703223,0.0077678626,0.000026217618,0.00004575242,0.000148816,0.0020376064,0.095941484,0.06855235,0.0006331701,0.82350326,0.00039700483],"about_ca_topic_score_codex":0.00004015099,"about_ca_topic_score_gemma":0.000036308753,"teacher_disagreement_score":0.6734742,"about_ca_system_score_codex":0.00006683256,"about_ca_system_score_gemma":0.000028793029,"threshold_uncertainty_score":0.9975978},"labels":[],"label_agreement":null},{"id":"W4312052236","doi":"10.1109/a-sscc56115.2022.9980671","title":"Advance Program","year":2022,"lang":"en","type":"article","venue":"2022 IEEE Asian Solid-State Circuits Conference (A-SSCC)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Indian Institute of Technology Kharagpur; Killam Trusts","keywords":"Low-dropout regulator; Voltage regulator; Computer science; Capacitor; Dropout voltage; Voltage; Dropout (neural networks); Power (physics); Electronic engineering; Electrical engineering; Engineering; Physics","score_opus":0.015184199956618065,"score_gpt":0.2429610765041552,"score_spread":0.22777687654753712,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312052236","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7167439,0.001982652,0.034817576,0.00085948495,0.0150555605,0.0063189743,0.0013157921,0.011067075,0.21183898],"genre_scores_gemma":[0.99452937,0.00023735363,0.00042394208,0.00021585941,0.00019950366,0.0015046523,0.00012206719,0.00021894983,0.0025482858],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9957416,0.00016487415,0.00077233725,0.0008636958,0.0009807989,0.0014767082],"domain_scores_gemma":[0.9981313,0.00006260324,0.00016760422,0.0010928513,0.00014107731,0.0004045623],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00044772838,0.00067484484,0.00067046605,0.00042034397,0.000568864,0.00023449757,0.00127505,0.000120523815,0.0024261172],"category_scores_gemma":[0.000027292532,0.00080112286,0.0001953163,0.0013015461,0.0001741758,0.00079766184,0.00018678754,0.0012489492,0.00065279903],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000056596014,0.00061207137,0.001286126,0.000514096,0.00043423317,0.0007399903,0.011305845,0.07965508,0.062480405,0.002505552,0.03289146,0.80751854],"study_design_scores_gemma":[0.00540924,0.0021953827,0.009649837,0.0002518612,0.00023810548,0.00058721105,0.006864057,0.18189892,0.048242453,0.0048866984,0.7332593,0.0065169325],"about_ca_topic_score_codex":0.000019107027,"about_ca_topic_score_gemma":0.000042524025,"teacher_disagreement_score":0.8010016,"about_ca_system_score_codex":0.0005214852,"about_ca_system_score_gemma":0.00027570353,"threshold_uncertainty_score":0.99944395},"labels":[],"label_agreement":null},{"id":"W4312096218","doi":"10.1109/icecocs55148.2022.9982942","title":"An Algorithm for Gate Resizing to Reduce Power Dissipation in Combinational Digital Designs","year":2022,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Computer science; Dissipation; Heuristic; Combinational logic; Logic gate; Power (physics); Algorithm; Digital electronics; Power optimization; Electronic circuit; Power consumption; Engineering; Electrical engineering","score_opus":0.01688722523809968,"score_gpt":0.2550565519011044,"score_spread":0.2381693266630047,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312096218","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5060164,0.000026961965,0.48811388,0.00020514484,0.0006719401,0.0008885055,0.00011459256,0.00046412722,0.003498433],"genre_scores_gemma":[0.98389566,8.281228e-7,0.0151167335,0.0000646357,0.000034190256,0.00034034648,0.00012590346,0.000044487366,0.00037720278],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99904567,0.0000193282,0.00022464694,0.0002013094,0.00024041256,0.00026863543],"domain_scores_gemma":[0.99962956,0.00006054018,0.00001805132,0.00017253206,0.00003626778,0.00008304634],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000245317,0.00012431647,0.00011262882,0.00024548516,0.000119230164,0.000086560955,0.00018712514,0.00002957089,0.00017840679],"category_scores_gemma":[0.000017449398,0.0001392235,0.000029391416,0.00036493986,0.000008603569,0.0006451772,0.00003526731,0.00011247248,0.00002062843],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008483644,0.0005246027,0.0015864411,0.000047986643,0.00005683037,0.00002106347,0.004107592,0.74094206,0.03376487,0.0056396998,0.0155822495,0.19764175],"study_design_scores_gemma":[0.0012611188,0.00052899803,0.011304492,0.000015340118,0.000005717958,0.000008425349,0.00058684126,0.96840054,0.009529039,0.0009850725,0.0068441657,0.0005302482],"about_ca_topic_score_codex":0.0000056948215,"about_ca_topic_score_gemma":0.0000032689866,"teacher_disagreement_score":0.4778793,"about_ca_system_score_codex":0.0002718908,"about_ca_system_score_gemma":0.000030413175,"threshold_uncertainty_score":0.567737},"labels":[],"label_agreement":null},{"id":"W4312416336","doi":"10.1109/nano54668.2022.9928768","title":"Design and Analysis of A Majority Logic Based Imprecise 6–2 Compressor for Approximate Multipliers","year":2022,"lang":"en","type":"article","venue":"2022 IEEE 22nd International Conference on Nanotechnology (NANO)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Multiplier (economics); Gas compressor; Peak signal-to-noise ratio; Computation; Computer science; Logic gate; Energy consumption; Algorithm; Mathematics; Arithmetic; Artificial intelligence; Image (mathematics); Engineering","score_opus":0.031891725718052995,"score_gpt":0.2582263935098574,"score_spread":0.2263346677918044,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312416336","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.37103203,0.0002004657,0.6235403,0.0006269241,0.0014616108,0.0011990366,0.00083116296,0.00056470034,0.00054380466],"genre_scores_gemma":[0.9870607,0.00011273055,0.011683608,0.00010791322,0.000015428608,0.0007325087,0.00013011688,0.00003494144,0.0001220543],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9982685,0.00007338695,0.0004588065,0.0004688195,0.00038588577,0.00034460842],"domain_scores_gemma":[0.9989686,0.00023587461,0.00017568121,0.0004178866,0.00014690193,0.000055077115],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004336281,0.00028023435,0.00050437986,0.0012669798,0.00017141258,0.000030655952,0.0007714451,0.00019635817,0.0005782368],"category_scores_gemma":[0.000052892163,0.00029470582,0.0001461651,0.00074881624,0.00018419942,0.00011913366,0.0001227682,0.00039149838,0.0000048594848],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000648383,0.00028082827,0.00059119787,0.0000980047,0.0015964254,0.000011811697,0.00024849735,0.44436732,0.5273025,0.016397277,0.0012558992,0.0072018476],"study_design_scores_gemma":[0.0011391462,0.00031936954,0.00010015302,0.000012690915,0.00018706243,0.0000036572312,0.000092032256,0.88676834,0.108999126,0.0013748201,0.0007281326,0.0002754423],"about_ca_topic_score_codex":0.000011677743,"about_ca_topic_score_gemma":0.0000054924676,"teacher_disagreement_score":0.61602867,"about_ca_system_score_codex":0.0002116163,"about_ca_system_score_gemma":0.00006118836,"threshold_uncertainty_score":0.9999505},"labels":[],"label_agreement":null},{"id":"W4312521697","doi":"10.1109/nano54668.2022.9928723","title":"Majority Logic-based Approximate Recoding Adders for High-radix Booth Multipliers","year":2022,"lang":"en","type":"article","venue":"2022 IEEE 22nd International Conference on Nanotechnology (NANO)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"China Scholarship Council; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Adder; Arithmetic; Radix (gastropod); Computer science; Multiplier (economics); Algorithm; Discrete mathematics; Parallel computing; Mathematics; Biology; Latency (audio); Telecommunications","score_opus":0.02895721811931167,"score_gpt":0.24714584401145429,"score_spread":0.2181886258921426,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312521697","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7444407,0.00030965294,0.19974536,0.009277137,0.023713429,0.0034317323,0.0021126268,0.0052765133,0.011692863],"genre_scores_gemma":[0.9915646,0.00010537304,0.005491405,0.00046602386,0.00011939916,0.001236717,0.00023880682,0.000089700334,0.00068800297],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99751407,0.000058741345,0.00053157314,0.00068863225,0.00054146996,0.00066549896],"domain_scores_gemma":[0.9988923,0.00014990567,0.00018148185,0.00055431767,0.00013611352,0.00008585173],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00043220117,0.0004324805,0.00042138793,0.0008153477,0.0004199237,0.00007133042,0.0013089591,0.0003169286,0.0018288144],"category_scores_gemma":[0.000093471055,0.0004779248,0.00015220488,0.0004372868,0.00018605332,0.0002253053,0.00013965587,0.00087123225,0.00008083526],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0008070389,0.0004896822,0.0004863723,0.00017952593,0.0006246145,0.00007352147,0.00036543515,0.1198601,0.5596037,0.25621375,0.036783878,0.024512392],"study_design_scores_gemma":[0.003834371,0.0008902144,0.000052665313,0.000071395334,0.00005551061,0.000029206476,0.00054348673,0.6507738,0.30267182,0.012303786,0.027603218,0.0011705088],"about_ca_topic_score_codex":0.000024493947,"about_ca_topic_score_gemma":0.00001818708,"teacher_disagreement_score":0.5309137,"about_ca_system_score_codex":0.00073736,"about_ca_system_score_gemma":0.0001311183,"threshold_uncertainty_score":0.99976724},"labels":[],"label_agreement":null},{"id":"W4312744061","doi":"10.1109/jetcas.2022.3231642","title":"Efficient Approximate Posit Multipliers for Deep Learning Computation","year":2022,"lang":"en","type":"article","venue":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":21,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"Ocean University of China; University of Saskatchewan","keywords":"Multiplier (economics); Adder; Computation; Logarithm; Fraction (chemistry); Computer science; Arithmetic; Artificial neural network; Deep learning; Mathematics; Algorithm; Mathematical optimization; Artificial intelligence","score_opus":0.013013070026984038,"score_gpt":0.22667485955304217,"score_spread":0.21366178952605813,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312744061","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96297646,0.0014491447,0.033332855,0.000020424524,0.0017160455,0.00024377742,0.0000026619593,0.00009377591,0.00016483823],"genre_scores_gemma":[0.99946165,0.00015208517,0.00006667743,0.00001074727,0.00018979074,0.000030381803,0.0000048633415,0.000026848465,0.000056930618],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99902314,0.000071607355,0.00031266894,0.00013411228,0.00019355603,0.0002648949],"domain_scores_gemma":[0.9997047,0.000066747576,0.00006209692,0.00004522266,0.00005084405,0.00007034227],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041903835,0.00013215913,0.000203761,0.00024974614,0.0004160164,0.00010373114,0.000061930456,0.00004689461,0.0000014415155],"category_scores_gemma":[0.000012669308,0.00013041982,0.000023931123,0.00024230249,0.00001047013,0.00004101975,0.000006957836,0.00047946503,3.0412284e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000062557015,0.000014093375,0.00077844167,0.0001247143,0.000031047257,0.000007970705,0.0019375039,0.9826106,0.001982666,0.000059586186,0.00007073915,0.012376414],"study_design_scores_gemma":[0.00073270604,0.00014650506,0.0008888404,0.00005813644,0.000010301691,0.00013018977,0.0004785402,0.99570996,0.00008522697,0.000014261963,0.0015806875,0.00016464494],"about_ca_topic_score_codex":0.0000035093235,"about_ca_topic_score_gemma":0.0000012265789,"teacher_disagreement_score":0.0364852,"about_ca_system_score_codex":0.00014270439,"about_ca_system_score_gemma":0.000010043263,"threshold_uncertainty_score":0.53183657},"labels":[],"label_agreement":null},{"id":"W4312766115","doi":"10.1109/lats57337.2022.9936921","title":"A Brief Review of Logarithmic Multiplier Designs","year":2022,"lang":"en","type":"review","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":10,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Alberta Innovates; China Scholarship Council; Mitacs","keywords":"Logarithm; Multiplier (economics); Computation; Computer science; Arithmetic; Multiplication (music); Analog multiplier; Algorithm; Mathematics; Computer hardware; Digital signal processing","score_opus":0.07574730121679288,"score_gpt":0.2992444324358737,"score_spread":0.2234971312190808,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312766115","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[4.56423e-8,0.97624695,0.0017908597,0.0000032699456,0.0005714341,0.0015653166,0.000053917527,0.00041787993,0.01935032],"genre_scores_gemma":[3.162125e-7,0.99545586,0.0023698155,0.000089933135,0.00008552679,0.00054631394,0.00013484349,0.000196721,0.0011206747],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.99751145,0.00013116126,0.0011471945,0.00037665118,0.0004113178,0.00042223884],"domain_scores_gemma":[0.9985014,0.0002496351,0.00020430292,0.0009075455,0.00003417841,0.00010291361],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0005776347,0.00060959026,0.002495948,0.00030384123,0.000047039164,0.000015089937,0.0007406298,0.00022693406,0.008171024],"category_scores_gemma":[0.00006434677,0.000509613,0.00066853315,0.0008436313,0.000043548982,0.00012154702,0.00014762185,0.00068928854,0.0003794664],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[3.356864e-7,0.00001654165,1.2606692e-7,0.3137743,0.0001642457,0.000011627365,0.000009819493,0.000038290145,4.4112358e-7,0.00006742394,0.022065118,0.66385174],"study_design_scores_gemma":[0.00010020836,0.000032172327,1.4274877e-7,0.06010105,0.000558835,0.00005132431,0.000001619306,0.0002802643,0.000004488152,0.0000027748968,0.9383648,0.00050232996],"about_ca_topic_score_codex":0.000008853526,"about_ca_topic_score_gemma":0.0000012297755,"teacher_disagreement_score":0.91629964,"about_ca_system_score_codex":0.0003030021,"about_ca_system_score_gemma":0.00019756734,"threshold_uncertainty_score":0.99973553},"labels":[],"label_agreement":null},{"id":"W4312958899","doi":"10.1109/tcsii.2022.3210035","title":"Highly Accurate and Energy Efficient Binary-Stochastic Multipliers for Fault-Tolerant Applications","year":2022,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; Natural Science Foundation of Anhui Province; Natural Sciences and Engineering Research Council of Canada","keywords":"Stochastic computing; Multiplier (economics); Binary number; Multiplicative function; Computer science; Latency (audio); Algorithm; Arithmetic; Mathematics","score_opus":0.011435119619709192,"score_gpt":0.20592950730696707,"score_spread":0.19449438768725788,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4312958899","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.03542585,0.0007708628,0.95834714,0.000034680535,0.0023402653,0.0013791117,0.0007780704,0.0007692301,0.00015476145],"genre_scores_gemma":[0.98912066,0.000034063116,0.00011898052,0.00004824944,0.00013030074,0.009716612,0.000030409168,0.00014653403,0.00065421715],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99762547,0.000078340294,0.0006097424,0.0006119079,0.00046397233,0.0006105927],"domain_scores_gemma":[0.99869484,0.00024814403,0.00011113928,0.0006320578,0.00008863496,0.00022520275],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.00023743592,0.00042686725,0.0004554319,0.00041819536,0.001402945,0.0001033281,0.00039354383,0.00012735758,0.00002563003],"category_scores_gemma":[0.0000025212844,0.0004787847,0.00014514673,0.0005092696,0.000082328705,0.00018779063,0.000007498395,0.0003575205,0.000013924254],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000026728338,0.00016375374,3.2997843e-7,0.00018306826,0.000113236,0.0000034468867,0.001243982,0.96076816,0.03224186,0.00031890595,0.0005555778,0.004380922],"study_design_scores_gemma":[0.0017068424,0.0002528239,0.0000077126015,0.00009217946,0.000111597496,0.00007521064,0.00059502816,0.93840224,0.006222862,0.000008134033,0.05182374,0.000701616],"about_ca_topic_score_codex":0.00009670405,"about_ca_topic_score_gemma":0.000005946241,"teacher_disagreement_score":0.9582282,"about_ca_system_score_codex":0.00034779034,"about_ca_system_score_gemma":0.000068617366,"threshold_uncertainty_score":0.9998971},"labels":[],"label_agreement":null},{"id":"W4313496576","doi":"10.1109/dsd57027.2022.00017","title":"A Majority-based Approximate Adder for FPGAs","year":2022,"lang":"en","type":"article","venue":"2022 25th Euromicro Conference on Digital System Design (DSD)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Adder; Field-programmable gate array; Application-specific integrated circuit; Computer science; Carry-save adder; Parallel computing; Serial binary adder; Logic gate; Arithmetic; Computer hardware; Algorithm; Mathematics","score_opus":0.03046044559327492,"score_gpt":0.20759015042231718,"score_spread":0.17712970482904225,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4313496576","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.08576576,0.0006874103,0.7959359,0.00027985117,0.0061926446,0.010703004,0.004614918,0.0067125596,0.089107916],"genre_scores_gemma":[0.99336547,0.0000063493094,0.0019120559,0.00013920105,0.00014353411,0.0017092632,0.00024247084,0.00025176717,0.0022298775],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9966397,0.00017623728,0.00074791064,0.0008033197,0.00066529936,0.00096749776],"domain_scores_gemma":[0.9983526,0.00021531341,0.0001824556,0.0008627035,0.0001357846,0.0002511418],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006534823,0.0006574509,0.000687704,0.000392155,0.0004261407,0.00056450634,0.00097506534,0.00012652676,0.00043559444],"category_scores_gemma":[0.000041206913,0.0007002697,0.00025142464,0.0005751264,0.000071151255,0.00048260952,0.0001620328,0.0005133766,0.0006259291],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0029651413,0.0014932761,0.0008211952,0.007050539,0.0012818876,0.00084166235,0.0017706953,0.44387913,0.1751453,0.037307683,0.30380243,0.023641057],"study_design_scores_gemma":[0.0031842934,0.001014744,0.000056817644,0.0002456386,0.00008102448,0.000104954255,0.0005427228,0.94297504,0.019761836,0.00015931102,0.030338177,0.0015354139],"about_ca_topic_score_codex":0.000005845716,"about_ca_topic_score_gemma":0.0000010479591,"teacher_disagreement_score":0.90759975,"about_ca_system_score_codex":0.00060819415,"about_ca_system_score_gemma":0.00023556837,"threshold_uncertainty_score":0.99954486},"labels":[],"label_agreement":null},{"id":"W4313854471","doi":"10.1109/icm56065.2022.10005354","title":"On the Design of Approximate Sobel Filter","year":2022,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Sobel operator; Benchmark (surveying); Computer science; Algorithm; Filter (signal processing); Reduction (mathematics); Adder; Enhanced Data Rates for GSM Evolution; Division (mathematics); Edge detection; Artificial intelligence; Image (mathematics); Image processing; Computer vision; Mathematics; Arithmetic","score_opus":0.018494562446800318,"score_gpt":0.18257411262516668,"score_spread":0.16407955017836637,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4313854471","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36758843,0.0002714806,0.50660735,0.0007138449,0.0016848149,0.0017240597,0.00004184461,0.001422754,0.11994543],"genre_scores_gemma":[0.9968021,0.00000765397,0.0019112763,0.0001987515,0.000017731847,0.0001097313,0.0000018586229,0.000029393434,0.0009215077],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99935275,0.00004323414,0.00013604166,0.00008807548,0.0002053897,0.00017448864],"domain_scores_gemma":[0.9995255,0.00013800878,0.000017202297,0.0002901257,0.000009313944,0.000019834222],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0003005415,0.00009646618,0.00009608389,0.00005935188,0.00008458448,0.000010010589,0.00025566254,0.000017304286,0.0025519852],"category_scores_gemma":[0.000008136588,0.00006422117,0.000033095985,0.0001782509,0.000019325453,0.000053009328,0.000051938412,0.00015656384,0.000088101224],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000027580003,0.000051221563,0.000045231878,0.00003763061,0.000054264176,0.000004340629,0.00067326275,0.8501902,0.020956438,0.014569537,0.1119165,0.0014737573],"study_design_scores_gemma":[0.0003845916,0.00021694627,0.00015850113,0.000009707448,0.000013407699,0.0000075142557,0.00021232675,0.8828532,0.10744724,0.0019439218,0.006485735,0.0002669244],"about_ca_topic_score_codex":0.0000032922512,"about_ca_topic_score_gemma":1.9033634e-7,"teacher_disagreement_score":0.6292137,"about_ca_system_score_codex":0.000040684517,"about_ca_system_score_gemma":0.000009622361,"threshold_uncertainty_score":0.9983598},"labels":[],"label_agreement":null},{"id":"W4319303060","doi":"10.1109/jetcas.2023.3243135","title":"A Timing-Aware Configurable Adder Based on Timing Detection for Low-Voltage Computing","year":2023,"lang":"en","type":"article","venue":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; Computer science; Propagation delay; Voltage; Propagation of uncertainty; Electronic engineering; Static timing analysis; Energy (signal processing); Transistor; Power (physics); Algorithm; Electrical engineering; Embedded system; Engineering; Telecommunications","score_opus":0.027429820220329373,"score_gpt":0.2506393047376006,"score_spread":0.22320948451727124,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4319303060","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95417726,0.00021294801,0.041746937,0.00004912097,0.0026922845,0.0003644991,0.0000073472256,0.00027126318,0.00047833307],"genre_scores_gemma":[0.99900055,0.000096521406,0.000016584223,0.000041579908,0.0005931841,0.000015851698,0.0000058754013,0.000044107255,0.00018575162],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986586,0.00005129823,0.00042260042,0.00021703,0.00022229929,0.000428189],"domain_scores_gemma":[0.9993807,0.00021471333,0.00009025152,0.00010813022,0.00010190686,0.00010429119],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005812917,0.00020860322,0.00030492112,0.00049001456,0.0003309177,0.00018886465,0.0000798838,0.00013683729,0.0000032832286],"category_scores_gemma":[0.000051275205,0.00019442599,0.000039684568,0.00048405607,0.000013539738,0.000111263245,0.000004161124,0.00045501452,0.0000038711487],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033232533,0.000038545168,0.0014297066,0.0010399413,0.000093804585,0.00007353318,0.0018144356,0.9168977,0.023684602,0.000091090944,0.0015022415,0.053301133],"study_design_scores_gemma":[0.0009415252,0.00018533802,0.0013892447,0.0007849705,0.000013705001,0.000047939197,0.00019626736,0.9921485,0.0021526655,0.000014846714,0.0018772626,0.00024770503],"about_ca_topic_score_codex":0.000013041349,"about_ca_topic_score_gemma":0.0000079157435,"teacher_disagreement_score":0.0752508,"about_ca_system_score_codex":0.00010619044,"about_ca_system_score_gemma":0.000025817226,"threshold_uncertainty_score":0.79284614},"labels":[],"label_agreement":null},{"id":"W4364857864","doi":"10.1109/apccas55924.2022.10090301","title":"A Hybrid Method for Signal Probability Estimation with Combinational Circuits","year":2022,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"SIGNAL (programming language); Computer science; Benchmark (surveying); Electronic circuit; Digital electronics; Combinational logic; Algorithm; Logic gate; Electronic engineering; Engineering","score_opus":0.013144669656203332,"score_gpt":0.22680354372818384,"score_spread":0.2136588740719805,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4364857864","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.047044866,0.000013700813,0.9493673,0.0000940992,0.00012871197,0.0007322016,0.00003611955,0.0003848219,0.0021981748],"genre_scores_gemma":[0.8671582,2.1145779e-7,0.13177635,0.000050463237,0.000018232058,0.00073002983,0.000073152354,0.000026615306,0.00016679135],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999151,0.000035122677,0.00016719106,0.00017486776,0.00028069512,0.0001911205],"domain_scores_gemma":[0.9995883,0.00014028272,0.000025370866,0.00014335242,0.00006139938,0.00004126781],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00047996847,0.00011485692,0.00012258659,0.00008108328,0.0001598027,0.000024808649,0.00012855961,0.000015025762,0.00052804477],"category_scores_gemma":[0.000013052932,0.00010657538,0.000033333505,0.00016063002,0.000015120245,0.00020481457,0.000022905677,0.00011783363,0.000009854766],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010917846,0.00008368573,0.0001786306,0.00011053994,0.000044897104,0.0000016462278,0.00015301256,0.951122,0.0014716277,0.0074666897,0.003208412,0.036147963],"study_design_scores_gemma":[0.0007240931,0.00020020308,0.0007943838,0.000003552982,0.000015102969,0.00002620535,0.000015005127,0.9841887,0.007193721,0.00539104,0.0012739935,0.00017401352],"about_ca_topic_score_codex":0.000004966587,"about_ca_topic_score_gemma":0.0000017120699,"teacher_disagreement_score":0.8201133,"about_ca_system_score_codex":0.00021483356,"about_ca_system_score_gemma":0.00005576909,"threshold_uncertainty_score":0.57817197},"labels":[],"label_agreement":null},{"id":"W4381515053","doi":"10.1007/s11390-023-2548-8","title":"Approximate Processing Element Design and Analysis for the Implementation of CNN Accelerators","year":2023,"lang":"en","type":"article","venue":"Journal of Computer Science and Technology","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Adder; Multiplication (music); Overhead (engineering); Convolutional neural network; Rounding; Lookup table; Computation; Floating point; Algorithm; Dot product; Computer engineering; Computer hardware; Parallel computing; Artificial intelligence; Latency (audio); Mathematics","score_opus":0.017123856664640776,"score_gpt":0.27166503616506266,"score_spread":0.2545411795004219,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4381515053","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.41391614,0.00016073433,0.5854854,0.0002515922,0.00006459036,0.00009334732,4.0627916e-7,0.00002703234,7.6217043e-7],"genre_scores_gemma":[0.96358746,0.00017718715,0.036191273,0.000012234167,0.000020400168,0.00000689805,1.5487605e-7,0.000003875429,5.327251e-7],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9993141,0.0000052380046,0.000245241,0.00008105556,0.00019214016,0.00016219009],"domain_scores_gemma":[0.99951506,0.00004337687,0.00011755207,0.000079643,0.00022025671,0.000024104878],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001107229,0.00005972518,0.00014465798,0.0010216747,0.00011951251,0.000063137464,0.00024174132,0.000027615242,0.000001073769],"category_scores_gemma":[0.000007475501,0.00003925463,0.000018924127,0.0024881708,0.00016142351,0.00029917483,0.000053669883,0.00006477453,1.5206373e-7],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008809976,0.000012022454,0.012959193,0.00009733294,0.0002970915,0.0000036422605,0.001106374,0.036252152,0.02487798,0.00064817845,0.00044339843,0.9232938],"study_design_scores_gemma":[0.00031123828,0.00021725391,0.008377361,0.000013948887,0.000107500324,0.0000164556,0.0003129831,0.9261914,0.063587725,0.0006295082,0.00017019751,0.00006441706],"about_ca_topic_score_codex":4.948577e-7,"about_ca_topic_score_gemma":5.889458e-7,"teacher_disagreement_score":0.9232294,"about_ca_system_score_codex":0.000022082299,"about_ca_system_score_gemma":0.0000582462,"threshold_uncertainty_score":0.16007574},"labels":[],"label_agreement":null},{"id":"W4385214089","doi":"10.1145/3610291","title":"A Survey on Approximate Multiplier Designs for Energy Efficiency: From Algorithms to Circuits","year":2023,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":47,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"National Key Research and Development Program of China; National Natural Science Foundation of China","keywords":"Computer science; Multiplier (economics); Efficient energy use; Computation; Electronic circuit; Computer engineering; Algorithm; Electrical engineering","score_opus":0.042439790172345865,"score_gpt":0.2555399393723056,"score_spread":0.21310014919995976,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4385214089","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01306512,0.00013399214,0.9827083,0.000033108936,0.0008766474,0.0014986247,0.00023332216,0.0013936752,0.000057237867],"genre_scores_gemma":[0.9947816,0.000060334594,0.0031729874,0.000030499246,0.00006646839,0.0013134859,0.0001304813,0.00012892859,0.00031519195],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9972886,0.00023624516,0.0006895956,0.00048535716,0.000502362,0.0007978636],"domain_scores_gemma":[0.9972092,0.0015714809,0.00011915849,0.00080623815,0.00015798841,0.00013595793],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00113491,0.0003813754,0.00048812578,0.0008116656,0.00018682427,0.000069877286,0.0005414458,0.0002207716,0.000026866961],"category_scores_gemma":[0.00009857485,0.0003935153,0.00013175138,0.0014847385,0.000026309666,0.00019720959,0.0000040134155,0.00019009464,0.00021790109],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005897695,0.00009202741,0.0000046826603,0.00007149757,0.00018214408,8.77422e-7,0.00041788816,0.95651513,0.021805337,0.00015761396,0.001969969,0.018723862],"study_design_scores_gemma":[0.0009388091,0.0006986656,0.00043553903,0.0001381227,0.000041168685,0.0000019512618,0.000046832985,0.9209054,0.075718835,0.00016421132,0.00050885655,0.0004015715],"about_ca_topic_score_codex":0.00019231557,"about_ca_topic_score_gemma":0.000039139748,"teacher_disagreement_score":0.9817165,"about_ca_system_score_codex":0.0005010341,"about_ca_system_score_gemma":0.00013988778,"threshold_uncertainty_score":0.99985164},"labels":[],"label_agreement":null},{"id":"W4386361363","doi":"10.1109/nano58406.2023.10231157","title":"A Variable Latency Ling Adder Based on Brent-Kung Parallel-Prefix Topology","year":2023,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Adder; Power–delay product; Computer science; Latency (audio); Compiler; Parallel computing; Arithmetic; Serial binary adder; Standard cell; Carry-save adder; Algorithm; Mathematics; Integrated circuit; Telecommunications","score_opus":0.011582667383047723,"score_gpt":0.21175706239788758,"score_spread":0.20017439501483986,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4386361363","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.22375402,0.0003694783,0.36806712,0.0014558943,0.007526794,0.0012150885,0.000035303183,0.013771954,0.38380438],"genre_scores_gemma":[0.9793077,0.000041519976,0.015725644,0.0003900469,0.00019252904,0.00006702499,0.00003934682,0.00008795153,0.0041481955],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869823,0.000026072928,0.00025111064,0.00026004095,0.00018772291,0.0005768408],"domain_scores_gemma":[0.99933296,0.00013200201,0.000019533014,0.00039135627,0.000028480887,0.00009563843],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00021513941,0.00021867109,0.00021958842,0.0002707605,0.000085304244,0.000038599588,0.0002176942,0.00016016226,0.0016472392],"category_scores_gemma":[0.000027197171,0.00019903497,0.000055287655,0.00063534087,0.000023764564,0.00015459931,0.000035832574,0.0002345299,0.0022797906],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022149272,0.000036536683,0.0011548963,0.000095814365,0.000056831894,0.000035049172,0.0001618948,0.947287,0.004649472,0.0051211594,0.040036585,0.0013426116],"study_design_scores_gemma":[0.0006956399,0.00008857188,0.0012599431,0.00004855233,0.000017015578,0.0000032321966,0.000033129545,0.981148,0.0031898338,0.0005657675,0.012602733,0.00034757797],"about_ca_topic_score_codex":0.000042623753,"about_ca_topic_score_gemma":0.000008840292,"teacher_disagreement_score":0.7555537,"about_ca_system_score_codex":0.00006702018,"about_ca_system_score_gemma":0.00003591032,"threshold_uncertainty_score":0.9992654},"labels":[],"label_agreement":null},{"id":"W4386953117","doi":"10.1109/socc58585.2023.10257122","title":"VLFF - A Very Low-power Flip-flop with only Two Clock Transistors","year":2023,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Flip-flop; FLOPS; Transistor; Power (physics); Computer science; Electronic engineering; Electronic circuit; Electrical engineering; Voltage; Digital electronics; Engineering; CMOS; Parallel computing; Physics","score_opus":0.004899772972067314,"score_gpt":0.18476914887191495,"score_spread":0.17986937589984764,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4386953117","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9480453,0.000082567174,0.00508795,0.00013429699,0.0010411143,0.00029176523,0.00001045668,0.0032312507,0.04207529],"genre_scores_gemma":[0.9943452,0.000058778725,0.0010505924,0.00017100139,0.00012438296,0.000040203744,0.000017202688,0.00014056318,0.004052087],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983529,0.000016937094,0.00028626056,0.00031928223,0.00038038602,0.00064423],"domain_scores_gemma":[0.99921834,0.000055243312,0.00002035415,0.00048067162,0.000057792487,0.00016758621],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00014519805,0.00033818095,0.00029618657,0.00029914817,0.00008600778,0.00005732765,0.00027070518,0.00010687521,0.0005053864],"category_scores_gemma":[0.0000066832827,0.00027992192,0.00008947665,0.00105136,0.000058322334,0.000372882,0.000021883841,0.0002685219,0.0025584388],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00058335497,0.0004268038,0.020270772,0.001202729,0.0017497038,0.0013420633,0.013247724,0.38261008,0.045709576,0.011049959,0.49697864,0.024828587],"study_design_scores_gemma":[0.018493839,0.0020621535,0.06600726,0.001167578,0.0005072182,0.00038115034,0.0025363935,0.41506,0.1306664,0.0004354515,0.35355002,0.0091325445],"about_ca_topic_score_codex":0.00004212851,"about_ca_topic_score_gemma":0.00015585164,"teacher_disagreement_score":0.14342862,"about_ca_system_score_codex":0.00013039589,"about_ca_system_score_gemma":0.00007694839,"threshold_uncertainty_score":0.9999653},"labels":[],"label_agreement":null},{"id":"W4386999077","doi":"10.1016/j.aeue.2023.154887","title":"Design space exploration for energy-efficient approximate Sobel filter","year":2023,"lang":"en","type":"article","venue":"AEU - International Journal of Electronics and Communications","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Sobel operator; Computer science; Filter (signal processing); Algorithm; Image processing; Design space exploration; Median filter; Computer engineering; Edge detection; Image (mathematics); Artificial intelligence; Computer vision; Embedded system","score_opus":0.035590865136845215,"score_gpt":0.26573500349723084,"score_spread":0.2301441383603856,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4386999077","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.014807465,0.0032847172,0.9765739,0.0039973017,0.00049658254,0.00018538025,0.000015143092,0.00011465384,0.0005248759],"genre_scores_gemma":[0.9741118,0.011590791,0.013831146,0.00007596089,0.00010401091,0.00006720732,0.00005032884,0.00003239225,0.00013636975],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999149,0.000037354286,0.00032913344,0.00007525627,0.00021381154,0.00019539571],"domain_scores_gemma":[0.99902415,0.00020552274,0.00012563723,0.0002874329,0.000307505,0.000049724124],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0004350956,0.00010728997,0.00012532757,0.00025930387,0.00012022375,0.00009160702,0.0006563439,0.000046821293,0.000006405849],"category_scores_gemma":[0.00002937137,0.00010287231,0.00006244139,0.00019521444,0.000035608584,0.0002774996,0.000078463716,0.00017366851,0.0000062906042],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00014507295,0.0002468888,0.000046684207,0.000035023284,0.00082302355,0.000005823232,0.002267963,0.67818975,0.0336622,0.21620537,0.026400212,0.04197197],"study_design_scores_gemma":[0.00055681803,0.00012252452,0.000036415066,0.000039334427,0.000029361925,0.000030399975,0.00010409041,0.9402414,0.0068939123,0.008216338,0.04358988,0.00013953778],"about_ca_topic_score_codex":0.0000019533286,"about_ca_topic_score_gemma":0.0000063919515,"teacher_disagreement_score":0.96274275,"about_ca_system_score_codex":0.00012143491,"about_ca_system_score_gemma":0.00007159395,"threshold_uncertainty_score":0.41950113},"labels":[],"label_agreement":null},{"id":"W4387951108","doi":"10.1109/ccece58730.2023.10288715","title":"FPGA-Based 8x8 Bits Signed Multipliers Using LUTs","year":2023,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal Military College of Canada","funders":"","keywords":"Field-programmable gate array; Computer science; Arithmetic; Computer graphics (images); Embedded system; Mathematics","score_opus":0.022129752465473038,"score_gpt":0.2250218445894253,"score_spread":0.20289209212395226,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4387951108","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.92381096,0.000056334073,0.062691964,0.00007345741,0.0012379278,0.00035794932,0.000009654981,0.0044385926,0.007323182],"genre_scores_gemma":[0.99130464,0.000006865023,0.007691234,0.00010824064,0.00010155498,0.000018961651,0.000015626492,0.00009572919,0.00065716665],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99872655,0.000016674354,0.00023766066,0.00022640682,0.00024888053,0.00054383604],"domain_scores_gemma":[0.9994048,0.000083706895,0.000020436944,0.00032923688,0.000032480693,0.00012937875],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00018514838,0.00022852834,0.0001964366,0.00035131347,0.00009772213,0.000048632093,0.00020063599,0.00011612427,0.00024030966],"category_scores_gemma":[0.000023285218,0.00021961803,0.00007024252,0.0009464375,0.000032871514,0.00021619425,0.00003089956,0.00013700726,0.0014871961],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011485725,0.000017929826,0.0006324941,0.00012326088,0.000052218304,0.00004089905,0.000253829,0.7837121,0.20073538,0.000063474596,0.010984793,0.0033721295],"study_design_scores_gemma":[0.0005835057,0.000019887852,0.00070224033,0.000029994591,0.00001269227,0.0000015016877,0.00004466542,0.8499853,0.14660238,0.000015960313,0.0016905147,0.00031138485],"about_ca_topic_score_codex":0.00002669541,"about_ca_topic_score_gemma":0.00001140727,"teacher_disagreement_score":0.067493685,"about_ca_system_score_codex":0.00012663915,"about_ca_system_score_gemma":0.00004025175,"threshold_uncertainty_score":0.9992903},"labels":[],"label_agreement":null},{"id":"W4388188395","doi":"10.18280/mmep.100525","title":"Mathematical Modeling of a Novel PVT-Fin System for Maximum Energy Yield","year":2023,"lang":"en","type":"article","venue":"Mathematical Modelling and Engineering Problems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Fin; Yield (engineering); Energy (signal processing); Computer science; Mathematics; Engineering; Statistics; Physics; Mechanical engineering; Thermodynamics","score_opus":0.04163407680662626,"score_gpt":0.2022333515758221,"score_spread":0.16059927476919583,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4388188395","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.022292769,0.00020334616,0.9751771,0.000021187148,0.00013591455,0.0003105169,0.000018488141,0.0012732174,0.000567451],"genre_scores_gemma":[0.91614896,0.00005789702,0.08320404,0.000002601607,0.00007281843,0.00024960036,0.000009484149,0.00014431741,0.00011027913],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981586,0.0000052774517,0.00071025454,0.00028165433,0.00026628896,0.0005779794],"domain_scores_gemma":[0.99906015,0.00036505572,0.000041294636,0.00032280968,0.000056320663,0.00015438767],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00058381533,0.00033920043,0.00057897833,0.00026958005,0.0000612222,0.000053589254,0.00020208089,0.00020071487,0.000008908838],"category_scores_gemma":[0.000052357198,0.0003147795,0.00012044834,0.00033727643,0.00002552579,0.00013138512,0.000052734835,0.0001751613,0.000031417934],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000056803383,0.000032092088,2.2352786e-7,0.006961793,0.000062281346,0.0000012809935,0.0004287754,0.9544553,0.003012157,0.034776766,0.000034626806,0.00022903041],"study_design_scores_gemma":[0.0003553014,0.000047429683,6.662012e-8,0.0014529363,0.00004820757,0.000021318516,0.00005826774,0.9885692,0.0014623742,0.007546978,0.00009720122,0.0003407342],"about_ca_topic_score_codex":0.000004247362,"about_ca_topic_score_gemma":1.7113658e-7,"teacher_disagreement_score":0.89385617,"about_ca_system_score_codex":0.000048070484,"about_ca_system_score_gemma":0.000011611416,"threshold_uncertainty_score":0.99993044},"labels":[],"label_agreement":null},{"id":"W4389747812","doi":"10.1109/tc.2023.3343093","title":"Decoder Reduction Approximation Scheme for Booth Multipliers","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":17,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Multiplier (economics); Booth's multiplication algorithm; Mathematics; Logarithm; Approximation error; Adder; Algorithm; Arithmetic; Computer science; Latency (audio)","score_opus":0.01889540419608347,"score_gpt":0.22934883810816895,"score_spread":0.21045343391208549,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4389747812","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.07396103,0.000008361574,0.91983944,0.000086510256,0.0038842584,0.0004839574,0.000018375398,0.0016314406,0.00008660227],"genre_scores_gemma":[0.951877,0.000045609686,0.04735619,0.000035731187,0.00013992694,0.00025484274,0.00002254147,0.000077061246,0.00019110364],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990579,0.000012410202,0.00022167503,0.00023687743,0.0001591553,0.0003119879],"domain_scores_gemma":[0.9995581,0.00007021521,0.000024911235,0.0002330197,0.000037588386,0.0000761933],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012649164,0.00018526199,0.00014649837,0.00037472066,0.00017520128,0.000046621797,0.0001283428,0.00010050784,0.00001328254],"category_scores_gemma":[0.0000012598831,0.00020626094,0.00010799198,0.0004905631,0.000029866516,0.00030862412,6.129295e-7,0.00016209012,0.00021676805],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023559753,0.000027340755,0.0000015081191,0.00007039218,0.00006768078,7.050016e-7,0.00043819437,0.94291776,0.010375207,0.000022402775,0.0067474064,0.039307863],"study_design_scores_gemma":[0.0006708866,0.000058189733,0.000035710866,0.000036613546,0.000017959728,0.0000053607346,0.00006416302,0.93584645,0.06144515,0.00003549272,0.001557146,0.00022690874],"about_ca_topic_score_codex":0.000002987072,"about_ca_topic_score_gemma":0.0000020983323,"teacher_disagreement_score":0.877916,"about_ca_system_score_codex":0.0001519804,"about_ca_system_score_gemma":0.000016083237,"threshold_uncertainty_score":0.84110767},"labels":[],"label_agreement":null},{"id":"W4390097623","doi":"10.1109/tc.2023.3345163","title":"Learning the Error Features of Approximate Multipliers for Neural Network Applications","year":2023,"lang":"en","type":"article","venue":"IEEE Transactions on Computers","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":12,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"National Natural Science Foundation of China","keywords":"Computer science; Artificial neural network; Dropout (neural networks); Feature (linguistics); Mean squared error; Artificial intelligence; Machine learning; Algorithm; Mathematics; Statistics","score_opus":0.013928491567882836,"score_gpt":0.22937944184904482,"score_spread":0.21545095028116198,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390097623","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.01768765,0.00003259255,0.97928447,0.00013088236,0.0012194226,0.0007191126,0.00001826718,0.0008225078,0.0000851281],"genre_scores_gemma":[0.9927797,0.000037266236,0.006364564,0.000045902656,0.00012050419,0.00046478558,0.000010094465,0.000051973828,0.00012521785],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99917316,0.000023281931,0.00019645969,0.00016708784,0.0001296411,0.0003103831],"domain_scores_gemma":[0.9993327,0.00030715298,0.000036036567,0.00024635508,0.00003030884,0.000047392707],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00014658173,0.00015680699,0.00015560978,0.00012746098,0.0002945802,0.000028445884,0.00024214147,0.0000626927,0.000003765546],"category_scores_gemma":[0.0000010276622,0.00013165474,0.00012705209,0.00059569743,0.000059598337,0.00008601105,0.0000014599972,0.0002751821,0.000022030817],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014625071,0.000011593829,0.000006409361,0.00005252113,0.00006342882,2.985762e-7,0.00040750162,0.9554614,0.0005894623,0.00003045355,0.0025864667,0.04077588],"study_design_scores_gemma":[0.0003405484,0.000064323256,0.0002170348,0.000024826988,0.00003188253,0.0000028795007,0.00011199001,0.993013,0.0035171914,0.000027977754,0.0024997587,0.00014859038],"about_ca_topic_score_codex":0.0000037471698,"about_ca_topic_score_gemma":0.0000051235647,"teacher_disagreement_score":0.97509205,"about_ca_system_score_codex":0.000035157926,"about_ca_system_score_gemma":0.000009700222,"threshold_uncertainty_score":0.53687245},"labels":[],"label_agreement":null},{"id":"W4390738803","doi":"10.1007/s10470-023-02241-0","title":"Low power adders using  asynchronous pipelined modified low voltage MCML for signal processing and communication applications","year":2024,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Saskatchewan","funders":"","keywords":"Datapath; Computer science; Handshaking; Adder; Current-mode logic; Electronic engineering; Asynchronous communication; Pipeline (software); Power–delay product; CMOS; Clock signal; Computer hardware; Embedded system; Engineering","score_opus":0.014569387339158182,"score_gpt":0.239716018580336,"score_spread":0.2251466312411778,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390738803","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.055714577,0.015029492,0.9269885,0.000035846253,0.000053820204,0.0007105501,0.000049788658,0.00060907344,0.00080835464],"genre_scores_gemma":[0.99733174,0.00021273852,0.001770236,0.0000926959,0.00011610968,0.00017743626,0.00012990244,0.00012090835,0.000048215374],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9980892,0.000034401623,0.0005711606,0.00053985976,0.00023136828,0.0005339858],"domain_scores_gemma":[0.9990843,0.00013056933,0.000102583355,0.00021379234,0.00029528263,0.00017346937],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00041017873,0.0004414741,0.0003999824,0.00038605623,0.00061478216,0.0008313393,0.00025128984,0.00025714032,0.0000357274],"category_scores_gemma":[0.000012082669,0.00040521054,0.0000734922,0.0007831564,0.00021777509,0.0010290268,0.00003326312,0.0005201166,0.000005401575],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000025960373,0.000080989004,0.00007186688,0.0027136724,0.0001496103,0.000011670544,0.0024012604,0.024204032,0.12339178,0.0005997546,0.0002754476,0.8460739],"study_design_scores_gemma":[0.0004512754,0.00007565494,0.00004066816,0.0013859511,0.00013718735,0.000045004574,0.0007246117,0.98718745,0.0076825176,0.0010436523,0.00067685137,0.00054920424],"about_ca_topic_score_codex":0.000029902161,"about_ca_topic_score_gemma":0.000013977812,"teacher_disagreement_score":0.96298337,"about_ca_system_score_codex":0.00016356184,"about_ca_system_score_gemma":0.00028145444,"threshold_uncertainty_score":0.99983996},"labels":[],"label_agreement":null},{"id":"W4390842248","doi":"10.1007/978-3-031-42478-6_9","title":"Stochastic Multipliers: from Serial to Parallel","year":2024,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Stochastic computing; Computer science; Independent and identically distributed random variables; Power consumption; Parallel computing; Algorithm; Power (physics); Mathematics; Random variable","score_opus":0.011500141978611916,"score_gpt":0.1958108738948123,"score_spread":0.1843107319162004,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390842248","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00025990937,0.0010230273,0.078760974,0.00007773558,0.0077310996,0.0009004687,0.00031827504,0.0025767095,0.9083518],"genre_scores_gemma":[0.015054185,0.00007922462,0.010918973,0.0001715442,0.0027997629,0.00009189332,0.00019602172,0.00058200356,0.97010636],"study_design_codex":"simulation_or_modeling","study_design_gemma":"not_applicable","domain_scores_codex":[0.99837273,0.0000021927683,0.00040892552,0.0005028503,0.00032040768,0.0003928734],"domain_scores_gemma":[0.9990796,0.000066249406,0.000025165218,0.0005668262,0.000030694577,0.00023147886],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0000566229,0.0006104388,0.0005341856,0.00027618356,0.000033270266,0.000118058924,0.00035286252,0.00048349422,0.0032530276],"category_scores_gemma":[0.0000065375734,0.0005786368,0.00016170695,0.000045412515,0.000028876835,0.00011503603,0.00011876015,0.0005391677,0.023668945],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000161282,0.000019889321,0.0000011324573,0.00054125715,0.0018396381,0.0002642494,0.001784736,0.59802055,0.0024332996,0.09820903,0.2893764,0.0073485454],"study_design_scores_gemma":[0.0013842507,0.00022586843,0.000012933687,0.0014342826,0.0005121021,0.00001365393,0.000048778253,0.118892185,0.00048801166,0.027694866,0.84564507,0.0036480085],"about_ca_topic_score_codex":0.000032495704,"about_ca_topic_score_gemma":0.000062482366,"teacher_disagreement_score":0.55626863,"about_ca_system_score_codex":0.00021532508,"about_ca_system_score_gemma":0.000034099052,"threshold_uncertainty_score":0.9996665},"labels":[],"label_agreement":null},{"id":"W4390846309","doi":"10.1007/978-3-031-42478-6_14","title":"Automated Generation and Evaluation of Application-Oriented Approximate Arithmetic Circuits","year":2023,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Computer science; Electronic circuit; Reliability engineering; Computer hardware; Computer engineering; Engineering; Electrical engineering","score_opus":0.03279600999773063,"score_gpt":0.24556267884946079,"score_spread":0.21276666885173015,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390846309","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.026998207,0.0020148654,0.17080253,0.00006234651,0.0025695493,0.007073699,0.00023624022,0.012731442,0.7775111],"genre_scores_gemma":[0.9175741,0.0010229057,0.0033043355,0.000032189193,0.0005069286,0.0007081925,0.0022159624,0.00059786654,0.07403751],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984505,0.0000146395805,0.0004687808,0.00030748328,0.0005910908,0.00016747878],"domain_scores_gemma":[0.99911,0.000031736286,0.00011582713,0.00037311902,0.00031388007,0.000055460023],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005344701,0.00028663495,0.00031207997,0.00034708943,0.000043157117,0.000025000263,0.00009722867,0.00029509744,0.00009485881],"category_scores_gemma":[0.000015343538,0.0002956837,0.000043393084,0.00011935401,0.000043927066,0.00012650073,0.00002643352,0.00014973767,0.00015655426],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000012256298,0.00007999646,0.000090136666,0.0031788584,0.0015923785,0.000007354995,0.0013531,0.26154593,0.13166454,0.31375605,0.022802602,0.26391682],"study_design_scores_gemma":[0.0003554319,0.000020673102,0.0001241414,0.00006716909,0.00018523815,0.0000035613887,0.000004179317,0.9927824,0.0041235704,0.001000227,0.0010413408,0.00029206913],"about_ca_topic_score_codex":0.0000061188725,"about_ca_topic_score_gemma":0.000012676585,"teacher_disagreement_score":0.8905759,"about_ca_system_score_codex":0.00013256024,"about_ca_system_score_gemma":0.000049768852,"threshold_uncertainty_score":0.9999495},"labels":[],"label_agreement":null},{"id":"W4390846314","doi":"10.1007/978-3-031-42478-6_21","title":"Logarithmic Floating-Point Multipliers for Efficient Neural Network Training","year":2023,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Logarithm; Floating point; Computation; Artificial neural network; Computer science; Benchmark (surveying); Multiplication (music); Piecewise; Process (computing); Arithmetic; Range (aeronautics); Point (geometry); Parallel computing; Algorithm; Computational science; Artificial intelligence; Mathematics; Engineering","score_opus":0.03163950479792249,"score_gpt":0.21372213688256037,"score_spread":0.18208263208463787,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390846314","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0013414063,0.0006984678,0.15118282,0.00015852372,0.016323386,0.004599242,0.00017594318,0.009588355,0.81593186],"genre_scores_gemma":[0.09400577,0.00022921823,0.049253147,0.0004750272,0.0063183014,0.00043913772,0.00057379116,0.002459225,0.84624636],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99758315,0.000006848465,0.00063919113,0.0005298674,0.0003270727,0.0009138624],"domain_scores_gemma":[0.9988888,0.00030980012,0.00010287334,0.00047328553,0.000050226485,0.00017499593],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00038978306,0.00068243034,0.0006625224,0.0002635358,0.00017024764,0.00007706275,0.0003612551,0.0004942218,0.00019397322],"category_scores_gemma":[0.00002789017,0.000675958,0.000326478,0.00009220399,0.000072080715,0.00007152266,0.000079386984,0.00063472387,0.0004955657],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000015340596,0.000003335779,0.0000013212556,0.00018109716,0.00016817167,0.00001960202,0.0005698143,0.9606826,0.00007226676,0.0073698983,0.01926385,0.011652714],"study_design_scores_gemma":[0.0006804504,0.00009092753,0.000008508636,0.00027764676,0.00008287491,0.00001018536,0.00005996394,0.9598412,0.000079709025,0.0009025584,0.037067674,0.0008983203],"about_ca_topic_score_codex":0.0000046506257,"about_ca_topic_score_gemma":0.000021487178,"teacher_disagreement_score":0.101929665,"about_ca_system_score_codex":0.00024508656,"about_ca_system_score_gemma":0.000046730718,"threshold_uncertainty_score":0.9995692},"labels":[],"label_agreement":null},{"id":"W4390846377","doi":"10.1007/978-3-031-42478-6_19","title":"Adaptive Approximate Accelerators with Controlled Quality Using Machine Learning","year":2023,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Computer science; Constraint (computer-aided design); Implementation; Adaptation (eye); Quality (philosophy); Quality assurance; Computer engineering; Code (set theory); Image (mathematics); Software quality; Software; Machine learning; Artificial intelligence; Software engineering; Software development; Programming language; Set (abstract data type); Engineering","score_opus":0.04900467488162542,"score_gpt":0.2390222170764046,"score_spread":0.19001754219477918,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4390846377","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0042923233,0.0009284374,0.053317368,0.000019891191,0.0011054813,0.0024308446,0.00009803685,0.006307443,0.9315002],"genre_scores_gemma":[0.19434942,0.00059071905,0.010844395,0.00008155702,0.00062922365,0.00013936008,0.00019718788,0.0015440647,0.79162407],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975941,0.000040726587,0.0007191973,0.0005193174,0.0005629563,0.0005636928],"domain_scores_gemma":[0.9988473,0.00019023746,0.00022990475,0.00044984857,0.0001257429,0.00015697895],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005265,0.0008369618,0.0013547251,0.00039523418,0.0001670897,0.00011454349,0.00028254584,0.00043826152,0.0006128547],"category_scores_gemma":[0.000018785018,0.000658253,0.00021182114,0.00012773559,0.00008691966,0.0002640827,0.000085927386,0.001151063,0.00037915373],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0034264193,0.00007693132,0.0008377969,0.0020747532,0.0094523635,0.00061062945,0.0018619606,0.7903665,0.003770917,0.17958985,0.0016694937,0.006262425],"study_design_scores_gemma":[0.007385115,0.00031332453,0.000036456677,0.0006414846,0.00045666762,0.00002680889,0.000107554646,0.97878134,0.0009647723,0.00090527895,0.007841932,0.0025392384],"about_ca_topic_score_codex":0.00008162758,"about_ca_topic_score_gemma":0.00009351632,"teacher_disagreement_score":0.1900571,"about_ca_system_score_codex":0.0002728191,"about_ca_system_score_gemma":0.00007768222,"threshold_uncertainty_score":0.9995869},"labels":[],"label_agreement":null},{"id":"W4391094314","doi":"10.1109/paap60200.2023.10391619","title":"A Cost-Effective FPGA-Based Approximate Multiplier for Machine Learning Acceleration","year":2023,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Communications Research Centre Canada; Institut National de la Recherche Scientifique","funders":"Mitacs","keywords":"Computer science; Multiplier (economics); Field-programmable gate array; Adder; Computer engineering; Inference; Lookup table; Benchmark (surveying); Deep learning; Artificial intelligence; Computation; Computer architecture; Machine learning; Algorithm; Computer hardware","score_opus":0.031461143785901244,"score_gpt":0.2626050166354391,"score_spread":0.23114387284953786,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4391094314","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.16083078,0.000053516447,0.82688355,0.000109310386,0.0006088009,0.004490277,0.000028373432,0.0044818628,0.002513519],"genre_scores_gemma":[0.9899719,0.000012731915,0.006374029,0.000055048848,0.00009490617,0.002380308,0.00019959157,0.00008944257,0.00082206493],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99908435,0.00002277551,0.00018039545,0.0002094786,0.00013449499,0.00036850778],"domain_scores_gemma":[0.99948066,0.00022511397,0.000024554372,0.00015863198,0.000049351806,0.00006171212],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00029452672,0.00019079243,0.0001758904,0.0002071479,0.00013144022,0.00006517909,0.00010566189,0.000087109554,0.00008400824],"category_scores_gemma":[0.000060155457,0.00017414671,0.000066148874,0.00039894562,0.000014767688,0.00023333737,0.0000188475,0.00017567327,0.0003195311],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005515483,0.0000223056,0.0009220168,0.00022612908,0.000053899686,0.000003171931,0.00040985222,0.9192706,0.02933171,0.000117037336,0.002900992,0.046687137],"study_design_scores_gemma":[0.0011047716,0.00006798299,0.0008474424,0.000015107668,0.000011656133,5.8031003e-7,0.000027254146,0.8867122,0.1012898,0.000023764012,0.00969062,0.00020885169],"about_ca_topic_score_codex":0.000008216893,"about_ca_topic_score_gemma":0.000014319833,"teacher_disagreement_score":0.8291411,"about_ca_system_score_codex":0.00009941914,"about_ca_system_score_gemma":0.0000123025175,"threshold_uncertainty_score":0.71014965},"labels":[],"label_agreement":null},{"id":"W4391933756","doi":"10.1016/j.mejo.2024.106135","title":"Logic cloning based approximate signed multiplication circuits for FPGA","year":2024,"lang":"en","type":"article","venue":"Microelectronics Journal","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Trois-Rivières","funders":"Hydro-Québec; CMC Microsystems","keywords":"Multiplication (music); Field-programmable gate array; Cloning (programming); Electronic circuit; Computer science; Arithmetic; Topology (electrical circuits); Mathematics; Engineering; Computer hardware; Electrical engineering; Programming language; Combinatorics","score_opus":0.012146530875716249,"score_gpt":0.23232341777412413,"score_spread":0.2201768868984079,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4391933756","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.041650556,0.009566219,0.9462957,0.00029671457,0.00082013156,0.0004316463,0.000014028102,0.00064785266,0.00027717097],"genre_scores_gemma":[0.9888397,0.0002677765,0.010027104,0.00010586762,0.00041512246,0.000079582875,0.000031879666,0.00012494907,0.00010805338],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983772,0.000028311653,0.00039367177,0.00025091827,0.00018109907,0.0007688044],"domain_scores_gemma":[0.999418,0.00011517458,0.000053623018,0.00020428468,0.000094741226,0.00011412797],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005952225,0.00025887752,0.00021672728,0.00028862097,0.00021841358,0.00036378592,0.00028282145,0.00013740349,0.000044653374],"category_scores_gemma":[0.000025546953,0.00024682432,0.00016382351,0.0003456041,0.000022869568,0.00032834554,0.000012197384,0.00062466133,0.000067539884],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020360823,0.000033454835,0.000017640912,0.0003429003,0.0001403946,0.000018574545,0.0002738771,0.058476895,0.8953741,0.0011006119,0.0062795235,0.037921663],"study_design_scores_gemma":[0.00067380373,0.00017195057,0.000014947031,0.000112901915,0.00005627824,0.00019925875,0.000012231443,0.76470035,0.2065613,0.0014260648,0.02573964,0.00033127307],"about_ca_topic_score_codex":6.5297e-7,"about_ca_topic_score_gemma":0.000002116504,"teacher_disagreement_score":0.9471891,"about_ca_system_score_codex":0.00063065765,"about_ca_system_score_gemma":0.00020378538,"threshold_uncertainty_score":0.9999984},"labels":[],"label_agreement":null},{"id":"W4393224297","doi":"10.18280/mmep.110322","title":"Enhance Speed Low Area FPGA Design Using S-Box GF and Pipeline Approach on Logic for AES","year":2024,"lang":"en","type":"article","venue":"Mathematical Modelling and Engineering Problems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"S-box; Field-programmable gate array; Pipeline (software); Computer science; Embedded system; Box model; Computer hardware; Computer architecture; Parallel computing; Cryptography; Physics; Algorithm; Operating system; Block cipher","score_opus":0.05129071882787511,"score_gpt":0.23389250841789083,"score_spread":0.18260178959001572,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393224297","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"methods","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.024051264,0.0021049967,0.97204125,0.000026225742,0.00017419444,0.0005825582,0.000006916871,0.0008085448,0.000204042],"genre_scores_gemma":[0.714444,0.0002300832,0.28493455,0.000009480885,0.00010396743,0.00006741877,0.000005174146,0.00011467003,0.00009068455],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99855864,0.000009258933,0.00038491632,0.00039881477,0.00016680972,0.0004815796],"domain_scores_gemma":[0.99934775,0.00026079445,0.000019025143,0.00020770717,0.000025777596,0.00013897286],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0004583894,0.00037975953,0.00039527306,0.00018108325,0.00007368301,0.00020161465,0.00010939364,0.0001596168,0.0000053774343],"category_scores_gemma":[0.00002795818,0.0003235613,0.00006093644,0.00019115082,0.000037149148,0.00018055469,0.000024594927,0.00028323464,0.000010686881],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000007505882,0.000028960741,2.0674754e-7,0.004229346,0.000040449693,0.000002981305,0.00049945316,0.98564786,0.004765767,0.0039417422,0.00005982201,0.00077591004],"study_design_scores_gemma":[0.00017823529,0.0000691472,1.0329312e-7,0.0012529982,0.000049699305,0.000031482705,0.000015706404,0.98314166,0.006398544,0.008369411,0.000097338365,0.0003956927],"about_ca_topic_score_codex":0.0000010640802,"about_ca_topic_score_gemma":3.0289566e-8,"teacher_disagreement_score":0.6903927,"about_ca_system_score_codex":0.000056019937,"about_ca_system_score_gemma":0.000010585367,"threshold_uncertainty_score":0.9999216},"labels":[],"label_agreement":null},{"id":"W4393308507","doi":"10.3390/electronics13071274","title":"Energy Efficient Wireless Signal Detection: A Revisit through the Lens of Approximate Computing","year":2024,"lang":"en","type":"article","venue":"Electronics","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université du Québec à Trois-Rivières","funders":"Natural Sciences and Engineering Research Council of Canada; Hydro-Québec; CMC Microsystems","keywords":"Computer science; Approximation algorithm; Wireless; Multiplication (music); Efficient energy use; Signal-to-noise ratio (imaging); Approximation error; Phase-shift keying; Algorithm; Electronic engineering; Mathematics; Telecommunications; Bit error rate; Electrical engineering; Engineering; Decoding methods","score_opus":0.006774142388260823,"score_gpt":0.20022086152223662,"score_spread":0.1934467191339758,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4393308507","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.23483396,0.044278216,0.7168545,0.000092070506,0.0006809865,0.00019801117,0.000003979642,0.00079124846,0.0022670338],"genre_scores_gemma":[0.9985525,0.0008974766,0.00020617072,0.000027732784,0.00020188204,0.000010679998,0.0000028467753,0.000053838998,0.00004685362],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988315,0.000033276778,0.00027085774,0.00019412552,0.00022797364,0.0004422822],"domain_scores_gemma":[0.99957067,0.00009052053,0.000031973246,0.0002521932,0.000033127788,0.000021494901],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00022786755,0.00017931857,0.00018740565,0.000060155387,0.00010233026,0.00005753097,0.00021313445,0.00007352346,0.000022540296],"category_scores_gemma":[0.0000026738692,0.00013744942,0.00009001572,0.000552166,0.00004422924,0.00009684969,0.000036130015,0.0003309835,0.0000203376],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020447938,0.000041023988,0.000004917194,0.00058740884,0.0002995954,0.000013101243,0.002400221,0.6865637,0.109329924,0.028021472,0.00082692807,0.17189132],"study_design_scores_gemma":[0.00008544513,0.000067136134,0.0000038025116,0.00008995171,0.000027820946,0.000021619879,0.000023213448,0.7926021,0.17525578,0.0001482182,0.031534072,0.00014081059],"about_ca_topic_score_codex":0.0000058027913,"about_ca_topic_score_gemma":0.0000087540875,"teacher_disagreement_score":0.76371855,"about_ca_system_score_codex":0.0001906927,"about_ca_system_score_gemma":0.00005709631,"threshold_uncertainty_score":0.56050247},"labels":[],"label_agreement":null},{"id":"W4396560422","doi":"10.1145/3663480","title":"DyRecMul: Fast and Low-Cost Approximate Multiplier for FPGAs using Dynamic Reconfiguration","year":2024,"lang":"en","type":"article","venue":"ACM Transactions on Reconfigurable Technology and Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":7,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Institut National de la Recherche Scientifique","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Computer science; Lookup table; Field-programmable gate array; Control reconfiguration; Multiplier (economics); Computation; Computer hardware; Digital signal processing; Parallel computing; Reconfigurable computing; Algorithm; Embedded system","score_opus":0.015553946343726152,"score_gpt":0.24048176955932685,"score_spread":0.2249278232156007,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4396560422","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.25695124,0.0044530123,0.73123205,0.0002994916,0.0023546976,0.001873271,0.00016620975,0.0021085406,0.0005614615],"genre_scores_gemma":[0.9963241,0.0006955726,0.0016704615,0.0000103341345,0.000029493398,0.0005801799,0.000016812435,0.00008078579,0.0005922573],"study_design_codex":"design_other","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986243,0.000023327255,0.00041282864,0.00045108178,0.00008492437,0.00040351268],"domain_scores_gemma":[0.9992504,0.00015993837,0.000040098203,0.00042610912,0.000052144853,0.0000712825],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00027358375,0.00030424492,0.00035350915,0.0008802409,0.00029206485,0.00016624112,0.00016946699,0.00047844008,0.00002737165],"category_scores_gemma":[0.000015911673,0.00029630636,0.00005642919,0.0004934449,0.00011401885,0.00037489829,0.0000024865412,0.0004190782,0.000028946568],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00009131683,0.00007873931,0.00007033512,0.00435039,0.0006415457,0.000024554021,0.00081484625,0.12284509,0.1340369,0.0019507783,0.00024277047,0.73485273],"study_design_scores_gemma":[0.0005212003,0.000076040415,0.000016150663,0.00058205874,0.00007924809,0.00024367645,0.00048200754,0.9669644,0.027415268,0.0005454575,0.0026996075,0.00037484805],"about_ca_topic_score_codex":0.000014915562,"about_ca_topic_score_gemma":0.000022643653,"teacher_disagreement_score":0.84411937,"about_ca_system_score_codex":0.00012956088,"about_ca_system_score_gemma":0.000028035534,"threshold_uncertainty_score":0.9999489},"labels":[],"label_agreement":null},{"id":"W4396949462","doi":"10.1109/isqed60706.2024.10528723","title":"Fake Timer: An Engine for Accurate Timing Estimation in Register Transfer Level Designs","year":2024,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Infineon Technologies (Canada)","funders":"","keywords":"Timer; Computer science; Register (sociolinguistics); Register-transfer level; Transfer (computing); Register file; Computer hardware; Logic gate; Logic synthesis; Instruction set; Parallel computing; Microcontroller; Algorithm","score_opus":0.10237594261126658,"score_gpt":0.29624447600539905,"score_spread":0.19386853339413246,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4396949462","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.053294007,0.00018444906,0.94339275,0.000103338745,0.00040292382,0.00044445306,0.000019434801,0.00075877237,0.0013998657],"genre_scores_gemma":[0.9593992,0.000021611486,0.039121337,0.00004430587,0.00007296339,0.00012440678,0.000049649207,0.000084501546,0.001082001],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990169,0.000013093787,0.00029216806,0.00023629268,0.00011664836,0.00032488696],"domain_scores_gemma":[0.9996143,0.000088639266,0.000005029225,0.0002068272,0.000021204261,0.000063984866],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00027759885,0.00020194238,0.00017147328,0.00026049855,0.000031750307,0.00011739279,0.00013230662,0.000105117004,0.00015098702],"category_scores_gemma":[0.0000105013205,0.00018535387,0.000052081577,0.00028299607,0.000013602376,0.00090468035,0.000005747534,0.00014810526,0.00012959873],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000035102137,0.000039390277,0.00003287045,0.00075196277,0.00008085786,0.000024925428,0.002639104,0.84607285,0.042573906,0.002282968,0.0052056145,0.10026043],"study_design_scores_gemma":[0.00032970752,0.00006130877,0.00017676408,0.00009672636,0.000021186437,0.000006792134,0.000025151316,0.9619962,0.03394952,0.00013578107,0.0029379956,0.0002628679],"about_ca_topic_score_codex":0.000011453926,"about_ca_topic_score_gemma":0.000043145446,"teacher_disagreement_score":0.9061052,"about_ca_system_score_codex":0.00010149536,"about_ca_system_score_gemma":0.000026909744,"threshold_uncertainty_score":0.75585115},"labels":[],"label_agreement":null},{"id":"W4398133920","doi":"10.1016/j.heliyon.2024.e31120","title":"A novel energy efficient 4-bit vedic multiplier using modified GDI approach at 32 nm technology","year":2024,"lang":"en","type":"article","venue":"Heliyon","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":13,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Moncton","funders":"University of Johannesburg","keywords":"Multiplier (economics); Bit (key); Arithmetic; Computer science; Mathematics","score_opus":0.016667446425148287,"score_gpt":0.21125900298082592,"score_spread":0.19459155655567764,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4398133920","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.5949024,0.011520314,0.38496312,0.000043437623,0.0015632597,0.00023746467,0.000019078501,0.002146234,0.004604707],"genre_scores_gemma":[0.9913207,0.0002632048,0.0074338424,0.000034797333,0.00021965147,0.00007398808,0.000016035743,0.00013304279,0.0005047127],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99838,0.000010450124,0.00030633344,0.0004417705,0.00027726588,0.0005841794],"domain_scores_gemma":[0.9993594,0.000034604804,0.000023614215,0.00045527174,0.00003226792,0.000094831084],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013433342,0.00031109498,0.000269171,0.0005842425,0.00010858484,0.000059784506,0.00025105206,0.00032568525,0.000043078886],"category_scores_gemma":[0.000012611116,0.00029570586,0.00008511709,0.00086533313,0.00007852855,0.000099363184,0.0001340621,0.0003136626,0.00020212232],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000115864905,0.000058209516,0.000029712082,0.00064327184,0.0000686979,0.00002470128,0.00030936225,0.6402882,0.35374644,0.0015706127,0.00025598067,0.002993285],"study_design_scores_gemma":[0.00040901845,0.000025770762,0.000033208435,0.0002688525,0.00003431313,0.000094982155,0.00004112199,0.93319786,0.055042766,0.000012451901,0.010492993,0.00034667572],"about_ca_topic_score_codex":0.000012854252,"about_ca_topic_score_gemma":0.000004991219,"teacher_disagreement_score":0.39641833,"about_ca_system_score_codex":0.00038113826,"about_ca_system_score_gemma":0.0000376808,"threshold_uncertainty_score":0.9999495},"labels":[],"label_agreement":null},{"id":"W4400811427","doi":"10.1109/aicas59952.2024.10595892","title":"A Cost-Effective Baugh-Wooley Approximate Multiplier for FPGA-based Machine Learning Computing","year":2024,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut National de la Recherche Scientifique","funders":"","keywords":"Computer science; Field-programmable gate array; Multiplier (economics); Parallel computing; Embedded system","score_opus":0.015392531269654576,"score_gpt":0.25066557064177364,"score_spread":0.23527303937211907,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4400811427","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.023092484,0.000712227,0.96672964,0.00006122339,0.00094081403,0.0024129776,0.000026567275,0.0032509072,0.0027731494],"genre_scores_gemma":[0.9733188,0.000010643729,0.025198027,0.00007376821,0.00020225727,0.0005027281,0.00006733959,0.00015763305,0.00046877965],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9985554,0.00003694588,0.00028983463,0.00037953904,0.00017911293,0.00055915915],"domain_scores_gemma":[0.99906236,0.0005522426,0.000023752176,0.00020664048,0.000048897895,0.00010608531],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00046363828,0.0003317206,0.00029716516,0.00023849217,0.00014969494,0.00017218369,0.0001691181,0.00011983692,0.00009143973],"category_scores_gemma":[0.00005351655,0.0002935499,0.00014022569,0.0003664111,0.00003191458,0.00022467482,0.000040440205,0.0004358036,0.00020794124],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005107285,0.000036810627,0.00044362547,0.0013095558,0.00019219478,0.000021654587,0.0008362168,0.83839434,0.010653634,0.0004687268,0.0022461214,0.14534606],"study_design_scores_gemma":[0.0008377453,0.00008858575,0.00011494218,0.00016351443,0.000036679354,0.0000055696014,0.00003560167,0.9334995,0.037750546,0.000034056917,0.027061587,0.00037164273],"about_ca_topic_score_codex":0.00001615525,"about_ca_topic_score_gemma":0.0000094000225,"teacher_disagreement_score":0.95022637,"about_ca_system_score_codex":0.00019399666,"about_ca_system_score_gemma":0.00002694944,"threshold_uncertainty_score":0.99995166},"labels":[],"label_agreement":null},{"id":"W4401872089","doi":"10.1016/j.mejo.2024.106390","title":"A power-efficient, single-phase, contention-free flip-flop with only three clock transistors","year":2024,"lang":"en","type":"article","venue":"Microelectronics Journal","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":6,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Flip-flop; Transistor; Power (physics); Electrical engineering; Single phase; Computer science; Electronic engineering; Engineering; Physics; Voltage; CMOS","score_opus":0.006934923915311269,"score_gpt":0.19972894206151395,"score_spread":0.19279401814620267,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401872089","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.736354,0.025696099,0.23281738,0.00037895172,0.0016500728,0.0003021844,0.000034298217,0.0006866512,0.0020803849],"genre_scores_gemma":[0.9969488,0.00028837775,0.001861579,0.00005580496,0.0002882838,0.000010521923,0.000011543348,0.00018479789,0.00035032965],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.9974742,0.000036228204,0.0005588461,0.00035089662,0.00049448945,0.0010853596],"domain_scores_gemma":[0.9990571,0.00005365211,0.0000672738,0.00043887427,0.0001445029,0.00023857293],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00041492717,0.00045178575,0.00037479325,0.00048009586,0.00025718825,0.00049936614,0.0005895292,0.00016010058,0.00021990755],"category_scores_gemma":[0.000014523841,0.00038516615,0.00023745722,0.00074967474,0.0000907469,0.0003603639,0.000025018955,0.0013687221,0.00012362134],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00073278625,0.0010830661,0.00035963987,0.000503844,0.002910013,0.0016149923,0.0037756152,0.096865535,0.75371224,0.007939585,0.07662747,0.053875193],"study_design_scores_gemma":[0.0140304,0.006775696,0.00033180162,0.0017051046,0.0007979044,0.017243357,0.00033579278,0.23662329,0.09326677,0.0013070259,0.62434024,0.0032426585],"about_ca_topic_score_codex":0.000004058819,"about_ca_topic_score_gemma":0.00013535724,"teacher_disagreement_score":0.6604455,"about_ca_system_score_codex":0.0010068101,"about_ca_system_score_gemma":0.00045383623,"threshold_uncertainty_score":0.99986005},"labels":[],"label_agreement":null},{"id":"W4401978728","doi":"10.21468/scipostphyscodeb.34-r1.3","title":"Codebase release 1.3 for HYPERTILING","year":2024,"lang":"en","type":"article","venue":"SciPost Physics Codebases","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"Deutsche Forschungsgemeinschaft","keywords":"Codebase; Computer science; Programming language; Software","score_opus":0.01559889072595099,"score_gpt":0.23280021702378395,"score_spread":0.21720132629783295,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4401978728","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.55567116,0.014172513,0.4017077,0.0005873284,0.007896475,0.0019753696,0.0009878095,0.009415428,0.007586218],"genre_scores_gemma":[0.9953679,0.0001098399,0.0027888813,0.00014718996,0.0007467779,0.0001668092,0.000097540746,0.000179079,0.0003959892],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99859923,0.000014672972,0.00027660906,0.00036788004,0.0002381258,0.0005034795],"domain_scores_gemma":[0.99906015,0.00029940618,0.00001784203,0.00040258706,0.00007621261,0.00014379175],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00014910413,0.00030773363,0.00025420837,0.00011248274,0.00014045094,0.00017933697,0.0002287988,0.00007476091,0.000042341217],"category_scores_gemma":[0.00003830052,0.00029218293,0.00017208059,0.00045084793,0.00006673973,0.00056920684,0.00003455105,0.00020154052,0.00037073877],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024348828,0.00031642793,0.00022886896,0.004742921,0.00067951967,0.00019205365,0.0019833804,0.284431,0.26292872,0.025149727,0.15709858,0.2620053],"study_design_scores_gemma":[0.00033984604,0.0000878543,0.00001945509,0.000303392,0.00008837102,0.0000064750534,0.000032689673,0.77536243,0.17713425,0.0019557767,0.04417226,0.00049719785],"about_ca_topic_score_codex":0.000007645944,"about_ca_topic_score_gemma":0.0000057130583,"teacher_disagreement_score":0.49093142,"about_ca_system_score_codex":0.00010696607,"about_ca_system_score_gemma":0.00008671023,"threshold_uncertainty_score":0.99995303},"labels":[],"label_agreement":null},{"id":"W4402477126","doi":"10.11159/icert24.110","title":"Battery Depth-of-Discharge Optimization for Maximized Return in Electricity Markets","year":2024,"lang":"en","type":"article","venue":"Proceedings of the World Congress on New Technologies","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Electricity; Battery (electricity); Depth of discharge; Environmental science; Business; Electrical engineering; Engineering; Power (physics)","score_opus":0.01069107749152445,"score_gpt":0.2227401817796744,"score_spread":0.21204910428814994,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402477126","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96043116,0.005412036,0.00404729,0.006960319,0.00361235,0.0035335259,0.00003895732,0.007129237,0.008835131],"genre_scores_gemma":[0.99077564,0.00033952258,0.007860905,0.0000134383845,0.000025928699,0.00012293778,0.0000012949595,0.000050639654,0.0008096703],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99884987,0.000003063343,0.0003882118,0.0002494893,0.00019675714,0.00031259263],"domain_scores_gemma":[0.999489,0.00014300854,0.00010524394,0.00018190026,0.00006318269,0.00001766713],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00024954835,0.00022260736,0.00032523635,0.0007878651,0.000037015474,0.000058654772,0.00069665123,0.0001490345,0.000010940405],"category_scores_gemma":[0.00024684527,0.00016707211,0.000100180216,0.0013858846,0.0000901289,0.00032056673,0.000104065606,0.0003367774,0.0000018225847],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0019588661,0.00032822287,0.029866794,0.010259969,0.0009480794,0.000008198055,0.0007976684,0.051426705,0.30468276,0.03922276,0.29071015,0.26978981],"study_design_scores_gemma":[0.0005934659,0.0000557725,0.00030717265,0.00097077625,0.000032843527,0.0000025262243,0.00006683243,0.217134,0.7757954,0.0027782964,0.0020302748,0.00023263211],"about_ca_topic_score_codex":0.00000266358,"about_ca_topic_score_gemma":0.0000072906732,"teacher_disagreement_score":0.47111264,"about_ca_system_score_codex":0.000105864565,"about_ca_system_score_gemma":0.000025963038,"threshold_uncertainty_score":0.6813003},"labels":[],"label_agreement":null},{"id":"W4402753789","doi":"10.1109/mwscas60917.2024.10658880","title":"Scalable Low-Complexity Implementation of Constant Matrix Multiplication Circuits","year":2024,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Scalability; Multiplication (music); Computer science; Constant (computer programming); Matrix multiplication; Electronic circuit; Matrix (chemical analysis); Mathematics; Electrical engineering; Physics; Engineering; Materials science","score_opus":0.018569530336712405,"score_gpt":0.2810805633387269,"score_spread":0.2625110330020145,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4402753789","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.8757347,0.0006414485,0.10902902,0.00008852716,0.0006648443,0.00058862334,0.00007089123,0.0012418944,0.011940063],"genre_scores_gemma":[0.99770594,0.000055417244,0.0019412137,0.000009588643,0.000041188716,0.0000304071,0.000032103188,0.000027804856,0.00015636219],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99918133,0.000010015527,0.00030207404,0.00015347614,0.00015988428,0.00019320635],"domain_scores_gemma":[0.9996613,0.000037475154,0.00001971307,0.00019568634,0.000042693857,0.00004313437],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0001532628,0.00011428031,0.00012564946,0.0001360131,0.000027978695,0.00004174579,0.00009820057,0.000045499946,0.00080799015],"category_scores_gemma":[0.000003152995,0.00010810837,0.000039642564,0.00032535288,0.000038007798,0.00030272565,0.000015284337,0.00007666958,0.00028946876],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000068563095,0.00006076529,0.0050628516,0.0025256863,0.00017535867,0.000008656331,0.0016243216,0.008167278,0.7996468,0.07059307,0.017213382,0.09491501],"study_design_scores_gemma":[0.00066195155,0.00005336717,0.010524734,0.0001286297,0.000045062352,0.000011711021,0.00045061542,0.30103838,0.6817933,0.0013362983,0.003555893,0.0004000845],"about_ca_topic_score_codex":0.00007246749,"about_ca_topic_score_gemma":0.000033240925,"teacher_disagreement_score":0.29287112,"about_ca_system_score_codex":0.00010516887,"about_ca_system_score_gemma":0.000035222547,"threshold_uncertainty_score":0.88469255},"labels":[],"label_agreement":null},{"id":"W4403278953","doi":"10.1109/fpl64840.2024.00044","title":"SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs","year":2024,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":15,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Simon Fraser University","funders":"","keywords":"Acceleration; Field-programmable gate array; Computer science; Enhanced Data Rates for GSM Evolution; Bit (key); Diffusion; Parallel computing; Embedded system; Physics; Telecommunications; Computer network","score_opus":0.009057775573612481,"score_gpt":0.20318133137107566,"score_spread":0.19412355579746318,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4403278953","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.84849584,0.00069644646,0.028443199,0.00020083929,0.0033222758,0.00036845123,0.000008497577,0.0028758175,0.11558863],"genre_scores_gemma":[0.9911354,0.00017981927,0.00041920354,0.00008714336,0.0003116059,0.000029139395,0.000020993046,0.00006239128,0.0077542984],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99908376,0.00000975042,0.00018960584,0.00021780957,0.00021189681,0.00028716156],"domain_scores_gemma":[0.9996141,0.000043098426,0.000007239088,0.00024736335,0.000019771453,0.00006842821],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00011346141,0.00018224647,0.0001277003,0.00016868257,0.000065831104,0.00019070078,0.00012217966,0.00009622985,0.0011772749],"category_scores_gemma":[0.0000064307233,0.00015103909,0.000045391647,0.00030227797,0.000011349557,0.0004793721,0.000026735242,0.00020465445,0.002891416],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000042500524,0.00018040839,0.00030210643,0.0011085081,0.00014816714,0.000100466714,0.0016075093,0.11962401,0.38612542,0.018646082,0.38769466,0.084420145],"study_design_scores_gemma":[0.00034398035,0.0001106172,0.00086218916,0.00021561598,0.00001868194,0.000005743441,0.000038387603,0.6967048,0.2037988,0.00021152516,0.09724778,0.00044184824],"about_ca_topic_score_codex":0.00001418664,"about_ca_topic_score_gemma":0.000012489293,"teacher_disagreement_score":0.57708085,"about_ca_system_score_codex":0.00015739132,"about_ca_system_score_gemma":0.000021781963,"threshold_uncertainty_score":0.9997358},"labels":[],"label_agreement":null},{"id":"W4404609329","doi":"10.1109/epeps61853.2024.10754100","title":"Worst-Case Voltage Droop Using Peak Distortion Analysis","year":2024,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Voltage droop; Distortion (music); Computer science; Voltage; Control theory (sociology); Electronic engineering; Electrical engineering; Voltage regulator; Telecommunications; Engineering; Artificial intelligence; Control (management); Bandwidth (computing)","score_opus":0.012275961205427545,"score_gpt":0.23069152363617731,"score_spread":0.21841556243074978,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4404609329","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46703684,0.0005447361,0.52763164,0.000007938015,0.00058267947,0.000069347356,0.0000060040848,0.0009466105,0.0031742249],"genre_scores_gemma":[0.9971141,0.000019877132,0.0015495998,0.000012855736,0.0001505972,0.000007441211,0.000015142457,0.000045557525,0.0010847929],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99912494,0.00000805395,0.00023299624,0.00021774317,0.00016030097,0.0002559789],"domain_scores_gemma":[0.99958104,0.000029426643,0.0000111541685,0.0002766062,0.000019429135,0.00008234531],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00015682429,0.00016723108,0.00018006278,0.00048568303,0.00006586276,0.00013265628,0.000083636216,0.0000722528,0.00055343594],"category_scores_gemma":[0.000006335829,0.00015155697,0.0001450346,0.0014878941,0.000018641169,0.00041317308,0.000021212534,0.0001491279,0.00027431076],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014445984,0.00007516611,0.004563178,0.0008253991,0.0038248196,0.005782224,0.0028553912,0.86845845,0.06386078,0.0036519119,0.010772821,0.03531542],"study_design_scores_gemma":[0.000059899965,0.000009295825,0.00035740802,0.000020710468,0.0004809792,0.00010058769,0.00006192613,0.992035,0.002981285,0.00004586904,0.0036040666,0.00024300913],"about_ca_topic_score_codex":0.000104356885,"about_ca_topic_score_gemma":0.000119816505,"teacher_disagreement_score":0.5300773,"about_ca_system_score_codex":0.00022760732,"about_ca_system_score_gemma":0.000014287196,"threshold_uncertainty_score":0.6180314},"labels":[],"label_agreement":null},{"id":"W4405709431","doi":"10.23919/emc.2003.10806152","title":"Addressing Complexity of High-Speed Interconnects Using Model Reduction Techniques","year":2003,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Carleton University","funders":"","keywords":"Reduction (mathematics); Computer science; Parallel computing; Computer architecture; Mathematics","score_opus":0.12022528858702823,"score_gpt":0.2884740950097286,"score_spread":0.16824880642270035,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4405709431","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.69238716,0.000050744984,0.29835668,0.000008207442,0.00024669175,0.00015476086,0.0000027308035,0.00056170486,0.008231316],"genre_scores_gemma":[0.84630454,0.000012120046,0.15355517,0.000008396647,0.000030775842,0.0000028333557,0.0000026786922,0.000035747817,0.000047756923],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99914384,0.000027466942,0.000294185,0.00015846251,0.00014393101,0.00023214308],"domain_scores_gemma":[0.9995668,0.000011447976,0.000047806414,0.00025800325,0.00006760307,0.00004837486],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00018295144,0.00016506891,0.00023277066,0.00018094658,0.00005326421,0.000024309034,0.00010961702,0.000096320175,0.00008351494],"category_scores_gemma":[0.000016942839,0.0001621285,0.000044941076,0.0002285652,0.000094958756,0.00041413217,0.000018491583,0.00014174347,0.00000624653],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000008687299,0.000031889736,0.000026277361,0.00012509275,0.000031156913,0.0000011327594,0.00033293685,0.18757272,0.7976298,0.012315847,0.0005251994,0.0013993125],"study_design_scores_gemma":[0.00010704847,0.000014567146,0.000013805311,0.0000668163,0.00000986364,0.00001374564,0.00004496884,0.39233783,0.6051867,0.002045702,0.000025629903,0.0001333102],"about_ca_topic_score_codex":0.000054848333,"about_ca_topic_score_gemma":0.0000043844802,"teacher_disagreement_score":0.20476511,"about_ca_system_score_codex":0.00013264688,"about_ca_system_score_gemma":0.000025531475,"threshold_uncertainty_score":0.66114086},"labels":[],"label_agreement":null},{"id":"W4406265581","doi":"10.1109/sips62058.2024.00044","title":"Fast Energy Optimization of On-Chip ECC Memories","year":2024,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"","keywords":"Computer science; Chip; System on a chip; Energy (signal processing); Embedded system; Parallel computing; Telecommunications; Physics","score_opus":0.005643384558273341,"score_gpt":0.18425371380778158,"score_spread":0.17861032924950823,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406265581","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.029676039,0.0007995717,0.8025651,0.00009632335,0.0023283928,0.00010229451,0.000012590519,0.0016908593,0.16272882],"genre_scores_gemma":[0.992636,0.00013435869,0.005127741,0.000022052938,0.00010531349,0.000008480796,0.000010206035,0.00003664288,0.0019191944],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.999501,0.000005737686,0.0001447781,0.00010171338,0.0001210828,0.00012568665],"domain_scores_gemma":[0.9997631,0.000034768786,0.0000069265852,0.00014822849,0.000017758903,0.000029246006],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000046593424,0.00010277025,0.00010061009,0.00013200848,0.000015795797,0.000031984688,0.0000808345,0.00004874416,0.00039653268],"category_scores_gemma":[0.0000045929723,0.00008663094,0.00003160807,0.00024732208,0.000018212095,0.00017227279,0.000011291924,0.000055699064,0.000065617765],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000027011524,0.000006060325,0.00001812922,0.000073758245,0.000030147721,0.0000031449117,0.00016671505,0.9812296,0.0012885135,0.009281211,0.0042808647,0.0036191735],"study_design_scores_gemma":[0.000073038,0.000040544855,0.00003499809,0.000049260034,0.000009069406,0.0000021753235,0.000032173586,0.87127215,0.12402654,0.00008348169,0.0042552035,0.000121339726],"about_ca_topic_score_codex":0.000008614546,"about_ca_topic_score_gemma":0.000004153127,"teacher_disagreement_score":0.96295995,"about_ca_system_score_codex":0.000032102667,"about_ca_system_score_gemma":0.0000137902525,"threshold_uncertainty_score":0.4341755},"labels":[],"label_agreement":null},{"id":"W4406653441","doi":"10.1016/b978-0-7506-0857-2.50022-8","title":"10.1016/b978-0-7506-0857-2.50022-8","year":2000,"lang":"en","type":"book-chapter","venue":"Time to knit","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Electronic circuit; Computer science; Electrical engineering; Engineering","score_opus":0.005582488642220227,"score_gpt":0.14606949979996495,"score_spread":0.14048701115774473,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406653441","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000025088434,0.00075510127,0.000012458403,0.000027866095,0.00003095333,0.000538207,0.00013651742,0.0013817622,0.9971146],"genre_scores_gemma":[0.000008341281,0.0000036396027,0.00023278879,0.000029035198,0.0007112925,0.000047425445,0.00014773563,0.00046072502,0.998359],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9976915,0.000011647144,0.0005576164,0.00054569606,0.00050443615,0.0006890656],"domain_scores_gemma":[0.99848354,0.000059328893,0.00007100335,0.0009889834,0.00006619662,0.00033096844],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0001508317,0.00083933613,0.0007297957,0.0004991529,0.00008790228,0.00009384919,0.00067191216,0.000613193,0.9954232],"category_scores_gemma":[0.000008390855,0.0009170391,0.00023171722,0.00011201013,0.00006443734,0.00020707342,0.00009625237,0.00072559016,0.9980065],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003979828,0.000012342633,8.2892475e-9,0.00009385216,0.00019276227,0.00005921922,0.000027604223,0.0034264699,0.00004057598,0.0000509574,0.3474653,0.6485911],"study_design_scores_gemma":[0.0002705172,0.00012842835,9.2926837e-7,0.00021656182,0.000098273915,0.000027117198,1.6885481e-7,0.000947188,0.00011528448,0.000088087625,0.99703145,0.0010759925],"about_ca_topic_score_codex":0.000006231259,"about_ca_topic_score_gemma":3.4399315e-7,"teacher_disagreement_score":0.6495662,"about_ca_system_score_codex":0.00027408305,"about_ca_system_score_gemma":0.000057302106,"threshold_uncertainty_score":0.999328},"labels":[],"label_agreement":null},{"id":"W4406672160","doi":"10.1016/b978-0-08-051195-5.50008-7","title":"10.1016/b978-0-08-051195-5.50008-7","year":2000,"lang":"en","type":"book-chapter","venue":"Time to knit","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Buffer (optical fiber); CMOS; AND-OR-Invert; Electronic circuit; Computer science; Pass transistor logic; Electronic engineering; Materials science; Electrical engineering; Optoelectronics; Engineering; Digital electronics; Telecommunications","score_opus":0.005717950021506772,"score_gpt":0.1477049036638547,"score_spread":0.14198695364234792,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4406672160","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0000025681413,0.00085092447,0.000013118271,0.000028474638,0.000030794847,0.00053923205,0.00012816614,0.0013970042,0.9970097],"genre_scores_gemma":[0.00000971758,0.000008226263,0.00024986052,0.000028880573,0.0006984995,0.000045291315,0.00014090117,0.00046967916,0.99834895],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9976785,0.000012313491,0.0005608185,0.0005454556,0.0005026297,0.00070028077],"domain_scores_gemma":[0.99842536,0.00006299779,0.000068471716,0.0010384195,0.00006472338,0.00034000902],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00015046408,0.0008521197,0.00075299846,0.0004911943,0.00009300751,0.000104103725,0.00068819633,0.0006332576,0.99514145],"category_scores_gemma":[0.000008278931,0.00093177153,0.00023507304,0.00010405527,0.00006664996,0.00021632368,0.000097312644,0.0007040096,0.99825627],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000041103056,0.0000121985595,6.5153514e-9,0.00009160108,0.0001937943,0.00005892222,0.000028400635,0.003759585,0.000039070655,0.00006334848,0.5189556,0.4767564],"study_design_scores_gemma":[0.00028720265,0.00013144493,7.5212307e-7,0.00023662898,0.00009706111,0.000028359913,1.7203949e-7,0.0012249711,0.00013377896,0.000087517896,0.9966826,0.0010895508],"about_ca_topic_score_codex":0.000005617841,"about_ca_topic_score_gemma":3.2956214e-7,"teacher_disagreement_score":0.47772697,"about_ca_system_score_codex":0.0002778816,"about_ca_system_score_gemma":0.0000625055,"threshold_uncertainty_score":0.9993133},"labels":[],"label_agreement":null},{"id":"W4407953460","doi":"10.1145/3706628.3708838","title":"Measuring the Minimum Power Requirement of FPGA Architectural Specifications","year":2025,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Toronto Metropolitan University","funders":"","keywords":"Field-programmable gate array; Computer science; Reliability engineering; Power (physics); Computer architecture; Embedded system; Engineering","score_opus":0.034905324560523816,"score_gpt":0.22336118028421748,"score_spread":0.18845585572369367,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4407953460","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6358698,0.00065942365,0.055649325,0.0013566613,0.0012590892,0.0005480443,0.0000055828564,0.00047340422,0.30417868],"genre_scores_gemma":[0.99716014,0.0000178462,0.0012306276,0.00005068226,0.000028342905,0.000024831097,0.0000013126315,0.000013159253,0.0014730899],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9992546,0.000015586655,0.00026064925,0.00011046179,0.00016731897,0.0001913862],"domain_scores_gemma":[0.9994171,0.00006525959,0.000020694373,0.00043125395,0.000040764036,0.000024894149],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017159164,0.00011044327,0.00011464293,0.000119430224,0.00006121688,0.000020470861,0.0002821751,0.000030731564,0.00018677302],"category_scores_gemma":[0.000017382203,0.00007501282,0.00005488042,0.00031085798,0.00005162894,0.000070730326,0.000037323025,0.000111431684,0.00005459131],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00008316499,0.00025127004,0.0054608285,0.00061944517,0.0010585577,0.000006676897,0.00885357,0.13507861,0.6328729,0.07320705,0.08778227,0.054725666],"study_design_scores_gemma":[0.00095780264,0.00007484374,0.0635925,0.0002173887,0.000081532904,0.000007926753,0.00093417126,0.025189545,0.85609233,0.0014186032,0.05086291,0.0005704368],"about_ca_topic_score_codex":0.000007666848,"about_ca_topic_score_gemma":0.000011598744,"teacher_disagreement_score":0.36129034,"about_ca_system_score_codex":0.00006143677,"about_ca_system_score_gemma":0.000021127817,"threshold_uncertainty_score":0.3058934},"labels":[],"label_agreement":null},{"id":"W4408048744","doi":"10.1109/vlsid64188.2025.00027","title":"Interconnect Optimization for Timing and Power [IOTAP]","year":2025,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Computer science; Interconnection; Power (physics); Power optimization; Reliability engineering; Power consumption; Engineering; Telecommunications","score_opus":0.006684994891093146,"score_gpt":0.2154433429174473,"score_spread":0.20875834802635415,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4408048744","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.042072654,0.0002241414,0.9324006,0.00011842777,0.0005187924,0.0002450674,0.000002049507,0.0003560221,0.024062274],"genre_scores_gemma":[0.95825887,0.000046565645,0.04040645,0.00014470526,0.000020288808,0.000032182033,0.00000468368,0.00002013127,0.0010661139],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99960244,0.0000036867198,0.00011679286,0.00010605748,0.000033408374,0.00013762541],"domain_scores_gemma":[0.9997837,0.00005794115,0.000007071491,0.00010442665,0.000023971097,0.000022891645],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00007789804,0.000088696455,0.0000931984,0.0001110293,0.000038122183,0.00003999881,0.00005840099,0.00005066501,0.00012916277],"category_scores_gemma":[0.000021422535,0.000082654085,0.000020482626,0.00011249619,0.000011214365,0.00017040648,0.000018362216,0.0000449571,0.000007684054],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000046860278,0.000032618034,0.0008597508,0.0005285727,0.00021195514,0.000002184019,0.0010623831,0.8928759,0.007281391,0.013677364,0.044904225,0.038516764],"study_design_scores_gemma":[0.0004142057,0.00002928457,0.00012194864,0.000045970253,0.0000137267125,0.0000012153148,0.00007152035,0.9809419,0.011338408,0.00010713791,0.0067809043,0.00013379588],"about_ca_topic_score_codex":0.0000018245078,"about_ca_topic_score_gemma":0.0000022371912,"teacher_disagreement_score":0.9161862,"about_ca_system_score_codex":0.00003275656,"about_ca_system_score_gemma":0.0000071968725,"threshold_uncertainty_score":0.33705357},"labels":[],"label_agreement":null},{"id":"W4409475103","doi":"10.1109/pree63126.2024.10955825","title":"Efficient Explicit Method for Representing Saturation of Synchronous Machines Using 2-D Lookup Tables","year":2024,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Lookup table; Computer science; Parallel computing; Saturation (graph theory); Algorithm; Mathematics; Programming language; Combinatorics","score_opus":0.014879133250416166,"score_gpt":0.28092561067673016,"score_spread":0.266046477426314,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4409475103","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.24448322,0.0011356588,0.7521172,0.000015319945,0.0006225961,0.00029177588,0.000009405372,0.00037386754,0.0009509696],"genre_scores_gemma":[0.79699177,0.000010834028,0.20258373,0.0000064045425,0.00015607716,0.000026844838,0.000008924522,0.000049401337,0.0001660466],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9990308,0.000017827168,0.00032938755,0.00022414056,0.00014765808,0.00025016352],"domain_scores_gemma":[0.99946076,0.00020792107,0.000028905486,0.00022025319,0.00004842206,0.000033740303],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00037927035,0.00015795793,0.00020282697,0.00019532531,0.000057249395,0.000073740266,0.00010289303,0.00006815903,0.00006566054],"category_scores_gemma":[0.00003666708,0.00013526081,0.000085413565,0.0003038379,0.000011036259,0.00014209066,0.000029519895,0.000086961765,0.000009391406],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005193294,0.000009629388,0.00004507336,0.0006142621,0.00005617275,0.0000018263786,0.0003635227,0.6959956,0.28956145,0.0014244411,0.00038365854,0.011539139],"study_design_scores_gemma":[0.000106205654,0.000015571517,0.000029154207,0.000112805996,0.000037755734,0.000009408046,0.00005506297,0.84871674,0.15025774,0.000074559706,0.00044920322,0.00013576544],"about_ca_topic_score_codex":0.0000847478,"about_ca_topic_score_gemma":0.0000075660146,"teacher_disagreement_score":0.55250853,"about_ca_system_score_codex":0.000083810286,"about_ca_system_score_gemma":0.00002444796,"threshold_uncertainty_score":0.55157757},"labels":[],"label_agreement":null},{"id":"W4409916950","doi":"10.1109/tcsii.2025.3565551","title":"Clock Edge Triggering Control in Topology-Based Logic Dynamic Systems Using Matrix Approaches","year":2025,"lang":"en","type":"article","venue":"IEEE Transactions on Circuits & Systems II Express Briefs","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Lakehead University","funders":"Natural Science Foundation of Shandong Province; National Natural Science Foundation of China","keywords":"Topology (electrical circuits); Matrix (chemical analysis); Computer science; Enhanced Data Rates for GSM Evolution; Control (management); Control theory (sociology); Engineering; Materials science; Electrical engineering; Artificial intelligence","score_opus":0.024604296999332573,"score_gpt":0.24270989627940395,"score_spread":0.2181055992800714,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4409916950","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.101195544,0.0035238029,0.8852066,0.000032895714,0.006118362,0.0018645301,0.00012436308,0.00091864914,0.0010152676],"genre_scores_gemma":[0.9983276,0.000041314863,0.000116129,0.00004068767,0.00009944053,0.0007336279,0.0000068478134,0.00012036176,0.00051399757],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99657387,0.00028398522,0.0011428092,0.00070227374,0.00039112204,0.0009059634],"domain_scores_gemma":[0.99848944,0.00028381497,0.0001419569,0.0008567225,0.000078656856,0.00014939457],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005689782,0.0006290349,0.0010270646,0.0011466517,0.0003920379,0.00018154865,0.00052656705,0.0005225461,0.000013627218],"category_scores_gemma":[0.0000061645655,0.0006749604,0.00022257684,0.0009910717,0.00011697986,0.0003822974,0.000003376932,0.00075225055,0.000033579305],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000034496705,0.00014805353,0.000045734585,0.0012508983,0.00016988906,0.000026758918,0.0003195687,0.9699628,0.026786026,0.0005328548,0.00006334425,0.00065961987],"study_design_scores_gemma":[0.0030481217,0.000087430104,0.000051756433,0.001251417,0.00013960096,0.000051062416,0.00038160942,0.9869672,0.006115331,0.00001248905,0.0011955401,0.000698433],"about_ca_topic_score_codex":0.00042816403,"about_ca_topic_score_gemma":0.000044455675,"teacher_disagreement_score":0.89713204,"about_ca_system_score_codex":0.0010247699,"about_ca_system_score_gemma":0.0001953911,"threshold_uncertainty_score":0.99957013},"labels":[],"label_agreement":null},{"id":"W4411698897","doi":"10.1007/s00034-025-03214-6","title":"Efficient and High Accuracy Approximate Multiplier Design Approach for AI Application","year":2025,"lang":"en","type":"article","venue":"Circuits Systems and Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":4,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Institut interdisciplinaire d'innovation technologique; Université de Sherbrooke","funders":"","keywords":"Multiplier (economics); Mathematics; Computer science; Algorithm; Applied mathematics; Arithmetic; Reliability engineering; Engineering; Economics","score_opus":0.014096614264637892,"score_gpt":0.2298529554251578,"score_spread":0.2157563411605199,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4411698897","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.025307614,0.0053921305,0.96689713,0.00001220221,0.00012001015,0.0015140683,0.000007715768,0.00027852503,0.0004706105],"genre_scores_gemma":[0.9956684,0.000019720312,0.0033829308,0.000032308988,0.00010239977,0.0006723769,0.000013166052,0.00004433991,0.00006432063],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99869245,0.000028558123,0.00037398364,0.00040366763,0.00014957793,0.0003517649],"domain_scores_gemma":[0.9994424,0.00012379637,0.00007806285,0.00016260278,0.00010889393,0.00008421592],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00049236516,0.00025464056,0.00032768006,0.00017826278,0.00031288623,0.00031004875,0.00012708365,0.00014867664,6.4211326e-7],"category_scores_gemma":[0.000016724278,0.00023233281,0.000026513135,0.00028579176,0.00005868285,0.00019039385,0.000025145346,0.00014734318,0.0000014430354],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00002517605,0.00006868315,0.00028624778,0.008424253,0.0000773686,0.0000010311084,0.001063474,0.70275635,0.05409404,0.002171187,0.0003007433,0.23073144],"study_design_scores_gemma":[0.00071474764,0.000022133618,0.00017437123,0.00024173311,0.00004402702,0.000010291963,0.00017256162,0.99493027,0.0029731507,0.00013020287,0.00031748618,0.00026900726],"about_ca_topic_score_codex":0.000008096588,"about_ca_topic_score_gemma":1.1253868e-7,"teacher_disagreement_score":0.9703608,"about_ca_system_score_codex":0.00006831064,"about_ca_system_score_gemma":0.00004986581,"threshold_uncertainty_score":0.94742566},"labels":[],"label_agreement":null},{"id":"W4412085130","doi":"10.1007/s10470-025-02459-0","title":"Design space exploration of array-based approximate squaring unit for error-tolerant computing","year":2025,"lang":"en","type":"article","venue":"Analog Integrated Circuits and Signal Processing","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":5,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Unit (ring theory); Computer science; Space (punctuation); Algorithm; Electronic engineering; Mathematics; Theoretical computer science; Topology (electrical circuits); Engineering; Combinatorics","score_opus":0.036753504827532556,"score_gpt":0.25731751204746195,"score_spread":0.2205640072199294,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4412085130","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.040162526,0.00072445365,0.9575178,0.00004691834,0.00009795991,0.00043043002,0.0000058746377,0.00026060836,0.00075344736],"genre_scores_gemma":[0.99169326,0.000012016211,0.008053696,0.00006710134,0.00003391088,0.000035800495,0.000034207074,0.000042634154,0.000027349417],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9986018,0.00004976012,0.0004993652,0.00030413453,0.00016271473,0.000382223],"domain_scores_gemma":[0.9992159,0.00015768538,0.00012974697,0.0001350315,0.00029744487,0.000064187225],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005096909,0.00029461648,0.00040321876,0.00040120873,0.00025522982,0.00014985641,0.00016966234,0.00014573947,0.0000062071913],"category_scores_gemma":[0.000025118783,0.0002697955,0.000057516187,0.00080161926,0.00008173124,0.00054146576,0.000009789226,0.0002544042,0.000001131134],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000053048778,0.000055508666,0.00042947812,0.0018658168,0.00010514744,0.000003731173,0.0016197237,0.7192013,0.15817806,0.00090164307,0.00010949966,0.117476985],"study_design_scores_gemma":[0.0006342494,0.00008626922,0.000058907262,0.0009888979,0.000064805696,0.0000016223299,0.00061798206,0.86016166,0.13617237,0.0008577074,0.00010206573,0.00025343796],"about_ca_topic_score_codex":0.00001998633,"about_ca_topic_score_gemma":0.000005390988,"teacher_disagreement_score":0.95153075,"about_ca_system_score_codex":0.00006182081,"about_ca_system_score_gemma":0.00017893597,"threshold_uncertainty_score":0.99997544},"labels":[],"label_agreement":null},{"id":"W4412803437","doi":"10.1109/pn66844.2025.11097130","title":"Switching Time Tuning in MZI Switch Leveraging Thermal Crosstalk and Differential Control","year":2025,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"McMaster University","funders":"","keywords":"Crosstalk; Optical switch; Computer science; Thermal; Differential (mechanical device); Optoelectronics; Electronic engineering; Physics; Engineering","score_opus":0.0029278738926893943,"score_gpt":0.18347034772608092,"score_spread":0.18054247383339153,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4412803437","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9262127,0.00021819561,0.06320834,0.00007310908,0.00028752646,0.00018883616,0.000001306522,0.00038002146,0.009429946],"genre_scores_gemma":[0.9987705,0.000013319071,0.00031691403,0.00010544372,0.000058538244,0.000016599846,0.0000020577436,0.000033094442,0.00068358495],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9989413,0.000024182857,0.00028178672,0.00022237768,0.00012236064,0.0004079969],"domain_scores_gemma":[0.99962556,0.000099248835,0.000018653609,0.00018622275,0.000015840254,0.00005446735],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00017268216,0.00022085597,0.00027438794,0.00024704394,0.000097375414,0.00015550105,0.00014795396,0.0000923204,0.00016834705],"category_scores_gemma":[0.000013248531,0.00020370833,0.000037177502,0.00021647307,0.000021312266,0.0003287525,0.00005752038,0.0002977584,0.000036704507],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00007121538,0.000044901262,0.054816443,0.00019703644,0.00017364648,0.000040548068,0.002083519,0.031049697,0.8807821,0.0004582884,0.0004220537,0.029860549],"study_design_scores_gemma":[0.0027628648,0.00001985646,0.07839137,0.00017400483,0.000026900483,0.000004990516,0.00008665907,0.9042898,0.01340729,0.00010641302,0.0003378275,0.00039203442],"about_ca_topic_score_codex":0.000045011846,"about_ca_topic_score_gemma":0.00001436719,"teacher_disagreement_score":0.8732401,"about_ca_system_score_codex":0.00008377727,"about_ca_system_score_gemma":0.000022877033,"threshold_uncertainty_score":0.8306985},"labels":[],"label_agreement":null},{"id":"W4413179407","doi":"10.1109/isscs66034.2025.11105668","title":"Design and Implementation of a Low Power 4:2 Compressor Cell Using VTM-Logic Gates","year":2025,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Windsor","funders":"","keywords":"Gas compressor; Computer science; Logic gate; Power (physics); Logic synthesis; Pass transistor logic; Electrical engineering; Electronic engineering; Engineering; Physics; Algorithm; Electronic circuit; Digital electronics; Mechanical engineering","score_opus":0.010410060748465837,"score_gpt":0.2497026522804844,"score_spread":0.23929259153201857,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413179407","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6757377,0.0004200845,0.32113194,0.000020649408,0.00016628842,0.0003292922,0.0000026415692,0.00013610155,0.0020552946],"genre_scores_gemma":[0.97345805,0.00004765999,0.02632495,0.000048366615,0.000005807269,0.000008765957,0.0000021736978,0.0000137079405,0.000090496666],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9993798,0.000020600975,0.00021713082,0.00011869406,0.00008477108,0.00017898234],"domain_scores_gemma":[0.99971724,0.00006431467,0.000027345835,0.00012886511,0.000035130914,0.00002711745],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012753134,0.00011901651,0.00014939888,0.00014194209,0.000037235004,0.00002591886,0.00008109633,0.00004515426,0.00018701795],"category_scores_gemma":[0.0000022564518,0.00010790919,0.000019531206,0.00019988714,0.000026940626,0.0001652918,0.000028043227,0.000054990734,0.0000062950307],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000021945942,0.000044236403,0.00418957,0.00071912404,0.00008336284,0.000003400225,0.0009139406,0.112467095,0.87604225,0.001025427,0.003074328,0.0014153386],"study_design_scores_gemma":[0.000683877,0.000048227597,0.0020263558,0.000044315773,0.000024701323,0.0000013138265,0.00031156905,0.19527529,0.8010298,0.0002353379,0.000161052,0.00015813256],"about_ca_topic_score_codex":0.000029892437,"about_ca_topic_score_gemma":0.0000026994587,"teacher_disagreement_score":0.29772037,"about_ca_system_score_codex":0.00003528095,"about_ca_system_score_gemma":0.000020758547,"threshold_uncertainty_score":0.44004092},"labels":[],"label_agreement":null},{"id":"W4413180886","doi":"10.1109/nano63165.2025.11113519","title":"Design of Static Single-Phase Flip-Flops for Energy-Efficient Near-Threshold Voltage Operation","year":2025,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"FLOPS; Flip; Threshold voltage; Voltage; Computer science; Phase (matter); Energy (signal processing); Electronic engineering; Electrical engineering; Parallel computing; Physics; Engineering; Transistor","score_opus":0.017526880345458705,"score_gpt":0.24417876593329613,"score_spread":0.22665188558783742,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4413180886","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.071499944,0.00017595303,0.92520726,0.000034,0.00048993545,0.0005175369,0.000012833733,0.00027328142,0.0017892572],"genre_scores_gemma":[0.9728215,0.000014873464,0.025652891,0.0001159708,0.000031255793,0.00012940574,0.000027914846,0.000041202802,0.0011649934],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9988569,0.000017019333,0.00042690488,0.00021226195,0.00017423037,0.0003126722],"domain_scores_gemma":[0.9993625,0.00013698386,0.000034306177,0.00031330358,0.00009624203,0.000056664023],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00025969974,0.00020466233,0.00025223283,0.00018092376,0.00009156034,0.00007709385,0.00018328514,0.00008945153,0.00009302118],"category_scores_gemma":[0.000028261606,0.00019056529,0.000056886347,0.00034082367,0.000044377946,0.00015776932,0.00002371312,0.00007111519,0.000014377082],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000047992922,0.0001563285,0.0000065711993,0.00012352315,0.00004973869,0.0000014205851,0.00023469893,0.8269466,0.15679336,0.003512943,0.0059480467,0.0061787497],"study_design_scores_gemma":[0.001059406,0.00016414067,0.0000059302515,0.000039204384,0.000026252104,4.923533e-7,0.000034903296,0.7229743,0.27344114,0.00008336803,0.0020245195,0.00014635066],"about_ca_topic_score_codex":0.000011138013,"about_ca_topic_score_gemma":0.0000051243796,"teacher_disagreement_score":0.90132153,"about_ca_system_score_codex":0.0001248034,"about_ca_system_score_gemma":0.00007975797,"threshold_uncertainty_score":0.77710265},"labels":[],"label_agreement":null},{"id":"W4415701938","doi":"10.23977/jeeem.2025.080117","title":"An Investigation of Race Hazard Elimination in Digital Counter Circuits","year":2025,"lang":"","type":"article","venue":"Journal of Electrotechnology Electrical Engineering and Management","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Reset (finance); Asynchronous communication; Robustness (evolution); Sequential logic; Asynchronous circuit; Hazard; Filter (signal processing); Combinational logic; Control theory (sociology)","score_opus":0.003061195577526318,"score_gpt":0.1948348974771653,"score_spread":0.19177370189963897,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415701938","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.76808643,0.0049409303,0.22521752,0.0006578029,0.00037113097,0.0004758296,0.0000016854283,0.000108462584,0.00014018307],"genre_scores_gemma":[0.99379504,0.0047051744,0.0012864934,0.000034365665,0.00004266208,0.000019313737,0.0000023121895,0.000037560734,0.00007710116],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9975748,0.000027956981,0.0011713384,0.00029415038,0.00033004,0.0006016924],"domain_scores_gemma":[0.9990566,0.000091407994,0.000287042,0.000286873,0.00017937776,0.000098715886],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006408962,0.00036067422,0.0006743843,0.003149048,0.000041390584,0.000103048835,0.00042521855,0.00038004832,0.0000027707972],"category_scores_gemma":[0.000110456516,0.00039064573,0.000093881215,0.0021627073,0.00007855766,0.0009634457,0.000056754798,0.0011153056,0.0000012816555],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003490718,0.00066005543,0.0043031047,0.0033533145,0.0019763522,0.00034751408,0.00059516553,0.3340173,0.23135063,0.11556247,0.00088276545,0.30660224],"study_design_scores_gemma":[0.004553136,0.0036617501,0.022060227,0.0017711397,0.00050986215,0.00021624223,0.000112463786,0.83981675,0.12039016,0.0041218153,0.0018562676,0.00093018345],"about_ca_topic_score_codex":0.0000024141832,"about_ca_topic_score_gemma":0.0000013804458,"teacher_disagreement_score":0.5057994,"about_ca_system_score_codex":0.0005488108,"about_ca_system_score_gemma":0.00007837612,"threshold_uncertainty_score":0.99985456},"labels":[],"label_agreement":null},{"id":"W4415934268","doi":"10.1109/esserc66193.2025.11214086","title":"PADCIM: A 1966.9-TOPS/W 2.09%-RMSE Probabilistic Approximate Dynamic-Logic Based Digital Computing-in-Memory Macro in 40nm","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; Probabilistic logic; Macro; Binary number; Efficient energy use; Computation; Energy (signal processing); Key (lock); Digital electronics; Scheme (mathematics)","score_opus":0.005955269513854136,"score_gpt":0.21890220554127124,"score_spread":0.2129469360274171,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4415934268","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.7928004,0.0013569299,0.13405378,0.000803578,0.0033450648,0.005024255,0.00012868678,0.0014721458,0.06101512],"genre_scores_gemma":[0.9884972,0.000055008222,0.008205441,0.00035296188,0.000072853036,0.00016028684,0.000082832456,0.00017478834,0.0023986201],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9926056,0.00018291634,0.0023576443,0.0017224413,0.00069072045,0.002440668],"domain_scores_gemma":[0.9969589,0.00079429604,0.00022170249,0.0015381166,0.00015567853,0.00033129373],"candidate_categories":["metaepi_narrow"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0011727227,0.0014060121,0.001567123,0.0018361113,0.00019839729,0.00073820906,0.0012916771,0.00068406726,0.00039311],"category_scores_gemma":[0.00041291892,0.0014445222,0.0003285312,0.0038463853,0.00037894174,0.00095518597,0.00048153003,0.0015293292,0.00041780347],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004217136,0.0019759608,0.023319222,0.007090266,0.00020799568,0.0009225309,0.0015020848,0.91629386,0.0018477082,0.005317106,0.000586701,0.04051485],"study_design_scores_gemma":[0.0045363936,0.00020345113,0.01076483,0.0015118237,0.000063969404,0.000018425786,0.0002563911,0.9780302,0.0006212173,0.002066803,0.00043341133,0.0014931072],"about_ca_topic_score_codex":0.0002150563,"about_ca_topic_score_gemma":0.00046201254,"teacher_disagreement_score":0.19569677,"about_ca_system_score_codex":0.0021210874,"about_ca_system_score_gemma":0.0006527318,"threshold_uncertainty_score":0.999869},"labels":[],"label_agreement":null},{"id":"W4416108764","doi":"10.54254/2755-2721/2025.29485","title":"A Review of Optimizing SRAM-Based FPGA In-memory Computing","year":2025,"lang":"","type":"review","venue":"Applied and Computational Engineering","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of British Columbia","funders":"","keywords":"Static random-access memory; Field-programmable gate array; Key (lock); Random access memory; Efficient energy use; Power (physics); Convolution (computer science); Random access","score_opus":0.008823725575848753,"score_gpt":0.23197363488440373,"score_spread":0.22314990930855497,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416108764","genre_codex":"review","genre_gemma":"review","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"review","genre_consensus":"review","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000056111257,0.7814258,0.21522553,0.000019490808,0.00044460082,0.0013835265,0.000028176677,0.00018094538,0.0012358384],"genre_scores_gemma":[0.015070851,0.91999644,0.0638865,0.00024773294,0.00017746426,0.00018505208,0.00025715187,0.00016830045,0.000010505451],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9956294,0.000053438227,0.002264537,0.00080453086,0.00051447906,0.00073363335],"domain_scores_gemma":[0.9973624,0.0014847806,0.0004134492,0.00042298788,0.00013788602,0.0001785404],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00087362283,0.0010973971,0.0028458547,0.0011251735,0.000096092306,0.00006754404,0.000500041,0.00038540023,0.00004018687],"category_scores_gemma":[0.00008376878,0.0012546282,0.00037105803,0.0018570675,0.000072152754,0.00013794699,0.0002070885,0.0010690234,0.000017041952],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000033174733,0.000029337702,9.45177e-7,0.26127762,0.000112481386,0.0000051223465,0.000045457742,0.5989679,0.0000072889893,0.0009191784,0.000047130892,0.13858424],"study_design_scores_gemma":[0.00081824977,0.000028074532,0.000028989987,0.2919907,0.0003377668,0.00001355308,0.000011661593,0.69704336,0.00003164233,0.000038494065,0.008700116,0.0009573791],"about_ca_topic_score_codex":0.000006295601,"about_ca_topic_score_gemma":2.454875e-7,"teacher_disagreement_score":0.15133904,"about_ca_system_score_codex":0.0003213252,"about_ca_system_score_gemma":0.000522478,"threshold_uncertainty_score":0.99899036},"labels":[],"label_agreement":null},{"id":"W4416252542","doi":"10.1002/cta.70211","title":"VLPPLAs: Variable Latency Parallel Prefix Ling Adders","year":2025,"lang":"en","type":"article","venue":"International Journal of Circuit Theory and Applications","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"Fundamental Research Funds for the Central Universities; Natural Sciences and Engineering Research Council of Canada; National Natural Science Foundation of China","keywords":"Adder; Operand; Latency (audio); Prefix; Cyclic prefix; Variable (mathematics); Error detection and correction","score_opus":0.005220761463879296,"score_gpt":0.22479853988957643,"score_spread":0.21957777842569715,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416252542","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.010785492,0.0012859572,0.9568572,0.000068438465,0.0005477786,0.00013663407,0.000013223066,0.00006275315,0.030242542],"genre_scores_gemma":[0.9977812,0.0005361293,0.0007245104,0.00015432948,0.000256304,0.00003961847,0.000005340188,0.000013178339,0.00048937224],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"theoretical_or_conceptual","domain_scores_codex":[0.9992608,0.000026260006,0.00034608028,0.00009009415,0.00016108954,0.00011572093],"domain_scores_gemma":[0.99934447,0.00021686674,0.00008728935,0.00011404163,0.00018581618,0.00005153413],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000429737,0.00009924247,0.00012728065,0.00021347027,0.000067839246,0.00006657925,0.00035513283,0.000058807167,0.00009230086],"category_scores_gemma":[0.000034791698,0.00009421132,0.000048790796,0.00016101409,0.00004677517,0.00026860717,0.000022255415,0.00020376977,0.000017335327],"study_design_candidate":"theoretical_or_conceptual","study_design_consensus":"theoretical_or_conceptual","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000023030872,0.00004090691,0.00032309702,0.000024586714,0.00028200707,0.0000027658318,0.00016370912,0.01487794,0.0036043862,0.96142155,0.00084720174,0.018388834],"study_design_scores_gemma":[0.0010701421,0.000032181826,0.0012474997,0.00024181476,0.00010897907,0.000105076164,0.00026033178,0.0019345284,0.0025482727,0.8618352,0.1303626,0.00025341217],"about_ca_topic_score_codex":8.9193435e-7,"about_ca_topic_score_gemma":3.5968563e-7,"teacher_disagreement_score":0.9869957,"about_ca_system_score_codex":0.00005584698,"about_ca_system_score_gemma":0.0000561386,"threshold_uncertainty_score":0.3841826},"labels":[],"label_agreement":null},{"id":"W4416429349","doi":"10.1109/mssc.2025.3613798","title":"Welcome to the Fall 2025 Issue of <i>IEEE Solid-State Circuits Magazine</i> ! [Editor’s Note]","year":2025,"lang":"","type":"article","venue":"IEEE Solid-State Circuits Magazine","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"","keywords":"Electronic circuit; Falling (accident); Fall of man","score_opus":0.012390017154435757,"score_gpt":0.26482440994036843,"score_spread":0.25243439278593266,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416429349","genre_codex":"editorial","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.17540216,0.009594672,0.2867877,0.0105592115,0.3630243,0.018565416,0.00778706,0.004205004,0.12407448],"genre_scores_gemma":[0.9117341,0.0047199796,0.00030891888,0.003656057,0.012807055,0.0006403194,0.00015879552,0.0009985487,0.06497623],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9817751,0.0007369966,0.0057060327,0.003322291,0.0030145294,0.005445048],"domain_scores_gemma":[0.9882685,0.0012850476,0.0012654747,0.005520553,0.002050587,0.0016098282],"candidate_categories":["metaepi_narrow","open_science","research_integrity","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.003110679,0.0036271038,0.0042361505,0.002708345,0.0009908899,0.00093419943,0.0054781414,0.0012270651,0.0008903091],"category_scores_gemma":[0.00053111097,0.003551681,0.0012923558,0.0074786246,0.0009899875,0.0017929233,0.00075372035,0.0035494966,0.019419234],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00015087449,0.0006547134,0.00042007832,0.0030868426,0.0013935782,0.00030313907,0.0047376067,0.2903022,0.13050559,0.00014518022,0.5380662,0.030234031],"study_design_scores_gemma":[0.0068768864,0.0011232899,0.005878862,0.002980931,0.0012291961,0.00009873881,0.00017965808,0.0452988,0.14831604,0.0009638365,0.7820085,0.005045224],"about_ca_topic_score_codex":0.00025785118,"about_ca_topic_score_gemma":0.0009396967,"teacher_disagreement_score":0.73633194,"about_ca_system_score_codex":0.0016875928,"about_ca_system_score_gemma":0.0019865406,"threshold_uncertainty_score":0.9999027},"labels":[],"label_agreement":null},{"id":"W4416677033","doi":"10.1109/iccams65118.2025.11234023","title":"Optimizing VLSI-Based Quantum Computing Performance in Digital Image Processing Using Modular Energy-Efficient Posit Multipliers for Enhanced Computational Precision and Reduced Power Consumption","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":3,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Horizon College and Seminary","funders":"","keywords":"Multiplier (economics); Modular design; Efficient energy use; Energy consumption; Image processing; Flexibility (engineering)","score_opus":0.011033820584016621,"score_gpt":0.24941786119231274,"score_spread":0.23838404060829613,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416677033","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.499637,0.0005350718,0.49842513,0.000018593526,0.00036647543,0.00072308845,0.000015548714,0.00015003959,0.00012905487],"genre_scores_gemma":[0.8553518,0.000029536719,0.14429653,0.000052081836,0.00004184721,0.00003899158,0.000060418446,0.00010396121,0.000024860232],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9956031,0.000056442997,0.0015129275,0.001150887,0.00055549055,0.0011211553],"domain_scores_gemma":[0.99819684,0.0005078677,0.00033037638,0.00030969302,0.00046241455,0.0001928147],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006887753,0.00081812975,0.000805268,0.0012116991,0.000734503,0.0008699959,0.00032642856,0.00036034104,0.0000149781345],"category_scores_gemma":[0.00011293775,0.00092080946,0.00016207692,0.0010001032,0.0002595734,0.0013651786,0.0001864324,0.0004472917,0.0000047433136],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00035635842,0.00020648322,0.00042134261,0.0010862148,0.0000595161,0.0000034446505,0.0010374606,0.84972477,0.13207649,0.00017634555,0.000005299784,0.014846278],"study_design_scores_gemma":[0.0042590955,0.00015160572,0.0032250276,0.003195728,0.000068615715,0.00000720072,0.00027425084,0.91573614,0.072143935,0.00005469903,0.000010416238,0.00087330723],"about_ca_topic_score_codex":0.000010889822,"about_ca_topic_score_gemma":0.000001761438,"teacher_disagreement_score":0.35571477,"about_ca_system_score_codex":0.00096618955,"about_ca_system_score_gemma":0.0003878624,"threshold_uncertainty_score":0.99932426},"labels":[],"label_agreement":null},{"id":"W4416964784","doi":"10.1109/sielmen67352.2025.11260820","title":"Using the SSEMGP – SEMI - STATE Equation Matrix Generation Program for Transfer Function Generation in Analog Circuits with Single Input – Single Output and Multiple Inputs - Multiple Outputs","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Northern Alberta Institute of Technology","funders":"","keywords":"Symbolic data analysis; Transfer function; Electronic circuit; Matrix (chemical analysis); Network analysis; Symbolic trajectory evaluation; State (computer science); Linear circuit; Electrical element","score_opus":0.061421925342816756,"score_gpt":0.26170496043490205,"score_spread":0.20028303509208528,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4416964784","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.45652643,0.00060411415,0.5379963,0.0001326144,0.000809082,0.0036060077,0.000034606397,0.00021675679,0.000074103395],"genre_scores_gemma":[0.989153,0.00010613256,0.008507822,0.00017858739,0.0004749985,0.0004777667,0.00050867774,0.00015636712,0.00043660004],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9956888,0.00025843983,0.0013717383,0.001102303,0.00055744214,0.0010213001],"domain_scores_gemma":[0.9982833,0.00030368922,0.00018491768,0.00060554536,0.00047126136,0.00015125028],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0010355248,0.00085220626,0.0006756967,0.00091036997,0.0006893639,0.00090259826,0.00023644236,0.0004724622,0.000013261958],"category_scores_gemma":[0.00014855896,0.0007292888,0.00013652975,0.0016041028,0.00014929129,0.0018368731,0.000045340923,0.00046649933,0.0000053970352],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018281046,0.00047427084,0.0042735282,0.00038779574,0.00020117762,0.00000263611,0.0018596607,0.5386231,0.39708892,0.00018412445,0.00016382943,0.05655815],"study_design_scores_gemma":[0.0041972715,0.000974152,0.0011606717,0.00021161651,0.00028296927,0.000007144968,0.00014691666,0.8335872,0.15754811,0.00004840372,0.0011238235,0.00071169523],"about_ca_topic_score_codex":0.00028584458,"about_ca_topic_score_gemma":0.00436917,"teacher_disagreement_score":0.5326266,"about_ca_system_score_codex":0.000955172,"about_ca_system_score_gemma":0.0002675907,"threshold_uncertainty_score":0.99951583},"labels":[],"label_agreement":null},{"id":"W4417076813","doi":"10.5539/cis.v16n1p65","title":"Simulation and Analysis of Fully Adiabatic Circuit Designing with Single Power Clock for High-Frequency Low-Power VLSI Circuits","year":2023,"lang":"","type":"article","venue":"Computer and Information Science","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Adiabatic circuit; CMOS; Logic gate; Electronic circuit; Very-large-scale integration; Clock signal; Logic family; Adiabatic process; Power (physics)","score_opus":0.01716910313927281,"score_gpt":0.22727513169878016,"score_spread":0.21010602855950736,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4417076813","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4595774,0.000066922126,0.5390073,0.000015788142,0.00037820905,0.0004922365,0.000031617943,0.00011019237,0.00032031827],"genre_scores_gemma":[0.9935108,0.00004051943,0.0061974176,0.0001103002,0.00003474613,0.000026645264,0.00004953282,0.000021894853,0.00000818291],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9969984,0.000030600186,0.0010438936,0.0004365652,0.000800585,0.0006899519],"domain_scores_gemma":[0.9975673,0.00049198477,0.00040403378,0.00046479714,0.0008147382,0.00025712227],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0012900615,0.00037822512,0.00059573306,0.0027422407,0.0004807343,0.0006710828,0.00041424826,0.00013782438,0.00003314419],"category_scores_gemma":[0.0001407622,0.000359641,0.00008325594,0.0068377308,0.00048217477,0.010021113,0.00012751126,0.00015881791,0.000023790182],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000014942725,0.000027562419,0.0030454465,0.0004334004,0.00025011378,0.0000012189342,0.0124361245,0.9536609,0.0036502872,0.0026267788,0.000032271124,0.023820972],"study_design_scores_gemma":[0.00085455185,0.0005591059,0.066038124,0.00021237793,0.00025472246,0.000003632864,0.00021072317,0.9294091,0.001806175,0.00010658447,0.00008386148,0.00046107],"about_ca_topic_score_codex":0.000006535928,"about_ca_topic_score_gemma":0.0000010492006,"teacher_disagreement_score":0.53393334,"about_ca_system_score_codex":0.00015597546,"about_ca_system_score_gemma":0.00019333529,"threshold_uncertainty_score":0.99988556},"labels":[],"label_agreement":null},{"id":"W4417169598","doi":"10.1109/icecs66544.2025.11270785","title":"AI-Assisted Design of a Compact Voltage Monitoring System with a Millisecond-Delayed Fault Detection Circuit","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal","funders":"CMC Microsystems","keywords":"Comparator; Sensitivity (control systems); Fault detection and isolation; Electronic circuit; Voltage; Circuit design; Integrated circuit; Fault (geology)","score_opus":0.01632852099999111,"score_gpt":0.2244102995122997,"score_spread":0.2080817785123086,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4417169598","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14741048,0.0012525659,0.8423702,0.000017816748,0.0024171926,0.0017223668,0.00003599491,0.0007316149,0.004041775],"genre_scores_gemma":[0.9970989,0.00009247309,0.0012953796,0.000022199445,0.00017524844,0.000106438594,0.0000065477643,0.00016546558,0.0010373318],"study_design_codex":"bench_or_experimental","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9955032,0.00020771494,0.0015948362,0.0008456495,0.00073346583,0.0011151345],"domain_scores_gemma":[0.9973058,0.0003595774,0.00036433068,0.0011710334,0.0005137532,0.0002854985],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007483275,0.0009932744,0.0013681343,0.0011793517,0.0003376369,0.00025346683,0.00063669175,0.00056462525,0.00010705017],"category_scores_gemma":[0.00003750726,0.00092889357,0.00025997852,0.0025570015,0.00014282383,0.0008918729,0.00006306219,0.000875541,0.00008665181],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000974543,0.00025251403,0.0034433724,0.005762082,0.002950461,0.000094015,0.0012870732,0.48284718,0.4872848,0.0004159671,0.00047025664,0.014217745],"study_design_scores_gemma":[0.0034015588,0.0008233833,0.007882789,0.003346428,0.00065364264,0.00007097147,0.0019869448,0.53193897,0.4487407,0.000010871019,0.00016049172,0.0009832702],"about_ca_topic_score_codex":0.0008543949,"about_ca_topic_score_gemma":0.00005532689,"teacher_disagreement_score":0.8496884,"about_ca_system_score_codex":0.0016144323,"about_ca_system_score_gemma":0.00036166538,"threshold_uncertainty_score":0.99931616},"labels":[],"label_agreement":null},{"id":"W4417361392","doi":"10.1145/3785294","title":"Machine Learning-Driven Flip-Flop Timing Model and its Application in Resolving Marginal Timing Violations","year":2025,"lang":"en","type":"article","venue":"ACM Transactions on Design Automation of Electronic Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Microsemi (Canada)","funders":"Semiconductor Research Corporation","keywords":"Leverage (statistics); Static timing analysis; Benchmark (surveying); Waiver; Monte Carlo method; Limit (mathematics)","score_opus":0.016348809361330874,"score_gpt":0.23853613289864317,"score_spread":0.2221873235373123,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W4417361392","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.04559264,0.001274092,0.95133555,0.000069559974,0.000110292654,0.0008665046,0.000005810833,0.0004269298,0.00031864803],"genre_scores_gemma":[0.99427676,0.00033713828,0.004653135,0.000007789845,0.000014142195,0.00033255917,0.000015253424,0.000040592677,0.00032262216],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9983753,0.00012873232,0.00059386436,0.00029085143,0.00022676057,0.0003844926],"domain_scores_gemma":[0.9991435,0.0002794874,0.00011589254,0.000332446,0.00008376763,0.00004493948],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005317872,0.00023624509,0.00030690653,0.0008277883,0.00019306267,0.000044392258,0.00023303214,0.00016360528,0.000010628803],"category_scores_gemma":[0.00004106028,0.00027092724,0.000048788374,0.0007905286,0.000020208468,0.00041027198,0.0000056942094,0.00043901085,0.000016995642],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000022595228,0.000031339274,0.000090894,0.00017326619,0.000054503795,3.0998243e-7,0.00032822473,0.9697169,0.023216782,0.0011097739,0.000014678314,0.0052407244],"study_design_scores_gemma":[0.00056239613,0.00007560294,0.0002940046,0.00030181216,0.000047364138,0.000006824241,0.00005320131,0.9923612,0.0057919812,0.00018761831,0.00011315671,0.00020482205],"about_ca_topic_score_codex":0.00003194816,"about_ca_topic_score_gemma":0.000029796824,"teacher_disagreement_score":0.94868416,"about_ca_system_score_codex":0.00050988916,"about_ca_system_score_gemma":0.00011361971,"threshold_uncertainty_score":0.9999743},"labels":[],"label_agreement":null},{"id":"W631385057","doi":"10.70675/30271899z09a8z4f7az94afz6b227031e5d7","title":"Analyse et amélioration de la robustesse des circuits asynchrones QDI","year":2011,"lang":"fr","type":"dissertation","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Humanities; Physics; Philosophy","score_opus":0.01560715651139727,"score_gpt":0.25492384355922953,"score_spread":0.23931668704783227,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W631385057","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.76740885,0.0031729324,0.16704312,0.000016275748,0.00139899,0.0005072391,0.000020136975,0.00064006704,0.059792414],"genre_scores_gemma":[0.96847254,0.001723055,0.019725403,0.000037059144,0.00025956557,0.00013214166,0.0007078454,0.00023791417,0.00870449],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99721664,0.00032713107,0.0007460603,0.0005550028,0.00038716363,0.0007680057],"domain_scores_gemma":[0.99839133,0.00025781977,0.00022653566,0.00057682244,0.00029226954,0.00025522063],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0008962851,0.0007771489,0.0006288272,0.0006525536,0.00024534215,0.00030483736,0.00044591067,0.0010395651,0.001719506],"category_scores_gemma":[0.00013723255,0.0008289669,0.00022968379,0.0009056956,0.00015008956,0.0012917544,0.000028994476,0.0007729323,0.0010232535],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000121697354,0.00088827946,0.05011244,0.0079071205,0.0021093113,0.00029406347,0.08986881,0.49526837,0.18952368,0.043916937,0.005133662,0.114855625],"study_design_scores_gemma":[0.0026588403,0.0005640903,0.3150978,0.0030265814,0.0024912523,0.00018569324,0.013831395,0.23107655,0.41912898,0.0040378557,0.0027602895,0.005140645],"about_ca_topic_score_codex":0.0026543972,"about_ca_topic_score_gemma":0.0039274874,"teacher_disagreement_score":0.26498535,"about_ca_system_score_codex":0.0005469617,"about_ca_system_score_gemma":0.0003964421,"threshold_uncertainty_score":0.99975455},"labels":[],"label_agreement":null},{"id":"W6889172892","doi":"10.25549/examiner-c44-55454","title":"Descanso Gardens summer festival (rose), 1955","year":2021,"lang":"en","type":"dataset","venue":"University of Southern California Digital Library","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Medal; Dance; Yesterday; Mountaineering; Performance art","score_opus":0.00623187974428612,"score_gpt":0.14555637303762128,"score_spread":0.13932449329333516,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6889172892","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0024148615,0.0003552107,0.00007819626,0.00003356309,0.0001899746,0.00015378302,0.99279636,0.00037384464,0.003604207],"genre_scores_gemma":[0.0013032515,0.00026994795,0.00021675337,0.000038534166,0.0001682317,3.245133e-7,0.99585074,0.00010313921,0.002049067],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984472,0.000030017649,0.00028341333,0.00040203182,0.00038493072,0.00045244122],"domain_scores_gemma":[0.9989057,0.000071649076,0.00011316998,0.00062257744,0.00003906408,0.0002478374],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000039339622,0.0004817934,0.00056069734,0.00024501805,0.000100299,0.00016060851,0.00076841086,0.00043317862,0.005441892],"category_scores_gemma":[0.000013387395,0.0005501192,0.00029313195,0.0002765788,0.00022706747,0.00034300433,0.00035099871,0.00052471727,0.017116578],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00003727134,0.000059567068,0.00049767323,0.00033948067,0.0001781857,0.0003296685,0.000039547576,0.00034285043,0.000008674602,3.686492e-7,0.9978688,0.0002979456],"study_design_scores_gemma":[0.00037490705,0.000025257235,0.000010889799,0.00024527338,0.00009991314,0.000015895235,0.0005053882,0.00012817778,0.00008952933,0.000018567614,0.99790496,0.0005812419],"about_ca_topic_score_codex":0.000021660035,"about_ca_topic_score_gemma":0.000010775159,"teacher_disagreement_score":0.011674686,"about_ca_system_score_codex":0.00008129503,"about_ca_system_score_gemma":0.00020888937,"threshold_uncertainty_score":0.999695},"labels":[],"label_agreement":null},{"id":"W6890098021","doi":"10.34691/fk2/3mkg5n/y9lsls","title":"Canada_fit.rds","year":2021,"lang":"it","type":"dataset","venue":"Repositorio de Datos de Investigación de la Universidad de Chile","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Process (computing); Identification (biology); Product (mathematics)","score_opus":0.005166687159925921,"score_gpt":0.21628272467431253,"score_spread":0.21111603751438662,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6890098021","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.27362788,0.006890504,0.0045580543,0.0008661607,0.009668327,0.0021215514,0.678972,0.0021458745,0.02114966],"genre_scores_gemma":[0.11917628,0.009701655,0.038457207,0.0037713614,0.014211187,0.00027915146,0.8035248,0.001880542,0.008997808],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9918899,0.0011508904,0.0011737294,0.0015878746,0.0011940208,0.0030035686],"domain_scores_gemma":[0.992673,0.00082398823,0.0005602166,0.003170605,0.00027876877,0.0024934544],"candidate_categories":["metaepi_narrow","scholarly_communication","research_integrity"],"consensus_categories":["metaepi_narrow","research_integrity"],"category_scores_codex":[0.001371556,0.001699999,0.0015404228,0.0009995542,0.00083861494,0.0012962149,0.0026437992,0.0030057319,0.00065550726],"category_scores_gemma":[0.00069230667,0.0022253827,0.0005506159,0.0017590984,0.0006653491,0.0008568338,0.00069733005,0.0042425934,0.00031162048],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":true,"about_ca_system_consensus":true,"study_design_scores_codex":[0.000058613914,0.00017489637,0.0054090214,0.001271373,0.0010135223,0.0142897945,0.0012326498,0.013603054,0.012160008,0.0007188806,0.94993633,0.00013186024],"study_design_scores_gemma":[0.0014585508,0.00015443371,0.002103007,0.0015543156,0.0011637732,0.004867562,0.00046304808,0.0072506936,0.025172843,0.00013435795,0.9534276,0.0022497803],"about_ca_topic_score_codex":0.016012076,"about_ca_topic_score_gemma":0.00095037074,"teacher_disagreement_score":0.1544516,"about_ca_system_score_codex":0.010404798,"about_ca_system_score_gemma":0.009281405,"threshold_uncertainty_score":0.99974054},"labels":[],"label_agreement":null},{"id":"W6893127456","doi":"10.5281/zenodo.14286418","title":"International Science Students' Post-Secondary Experiences in Canada and in West Africa: The Coherence Between Teaching and Learning.","year":2009,"lang":"en","type":"dissertation","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Scripting language; Coherence (philosophical gambling strategy); Face (sociological concept); Grounded theory; Science education; Graduate students; Perception; Learning sciences","score_opus":0.011647009752728567,"score_gpt":0.22747781517313667,"score_spread":0.2158308054204081,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6893127456","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9677125,0.00022550703,0.000012869528,0.000057813446,0.0001596333,0.00026305876,0.000024301165,0.00011392278,0.03143035],"genre_scores_gemma":[0.9988816,0.00014033877,0.00004754579,0.000015884583,0.00004412603,2.390193e-7,0.00034635724,0.00026022643,0.00026372232],"study_design_codex":"design_other","study_design_gemma":"observational","domain_scores_codex":[0.9983336,0.00017199959,0.00026719453,0.00033804914,0.0005755037,0.00031367075],"domain_scores_gemma":[0.9994952,0.0000551547,0.00006866614,0.00016264876,0.00012829615,0.00009005431],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.001067184,0.00016726827,0.00015957144,0.00038214924,0.0009898869,0.0007548676,0.0011694767,0.000054147695,0.000515155],"category_scores_gemma":[0.000403518,0.00015630542,0.000009751996,0.00042858883,0.00012707837,0.0003921374,0.00028876538,0.0010735248,0.000048567337],"study_design_candidate":"design_other","study_design_consensus":null,"about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00010163205,0.00007727064,0.0048417365,0.00027373055,0.00006908257,0.00007075868,0.12946358,0.0014458778,0.00579452,0.00013396038,0.005844826,0.851883],"study_design_scores_gemma":[0.00087173696,0.00021538614,0.7122356,0.00035481193,0.0000159781,0.000043219778,0.05073519,0.0030938364,0.0005533868,0.00002431952,0.2311598,0.0006967335],"about_ca_topic_score_codex":0.02079017,"about_ca_topic_score_gemma":0.010507436,"teacher_disagreement_score":0.8511863,"about_ca_system_score_codex":0.00046345036,"about_ca_system_score_gemma":0.000046389116,"threshold_uncertainty_score":0.98573047},"labels":[],"label_agreement":null},{"id":"W6893799722","doi":"10.5281/zenodo.5099143","title":"Gonatocerus (Cosmocomoidea) latipennis Girault 1911","year":2013,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Holotype; Peck (Imperial); Type (biology); Key (lock)","score_opus":0.018988628639512214,"score_gpt":0.19530317470037964,"score_spread":0.17631454606086744,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6893799722","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.36123398,0.00043570471,0.012920902,0.00089016045,0.0007252724,0.002155438,0.00020389681,0.0097219935,0.61171263],"genre_scores_gemma":[0.9949029,0.0001287724,0.0007475921,0.00012796724,0.00016769406,2.830011e-7,0.00043785476,0.0021878555,0.0012990865],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.998323,0.00010681671,0.00030550009,0.00033073174,0.000381006,0.00055291393],"domain_scores_gemma":[0.998766,0.000022029011,0.00004925185,0.00055924454,0.0003607993,0.00024268804],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0003122134,0.00022307504,0.00018431667,0.00025739448,0.0010330133,0.0007912409,0.000983988,0.00009761598,0.02635768],"category_scores_gemma":[0.00012855022,0.00023490466,0.000057536818,0.0006322313,0.00010829193,0.000691779,0.0004586367,0.00035971028,0.06859591],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000016194359,0.00008858176,0.000026534055,0.00015584702,0.00010256483,0.000018014942,0.0013954313,0.0018920932,0.021019632,0.0021070759,0.7794066,0.1937714],"study_design_scores_gemma":[0.00051894545,0.00011159359,0.0019501579,0.000028470475,0.000011318323,0.0000662894,0.00013169272,0.011177897,0.0031984607,0.00026482664,0.98219,0.00035032857],"about_ca_topic_score_codex":0.0000268705,"about_ca_topic_score_gemma":2.6008541e-7,"teacher_disagreement_score":0.6336689,"about_ca_system_score_codex":0.00019882682,"about_ca_system_score_gemma":0.000002496283,"threshold_uncertainty_score":0.97453237},"labels":[],"label_agreement":null},{"id":"W6893910868","doi":"10.5281/zenodo.6998786","title":"Legal Solutions to Reduce the Environmental Burdens of Disposables. A Comparison of EU, Canadian and Swiss Law","year":2022,"lang":"en","type":"dissertation","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Order (exchange); Incentive; Harm; European union; Polluter pays principle; Environmental law","score_opus":0.017864768174429797,"score_gpt":0.22946982845661565,"score_spread":0.21160506028218584,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6893910868","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6953662,0.0019172814,0.00021020249,0.0007198196,0.0009553414,0.0024608413,0.0040674256,0.0006917829,0.2936111],"genre_scores_gemma":[0.9946149,0.00009341379,0.00004899288,0.000019896264,0.00004283626,2.544483e-7,0.003433818,0.00082759955,0.0009182615],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.998619,0.000108386026,0.0003325099,0.00024034853,0.00035942957,0.0003402771],"domain_scores_gemma":[0.9992556,0.000017584118,0.00008829824,0.00037840073,0.000076728975,0.00018337526],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00029396627,0.00017470069,0.00022990753,0.00027470372,0.0012331409,0.00014386454,0.0007030024,0.00007895512,0.004448577],"category_scores_gemma":[0.000047160895,0.00018035363,0.000044323257,0.00035395075,0.00012484353,0.00012609821,0.0002464474,0.00038120663,0.0003031704],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003656475,0.00048025444,0.0000530459,0.0016229185,0.0007999073,0.000031560805,0.060214944,0.031132907,0.15714677,0.048911728,0.64318085,0.056059483],"study_design_scores_gemma":[0.00021851729,0.00018921329,0.0016335492,0.000055756893,0.00005019322,0.000018415107,0.0032559787,0.0017123222,0.0030518845,0.000016663738,0.9895592,0.00023832476],"about_ca_topic_score_codex":0.0032802112,"about_ca_topic_score_gemma":0.0009317495,"teacher_disagreement_score":0.34637833,"about_ca_system_score_codex":0.00030822022,"about_ca_system_score_gemma":0.000011852577,"threshold_uncertainty_score":0.9964615},"labels":[],"label_agreement":null},{"id":"W6925149861","doi":"10.17605/osf.io/z2t63","title":"Identifying Trauma-Informed Care Interventions in Pediatric Mental Health Settings","year":2020,"lang":"en","type":"other","venue":"Open Science Framework","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Psychological intervention; Mental health; Health care; Knowledge translation; MEDLINE; Mental health care","score_opus":0.03139427505429878,"score_gpt":0.3404414263712805,"score_spread":0.30904715131698174,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6925149861","genre_codex":"other","genre_gemma":"methods","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.002155924,0.014585788,0.0119473925,0.0015160306,0.01205173,0.0062942686,0.00035180713,0.0017896604,0.9493074],"genre_scores_gemma":[0.36716014,0.012628919,0.50548595,0.003319507,0.0038526875,0.001228287,0.00062611874,0.0034988762,0.10219947],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9972807,0.000029459025,0.0006008565,0.0006324984,0.00066352193,0.0007929264],"domain_scores_gemma":[0.9987956,0.000038399587,0.00022250682,0.00062525965,0.000022871292,0.0002953252],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0005860709,0.0003769999,0.0005318119,0.0009278658,0.0002426123,0.00075401313,0.0031059124,0.00026246422,0.0010550724],"category_scores_gemma":[0.00012064457,0.00039399223,0.00012468695,0.0028933801,0.00015789417,0.0008202902,0.00063796557,0.00092471787,0.0005949196],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010093436,0.00006886743,0.0032567512,0.0053804633,0.000043552736,0.000027003105,0.030326739,0.0005523761,0.00002638748,0.00087020145,0.9081184,0.051319133],"study_design_scores_gemma":[0.0019708492,0.0003929038,0.008167672,0.02117298,0.00008373417,0.000022435263,0.010280108,0.003148894,0.00039440911,0.00045884636,0.9505146,0.003392536],"about_ca_topic_score_codex":0.00019722307,"about_ca_topic_score_gemma":0.0004805022,"teacher_disagreement_score":0.84710795,"about_ca_system_score_codex":0.00078997744,"about_ca_system_score_gemma":0.0004954625,"threshold_uncertainty_score":0.9998581},"labels":[],"label_agreement":null},{"id":"W6926562177","doi":"10.25318/3510007501-eng","title":"Number, percentage and rate of gang-related homicide victims","year":2019,"lang":"en","type":"dataset","venue":"Statistics Canada Dissemination","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":2,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Homicide; Poison control; Injury prevention; Occupational safety and health; Suicide prevention","score_opus":0.00343323298270015,"score_gpt":0.21614488530460696,"score_spread":0.2127116523219068,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6926562177","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0039003768,0.0001392476,0.0006848849,0.000007333579,0.0012154083,0.00027699175,0.9936597,0.000028555129,0.00008751623],"genre_scores_gemma":[0.01843298,0.00063914026,0.0003253346,0.000016766608,0.000028340843,0.000010944056,0.9802287,0.00005392129,0.00026384063],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.998763,0.000031719428,0.0004360817,0.00022441462,0.00028722323,0.00025751692],"domain_scores_gemma":[0.9990884,0.00023740395,0.00016120117,0.00032915676,0.000092332695,0.00009149493],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00013254255,0.00030184162,0.00036812865,0.00011349292,0.000042760545,0.000031226937,0.0001807388,0.00019092421,0.00038969849],"category_scores_gemma":[0.00006636645,0.0003364381,0.000016716162,0.0001535985,0.0000414808,0.000092930815,0.000030212148,0.0002898208,0.000029709488],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":true,"about_ca_topic_consensus":true,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005331654,0.000008030742,0.000067035086,0.00066763477,0.000055529803,0.000025317582,0.000051787007,0.00047164684,0.00027374632,0.000055710065,0.9977517,0.000566525],"study_design_scores_gemma":[0.0015611558,0.00014492997,0.039895184,0.0014197904,0.0008176961,0.00006200692,0.00044936332,0.033329997,0.0042650253,0.00026341484,0.9151133,0.002678162],"about_ca_topic_score_codex":0.021098737,"about_ca_topic_score_gemma":0.08192286,"teacher_disagreement_score":0.08263843,"about_ca_system_score_codex":0.00033427114,"about_ca_system_score_gemma":0.00016971416,"threshold_uncertainty_score":0.99990875},"labels":[],"label_agreement":null},{"id":"W6930264015","doi":"10.5281/zenodo.11305427","title":"IN Gandiaye/Carinthia +2778915305 SSD Chemical Solutions activation powder Vienna","year":2024,"lang":"en","type":"other","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Counterfeit; Euros; Counterfeit Drugs; Quality (philosophy); Electronic money; Mercury (programming language)","score_opus":0.022244239802382163,"score_gpt":0.22079398818247317,"score_spread":0.198549748380091,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6930264015","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0004579166,0.00057342625,0.0034926422,0.000357345,0.00065389683,0.0007003078,0.00023768026,0.0042225197,0.98930424],"genre_scores_gemma":[0.40748417,0.002408213,0.0017065242,0.000479338,0.0037515233,0.0000022112742,0.0067358073,0.07781945,0.49961275],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99814785,0.00009093544,0.00031619857,0.0004971069,0.0003783553,0.0005695306],"domain_scores_gemma":[0.9991495,0.000012649497,0.000060341616,0.00053289515,0.00009619138,0.0001484455],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00034349016,0.00031790094,0.00026480606,0.00086203805,0.0002463655,0.0004386763,0.0007507726,0.00031032437,0.030586334],"category_scores_gemma":[0.00011850101,0.00035236913,0.00007104676,0.0009013506,0.000116555726,0.0002547744,0.0005630744,0.0007836763,0.04487605],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000009296182,0.00004692219,2.5732905e-7,0.000313156,0.0000725608,0.00001585928,0.00050440285,0.00013214529,0.008830365,0.0014258531,0.9837101,0.004939084],"study_design_scores_gemma":[0.00031139867,0.000034607205,0.000016711267,0.00027746457,0.000020793535,0.000033577537,0.000053295786,0.0014968831,0.0012621015,0.00016538589,0.9959566,0.00037118586],"about_ca_topic_score_codex":0.000028200264,"about_ca_topic_score_gemma":0.000001238425,"teacher_disagreement_score":0.4896915,"about_ca_system_score_codex":0.00046506693,"about_ca_system_score_gemma":0.000005745602,"threshold_uncertainty_score":0.99989283},"labels":[],"label_agreement":null},{"id":"W6930741682","doi":"10.5281/zenodo.15389058","title":"TABLE 2 in The World Catalog of Biting Midges (Diptera: Ceratopogonidae): Additional Updates and Errata","year":2025,"lang":"en","type":"dataset","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Royal British Columbia Museum","funders":"","keywords":"Subgenus; Extant taxon; Table (database); Ceratopogonidae; Genus","score_opus":0.013486925343489185,"score_gpt":0.21547559462266064,"score_spread":0.20198866927917145,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6930741682","genre_codex":"dataset","genre_gemma":"dataset","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"dataset","genre_consensus":"dataset","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0002928248,0.00038814876,0.000052025393,0.00013009232,0.0001359431,0.00037531325,0.98672336,0.0002247087,0.0116775585],"genre_scores_gemma":[0.0049936953,0.00040813963,0.00008796951,0.00008896583,0.00012961421,3.2851528e-7,0.9936299,0.00034697677,0.00031441447],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9984142,0.00018453976,0.0003781328,0.00033027088,0.00034227778,0.0003505874],"domain_scores_gemma":[0.9989877,0.000114514005,0.00009097786,0.0005640031,0.00018121896,0.00006158737],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00053658424,0.00023858715,0.0002590409,0.000633401,0.0006092379,0.0005013454,0.0011737512,0.0001065929,0.012251114],"category_scores_gemma":[0.00025232657,0.00022001038,0.000032691467,0.0010667634,0.0001577441,0.00028826084,0.00064901746,0.0006041386,0.0004326253],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010229638,0.000041116047,0.0000011080032,0.00040341224,0.000042528653,0.000013466233,0.00011967724,0.00020513739,0.00011165968,0.00018715671,0.99710995,0.0017545308],"study_design_scores_gemma":[0.0002498341,0.00004284374,0.00013031694,0.0002356846,0.000022152299,0.000033083885,0.000086109016,0.00040729967,0.00017363246,0.0000235366,0.9983929,0.0002026252],"about_ca_topic_score_codex":0.000037857008,"about_ca_topic_score_gemma":0.000017158527,"teacher_disagreement_score":0.011818488,"about_ca_system_score_codex":0.000085473264,"about_ca_system_score_gemma":0.000009466915,"threshold_uncertainty_score":0.9886518},"labels":[],"label_agreement":null},{"id":"W6931451747","doi":"10.5281/zenodo.7628630","title":"cyllab/ccinput: v1.7.0","year":2023,"lang":"en","type":"other","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Université de Sherbrooke","funders":"","keywords":"String (physics); Action (physics); Product (mathematics); Process (computing); Point (geometry)","score_opus":0.020562436353686455,"score_gpt":0.21104287952430587,"score_spread":0.1904804431706194,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6931451747","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00007702632,0.00037875207,0.0019739652,0.000084898275,0.00077858736,0.00051717827,0.00043534453,0.01451342,0.9812408],"genre_scores_gemma":[0.016919663,0.0038671948,0.0007996967,0.00012126937,0.0023579272,3.5583847e-7,0.003991905,0.15200265,0.8199393],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.998091,0.00010509485,0.00028176786,0.00046518975,0.00046626906,0.0005906836],"domain_scores_gemma":[0.9987808,0.000018127615,0.00007941755,0.0007795481,0.00013636093,0.00020576705],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0003342737,0.00034576096,0.00029620598,0.00072202436,0.00057778467,0.00050678436,0.0012373733,0.0002576159,0.058420878],"category_scores_gemma":[0.00014355882,0.00038215524,0.00007662184,0.0008812903,0.00010022258,0.00015555897,0.00059744023,0.0005093661,0.18627445],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000005208334,0.000019533896,5.5797085e-7,0.00016216557,0.00009956009,0.000029843995,0.00018971595,0.00027533097,0.0003501332,0.0003938332,0.9574932,0.040980905],"study_design_scores_gemma":[0.00031932554,0.00006793851,0.000039577535,0.00015082322,0.000021847865,0.000036917398,0.000035373418,0.0010141286,0.00017664589,0.000022921617,0.9977076,0.00040688374],"about_ca_topic_score_codex":0.0000193594,"about_ca_topic_score_gemma":0.0000019419253,"teacher_disagreement_score":0.16130148,"about_ca_system_score_codex":0.0002495894,"about_ca_system_score_gemma":0.000003221675,"threshold_uncertainty_score":0.999863},"labels":[],"label_agreement":null},{"id":"W6949847717","doi":"10.5281/zenodo.3793067","title":"Tasgius ater","year":2008,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Canadian Forest Service; Natural Resources Canada; Nova Scotia Hospital","funders":"","keywords":"Historical record; Period (music); Archaeomagnetic dating; Middle East","score_opus":0.026919297350543287,"score_gpt":0.1955765832099156,"score_spread":0.1686572858593723,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6949847717","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.46955177,0.00035809455,0.0166189,0.00030757973,0.0006796998,0.00068882323,0.00015432175,0.008029726,0.5036111],"genre_scores_gemma":[0.9959637,0.00020385311,0.0003877999,0.000070456605,0.00017251435,3.5495685e-8,0.00034298078,0.0016956639,0.0011629774],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9988256,0.00007101009,0.00019564055,0.00023247024,0.00028317716,0.00039211934],"domain_scores_gemma":[0.9992491,0.000009273846,0.000025217863,0.00039733772,0.00017207519,0.00014700428],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00021959635,0.00014653752,0.00012404515,0.00019427462,0.0011570489,0.00020458846,0.00064745033,0.000061565544,0.010278005],"category_scores_gemma":[0.00007018667,0.0001534755,0.000039836104,0.00042815023,0.00011281242,0.00033439638,0.0002921919,0.0002352103,0.030828359],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000030957908,0.00007664442,0.000022422802,0.00009577619,0.00007379991,0.000098390396,0.0023047824,0.002831137,0.020461248,0.000911838,0.9324027,0.04069031],"study_design_scores_gemma":[0.00035653656,0.00008340229,0.000953483,0.000012856434,0.000005689131,0.00026309377,0.000037978156,0.0030475692,0.0043088133,0.00002746476,0.990694,0.00020910364],"about_ca_topic_score_codex":0.0000033122249,"about_ca_topic_score_gemma":5.961616e-8,"teacher_disagreement_score":0.52641195,"about_ca_system_score_codex":0.00012978235,"about_ca_system_score_gemma":0.0000016697206,"threshold_uncertainty_score":0.99062675},"labels":[],"label_agreement":null},{"id":"W6967595737","doi":"10.5281/zenodo.11544005","title":"ManUp Male Enhancement Gummies Canada Reviews - Do ManUp ME Gummies Work or Scam?","year":2024,"lang":"en","type":"other","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Performance enhancement; Human enhancement; Erectile dysfunction; Great Rift; Adult male; Boosting (machine learning)","score_opus":0.023635411063795193,"score_gpt":0.22208734487468673,"score_spread":0.19845193381089155,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6967595737","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00012496648,0.008937318,0.0011472354,0.00018045996,0.0013149295,0.0011994975,0.00035445197,0.0011136086,0.98562753],"genre_scores_gemma":[0.0019471018,0.008000118,0.0005462403,0.000108090695,0.00062928325,9.471184e-7,0.0008546244,0.007233533,0.98068005],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.997158,0.00018096055,0.00056154345,0.00067495357,0.0006893023,0.00073522294],"domain_scores_gemma":[0.9984757,0.000016527412,0.0001424454,0.0010006496,0.00012415058,0.00024055026],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.00052815053,0.000555914,0.0005451298,0.00050521875,0.0004920106,0.00087448803,0.0014347805,0.00019755778,0.42075318],"category_scores_gemma":[0.00012388235,0.0005034132,0.000095104915,0.000870732,0.0001273743,0.00016801733,0.00081209466,0.00060246163,0.30728218],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000019871532,0.00002260335,7.850419e-7,0.001300904,0.00016120308,0.000081213846,0.0002742199,0.000049730803,0.00015177656,0.00013640836,0.9756341,0.022167167],"study_design_scores_gemma":[0.00021707134,0.00007953386,0.000009113303,0.001118032,0.00006180008,0.000055304172,0.00011034371,0.000072145216,0.00028991973,0.000016637532,0.997388,0.00058209396],"about_ca_topic_score_codex":0.0006248113,"about_ca_topic_score_gemma":0.0005945784,"teacher_disagreement_score":0.11347101,"about_ca_system_score_codex":0.00068070425,"about_ca_system_score_gemma":0.0000065897902,"threshold_uncertainty_score":0.99974173},"labels":[],"label_agreement":null},{"id":"W6968927299","doi":"10.5281/zenodo.15753255","title":"Fig. 8 in A revision of Parapterogramma Papp and Pseudopterogramma Papp, with a review of the Parapterogramma genus group of the Pacific and Indomalayan regions (Diptera, Sphaeroceridae, Limosininae)","year":2025,"lang":"en","type":"other","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Guelph","funders":"","keywords":"Paratype; Group (periodic table); Genus; Holotype; Scale (ratio)","score_opus":0.01136121978724831,"score_gpt":0.2020222543252996,"score_spread":0.1906610345380513,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6968927299","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.14304936,0.23749939,0.008401999,0.002221226,0.0013421709,0.026290143,0.0023732616,0.0035516769,0.5752708],"genre_scores_gemma":[0.936986,0.054987226,0.0009748149,0.00007939809,0.00006862944,0.000001508992,0.00023824032,0.0030758586,0.0035883046],"study_design_codex":"design_other","study_design_gemma":"not_applicable","domain_scores_codex":[0.9978844,0.00035315572,0.0006001384,0.00039903296,0.0004270326,0.00033625888],"domain_scores_gemma":[0.9983673,0.000036396494,0.00038629712,0.0009381155,0.00018312295,0.00008873349],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.0005817033,0.00033759547,0.00058311294,0.0003104668,0.00021583332,0.00010452388,0.000909486,0.00016454565,0.0005552403],"category_scores_gemma":[0.0001253081,0.00023393777,0.00010083176,0.0011527406,0.0005295273,0.00009948245,0.0006171671,0.00041615445,0.000019985528],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0002673359,0.00040090794,0.0018737285,0.03740798,0.00065388856,0.000025609143,0.002368865,0.00006240923,0.0006562892,0.002479073,0.22160192,0.732202],"study_design_scores_gemma":[0.0009142451,0.00030672562,0.002475546,0.015934566,0.00011459194,0.00006200006,0.00011683212,0.00013608085,0.00016779521,0.000014950667,0.97947645,0.00028022708],"about_ca_topic_score_codex":0.00005854108,"about_ca_topic_score_gemma":0.0000084861,"teacher_disagreement_score":0.79393667,"about_ca_system_score_codex":0.000045905228,"about_ca_system_score_gemma":0.000008549543,"threshold_uncertainty_score":0.9539705},"labels":[],"label_agreement":null},{"id":"W6980096919","doi":"","title":"ATN Reports Third Quarter 2020 Results - Dividends (DIVIDEND) News","year":2020,"lang":"en","type":"other","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Quarter (Canadian coin); Dividend; Subject (documents); Headline","score_opus":0.008376912721021102,"score_gpt":0.2013154017144108,"score_spread":0.19293848899338972,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6980096919","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000023130324,0.0016235148,0.0025278628,0.00070685265,0.0039248383,0.0005350281,0.00007041659,0.004927754,0.9856606],"genre_scores_gemma":[0.009888313,0.0012625364,0.004185186,0.0007096052,0.0039374754,0.000092337556,0.00033868797,0.0019197679,0.9776661],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99665296,0.000043753374,0.0010094119,0.0009147754,0.0006774753,0.0007016244],"domain_scores_gemma":[0.99789983,0.000063458094,0.00025158914,0.0014150528,0.000024804049,0.00034527178],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.0002177296,0.000844518,0.0008665265,0.00032150524,0.000046688212,0.00016289308,0.00050934363,0.0007088703,0.0048655015],"category_scores_gemma":[0.000071996226,0.0007649304,0.00025342454,0.00049292546,0.000052841395,0.00024401724,0.00013160746,0.00073833077,0.004425321],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000011652223,0.000012424491,0.0001595396,0.00019747498,0.00022136686,0.0007324222,0.00020625902,0.00018093376,0.00009794688,0.000027335616,0.99728954,0.0008630918],"study_design_scores_gemma":[0.00043130817,0.00007650518,0.00015799807,0.00029480606,0.00008657233,0.00008112144,0.000033233893,0.0009834989,0.00028753738,0.000041134164,0.9965458,0.0009804884],"about_ca_topic_score_codex":0.00032786586,"about_ca_topic_score_gemma":0.00055700354,"teacher_disagreement_score":0.009865182,"about_ca_system_score_codex":0.00010999853,"about_ca_system_score_gemma":0.000063029845,"threshold_uncertainty_score":0.9994802},"labels":[],"label_agreement":null},{"id":"W6999823514","doi":"","title":"Early Verification of the Power Delivery Network in Integrated Circuits","year":2011,"lang":"en","type":"dissertation","venue":"Library and Archives Canada (Government of Canada)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Nucleofection; Power grid; Power (physics); Filter (signal processing); Set (abstract data type); Ferroresonance in electricity networks","score_opus":0.0027775560010015535,"score_gpt":0.12296514602073104,"score_spread":0.12018759001972948,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W6999823514","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.85884356,0.0006789537,0.000014792311,0.000028759881,0.00092156074,0.00024148349,0.00008638702,0.000014699722,0.1391698],"genre_scores_gemma":[0.99606085,0.00026083243,0.000082508115,0.000058896472,0.000024390629,0.000012872119,0.000038170383,0.0000414084,0.0034200444],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.99835575,0.000039771236,0.00038305743,0.00016886368,0.00080726465,0.00024531398],"domain_scores_gemma":[0.9994299,0.00006665832,0.00016350579,0.00026089055,0.0000012166839,0.000077872966],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.000012128824,0.00022625182,0.00027768986,0.000036831174,0.000050984057,0.000009801809,0.00032457922,0.0000761755,0.000030329307],"category_scores_gemma":[0.0000017772967,0.00019726626,0.000032237076,0.00018802905,0.000032498145,0.0002469683,0.000024877361,0.00027330976,4.9650413e-9],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":true,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0032216834,0.00028320332,0.38183653,0.007305523,0.001977305,0.00021908278,0.010440264,0.030380296,0.29802582,0.103321575,0.022839323,0.14014938],"study_design_scores_gemma":[0.0003002501,0.000046499725,0.86741793,0.000740658,0.00003645968,0.000001184906,0.0013433264,0.0018191432,0.12370145,0.00027821798,0.0039105145,0.00040437037],"about_ca_topic_score_codex":0.0036340444,"about_ca_topic_score_gemma":0.057690095,"teacher_disagreement_score":0.4855814,"about_ca_system_score_codex":0.000014763414,"about_ca_system_score_gemma":0.00091516855,"threshold_uncertainty_score":0.9595046},"labels":[],"label_agreement":null},{"id":"W7000526543","doi":"","title":"Formal verification of peephole optimization in asynchronous circuits","year":2001,"lang":"en","type":"dissertation","venue":"eScholarship@McGill (McGill)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada; McGill University","keywords":"Asynchronous communication; Functional verification; Model checking; Formal verification; Modular design; Task (project management); Intelligent verification; High-level verification","score_opus":0.00935406922366777,"score_gpt":0.2057241167063376,"score_spread":0.19637004748266984,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7000526543","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.89309996,0.00050881325,0.00009217946,0.0000019344507,0.0018197679,0.0009953835,0.00034667278,0.0005425402,0.102592714],"genre_scores_gemma":[0.99380296,0.0010242038,0.0013682977,0.000018082208,0.000053135584,0.00020495779,0.0021730158,0.00031454623,0.0010407917],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9962648,0.000115423834,0.0013333098,0.0006941927,0.00073541084,0.0008568719],"domain_scores_gemma":[0.9981692,0.00008319576,0.00043387647,0.00080806453,0.0003175463,0.00018810997],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006841001,0.0007568309,0.0008129014,0.0010174982,0.00028219135,0.0000551734,0.0006569452,0.001012882,0.00029689493],"category_scores_gemma":[0.00016229339,0.0009342699,0.00021246483,0.0012583979,0.000038505237,0.0018502387,0.000040546296,0.0012002259,0.00019040266],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00016081227,0.00037185877,0.00015716713,0.002041486,0.00025395228,0.00006488358,0.00010075045,0.65347314,0.07380363,0.007715105,0.000013321413,0.26184386],"study_design_scores_gemma":[0.007877441,0.0008411597,0.015268489,0.0035735937,0.0007032781,0.00012821473,0.0011106834,0.1312522,0.80925405,0.003744687,0.019347364,0.0068988497],"about_ca_topic_score_codex":0.000090444075,"about_ca_topic_score_gemma":0.00032359295,"teacher_disagreement_score":0.7354504,"about_ca_system_score_codex":0.0012003109,"about_ca_system_score_gemma":0.00006409962,"threshold_uncertainty_score":0.9993108},"labels":[],"label_agreement":null},{"id":"W7017031484","doi":"","title":"ACPNS Legal Case Notes Series: 2022-121 Near North Enviro-Education Centre v. Municipal Property Assessment Corp. et al","year":2022,"lang":"en","type":"report","venue":"QUT ePrints (Queensland University of Technology)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Property (philosophy); Real property; Property law; Metropolitan area; Legislation; Property rights","score_opus":0.011778840112940551,"score_gpt":0.22771806158540986,"score_spread":0.2159392214724693,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7017031484","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97614545,0.0003516857,0.00028694115,0.002271447,0.0014432286,0.0010336656,0.0005797628,0.0010486804,0.016839132],"genre_scores_gemma":[0.9646437,0.008582782,0.009360454,0.0000937789,0.00007796259,0.00001718649,0.0011293093,0.00019745353,0.015897365],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99763507,0.00007802058,0.00042430876,0.0006989673,0.00062997005,0.00053366926],"domain_scores_gemma":[0.99804235,0.000044131997,0.00032824228,0.0012153056,0.00023855694,0.00013139067],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00036808057,0.000538619,0.00074500387,0.00072388933,0.00041076433,0.000038699836,0.0008568657,0.000608726,0.0010698097],"category_scores_gemma":[0.00006469659,0.0005493281,0.00019906148,0.0006508993,0.00038881123,0.00037333753,0.00075092755,0.0018868353,0.00007204458],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0004987511,0.0028651706,0.37701702,0.0036424173,0.005641572,0.027426664,0.007036207,0.02148678,0.0017100506,0.0017807133,0.43177208,0.11912257],"study_design_scores_gemma":[0.0005666806,0.00014970131,0.0061605237,0.00014363465,0.0002283752,0.0012707983,0.0021493048,0.0013644147,0.00018868306,0.000017964347,0.98705655,0.00070338626],"about_ca_topic_score_codex":0.004423657,"about_ca_topic_score_gemma":0.0045259628,"teacher_disagreement_score":0.55528444,"about_ca_system_score_codex":0.0012128439,"about_ca_system_score_gemma":0.00157218,"threshold_uncertainty_score":0.99984336},"labels":[],"label_agreement":null},{"id":"W7019701271","doi":"","title":"Improving Risk Assessment with Suicidal Patients: A Preliminary Evaluation of the Clinical Utility of &lt;em&gt;The Scale for Impact of Suicidality - Management, Assessment and Planning of Care (SIS-MAP)&lt;/em&gt;","year":2010,"lang":"en","type":"article","venue":"Scholarship@Western (Western University)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Scale (ratio); Risk assessment; Discriminant function analysis; Suicide prevention; Poison control; Mental health; Injury prevention; Occupational safety and health","score_opus":0.05056459825201,"score_gpt":0.34651454614078553,"score_spread":0.29594994788877554,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7019701271","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9943294,0.000064629385,0.003152075,0.0000053516073,0.00032457965,0.0017391106,0.00025826256,0.00004175833,0.000084841326],"genre_scores_gemma":[0.9989929,0.000012544341,0.0008590941,0.000003981503,0.000029150497,0.00001070469,0.000034636865,0.000042059226,0.000014887045],"study_design_codex":"observational","study_design_gemma":"observational","domain_scores_codex":[0.9968927,0.00052165694,0.00078849384,0.0004444065,0.0009810133,0.0003717473],"domain_scores_gemma":[0.9967072,0.0003296326,0.0008913433,0.0009875699,0.00096564385,0.00011859824],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0027562785,0.000350038,0.00061043596,0.00027359155,0.00016992427,0.000054283453,0.0007568689,0.00022374766,0.000009339186],"category_scores_gemma":[0.000078096906,0.0002614466,0.00028488375,0.00041461695,0.00030308365,0.0009302572,0.00037231893,0.00066235673,3.697317e-7],"study_design_candidate":"observational","study_design_consensus":"observational","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00038571164,0.00022177775,0.9896027,0.0007998698,0.00033933992,0.0000015170156,0.0010318744,0.0024108354,0.0014687302,0.000009807532,9.188583e-7,0.00372692],"study_design_scores_gemma":[0.0032368542,0.0009724301,0.98867327,0.0002736843,0.00097324135,0.0000013067698,0.0010860253,0.0011469638,0.0033629632,0.000022990496,0.0000060309967,0.00024424982],"about_ca_topic_score_codex":0.000019258248,"about_ca_topic_score_gemma":0.00093351176,"teacher_disagreement_score":0.0046635503,"about_ca_system_score_codex":0.00024003415,"about_ca_system_score_gemma":0.000265435,"threshold_uncertainty_score":0.9999838},"labels":[],"label_agreement":null},{"id":"W7036237223","doi":"","title":"Annual report for the town of Hollis, New Hampshire, for the year Two Thousand Five. Annual reports of the officers and committees of the town of Hollis, New Hampshire, for the year ending December 31, 2005, with reports of the Hollis school district and the Hollis/Brookline cooperative school district.","year":2006,"lang":"en","type":"article","venue":"University of New Hampshire Scholars Repository (University of New Hampshire at Manchester)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Annual report; Year-ending; Work (physics); Period (music); Quarter (Canadian coin)","score_opus":0.006294414732672233,"score_gpt":0.18393813388156913,"score_spread":0.1776437191488969,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7036237223","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.97935975,0.0043645087,0.0061554513,0.0020013042,0.0008163737,0.005362988,0.0010028052,0.000075431315,0.00086136337],"genre_scores_gemma":[0.9763628,0.00073089456,0.0025581217,0.000050043152,0.00025665385,0.000005580622,0.000058792517,0.00009503508,0.019882083],"study_design_codex":"not_applicable","study_design_gemma":"observational","domain_scores_codex":[0.99542457,0.00028175086,0.0014161539,0.00089618115,0.0012858207,0.00069554494],"domain_scores_gemma":[0.990882,0.0018686518,0.003245691,0.0027199886,0.0009586764,0.00032501703],"candidate_categories":["metaepi_narrow","sts"],"consensus_categories":[],"category_scores_codex":[0.0016435732,0.0007727426,0.0014351775,0.00021585249,0.0015589644,0.0001020937,0.0020599326,0.0004109654,0.000042845695],"category_scores_gemma":[0.0006431712,0.00045908542,0.00096293323,0.0012190066,0.0023696322,0.0013054075,0.00095192384,0.00083065423,3.6068457e-7],"study_design_candidate":"observational","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0146287335,0.00085307885,0.29483226,0.0021578951,0.007717811,0.00024573444,0.042182203,0.0816587,0.017215904,0.001556497,0.53290844,0.004042753],"study_design_scores_gemma":[0.02306868,0.0011889852,0.6922664,0.0027694388,0.0068488466,0.0011567237,0.050796144,0.0034583309,0.029405193,0.00042732476,0.18658973,0.0020241705],"about_ca_topic_score_codex":0.005607811,"about_ca_topic_score_gemma":0.0028818871,"teacher_disagreement_score":0.39743418,"about_ca_system_score_codex":0.0003221884,"about_ca_system_score_gemma":0.001537141,"threshold_uncertainty_score":0.9997861},"labels":[],"label_agreement":null},{"id":"W7095818716","doi":"","title":"To appear in Canadian Journal of Electrical and Computer Engineering Two High Performance and Low Power Serial Communication Interfaces for On-chip Interconnects","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Frame (networking); Transmitter; Serial communication; Data transmission; Power (physics); Bandwidth (computing); Transmission (telecommunications); Decoding methods; Data recovery; Power-line communication","score_opus":0.0045398212575081575,"score_gpt":0.18397847342971352,"score_spread":0.17943865217220537,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7095818716","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9933723,0.0000862973,0.0057229227,0.000111980466,0.00028965576,0.00030287955,0.0000015148923,0.000029018078,0.00008343447],"genre_scores_gemma":[0.99357027,0.000027467131,0.0062136715,0.000073796684,0.0000602867,0.000017860975,0.0000012915175,0.00002478604,0.0000105594445],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992621,0.000013036296,0.00025835013,0.00009976039,0.00006369079,0.0003030538],"domain_scores_gemma":[0.99949926,0.0000902851,0.000024482977,0.0001354729,0.000053629694,0.00019686227],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00020332886,0.00014014514,0.00019635723,0.00034936672,0.000035364672,0.00010132967,0.00016739478,0.000056834324,0.00003196593],"category_scores_gemma":[0.000023555693,0.00012613603,0.000013769324,0.00013345038,0.00001874221,0.0003555566,0.000024875377,0.00019338715,0.000010459176],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00037676474,0.00014398158,0.050204094,0.0008984306,0.00035865704,0.0000147676365,0.016225655,0.76517206,0.06505993,0.0052232663,0.012577392,0.08374502],"study_design_scores_gemma":[0.0014659411,0.0007374736,0.057234857,0.00032303645,0.0000070521023,0.000031912274,0.000046110967,0.9200274,0.019176543,0.000029608307,0.00058709364,0.00033301572],"about_ca_topic_score_codex":0.0016814789,"about_ca_topic_score_gemma":0.0022776427,"teacher_disagreement_score":0.15485531,"about_ca_system_score_codex":0.00010769152,"about_ca_system_score_gemma":0.000032427102,"threshold_uncertainty_score":0.51436776},"labels":[],"label_agreement":null},{"id":"W7096579043","doi":"","title":"Limit Study of Energy &amp;amp; Delay Benefits of Component-Specific Routing","year":2013,"lang":"en","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":true,"ca_institutions":"","funders":"","keywords":"Routing (electronic design automation); Benchmark (surveying); Transistor; Energy (signal processing); Limit (mathematics); Range (aeronautics); Margin (machine learning); Field-programmable gate array; Variation (astronomy)","score_opus":0.026475780951715322,"score_gpt":0.20781183356608648,"score_spread":0.18133605261437116,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7096579043","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9861207,0.00031863968,0.007436372,0.000008378326,0.00029267912,0.00024898804,0.00000329013,0.00021700426,0.005353923],"genre_scores_gemma":[0.99646354,0.00008805127,0.0028624558,0.000010260542,0.000061726125,0.000030913474,0.000009926631,0.000053322423,0.0004197969],"study_design_codex":"simulation_or_modeling","study_design_gemma":"observational","domain_scores_codex":[0.9985511,0.000027824402,0.00058450556,0.00019897071,0.0003124336,0.00032518522],"domain_scores_gemma":[0.99908006,0.00009007713,0.000087657194,0.00053648243,0.0001252911,0.00008045049],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00013617003,0.00022035402,0.00036703053,0.00018723513,0.000039651168,0.000023609166,0.00029927448,0.000081115366,0.0006351982],"category_scores_gemma":[0.0000073530955,0.00019897742,0.000060865827,0.00031195764,0.000027883745,0.0002581494,0.000074867494,0.00011354907,0.00026049739],"study_design_candidate":"simulation_or_modeling","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00004593248,0.0018381292,0.06882798,0.00026297642,0.00074987696,0.0000036942504,0.008431042,0.63777065,0.21340112,0.006787272,0.026056534,0.035824794],"study_design_scores_gemma":[0.0123633975,0.0015825749,0.43898243,0.0006803162,0.00031701048,0.000057774872,0.00515229,0.16040695,0.32185942,0.0002985003,0.053596,0.00470334],"about_ca_topic_score_codex":0.00046045208,"about_ca_topic_score_gemma":0.00024016437,"teacher_disagreement_score":0.4773637,"about_ca_system_score_codex":0.000044626297,"about_ca_system_score_gemma":0.0000068771883,"threshold_uncertainty_score":0.8114064},"labels":[],"label_agreement":null},{"id":"W7102596925","doi":"10.1049/cds2/5591883","title":"Bayesian‐Optimization‐Based Post‐Silicon Offset‐Cancelation Technique for Analog Multipliers","year":2025,"lang":"en","type":"article","venue":"IET Circuits Devices & Systems","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Calgary","funders":"Natural Sciences and Engineering Research Council of Canada; Canada Research Chairs","keywords":"Offset (computer science); MNIST database; CMOS; Multiplier (economics); Analog multiplier; Input offset voltage; Integrated circuit; DC bias","score_opus":0.007601333646167387,"score_gpt":0.22255488459871134,"score_spread":0.21495355095254395,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7102596925","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0026004878,0.0012355818,0.9848046,0.00007563651,0.0018558756,0.002649584,0.000104543804,0.0008926545,0.0057810848],"genre_scores_gemma":[0.9958763,0.000021232745,0.0019735952,0.00021159329,0.00015571034,0.0012475951,0.00021225038,0.000079035985,0.00022268033],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9981783,0.000060763614,0.0006473336,0.00040562454,0.0002498222,0.00045815195],"domain_scores_gemma":[0.99877167,0.00020106864,0.00014569555,0.0005044475,0.00028099533,0.00009611227],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00042358795,0.00034373903,0.00042242903,0.000537526,0.00017895302,0.00014503484,0.00035263575,0.00030521155,0.000015737753],"category_scores_gemma":[0.00004138612,0.00036138218,0.00012115086,0.0008425027,0.000038037146,0.00044438682,0.000014880618,0.00018293245,0.00002435732],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000010434756,0.000025422856,0.0025223885,0.0013944716,0.00010064501,0.0000016167514,0.00013003676,0.97999895,0.01181461,0.00038451844,0.0020271256,0.001589766],"study_design_scores_gemma":[0.00082717097,0.00005369867,0.000732415,0.0005273015,0.000070731,0.0000032679895,0.0001192313,0.9818927,0.0079086,0.00002062072,0.007429908,0.00041435868],"about_ca_topic_score_codex":0.000051017825,"about_ca_topic_score_gemma":0.000036810532,"teacher_disagreement_score":0.9932758,"about_ca_system_score_codex":0.00037365468,"about_ca_system_score_gemma":0.0001321963,"threshold_uncertainty_score":0.99988383},"labels":[],"label_agreement":null},{"id":"W7106284414","doi":"10.5281/zenodo.17666022","title":"Harmonic Reducibility: A Cascade-Layered Numeric Topography","year":2025,"lang":"","type":"preprint","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Cascades (Canada)","funders":"","keywords":"Scalar (mathematics); Harmonic; Topology (electrical circuits); Entropy (arrow of time); Upload; Bandwidth (computing); Waveform; Key (lock)","score_opus":0.03154817893965701,"score_gpt":0.24385482854732893,"score_spread":0.21230664960767193,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7106284414","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13665578,0.008642877,0.1266048,0.0036793093,0.009807165,0.012697518,0.0063922005,0.019950017,0.67557037],"genre_scores_gemma":[0.97722954,0.0047937403,0.00209318,0.00019868239,0.0008255809,0.0000011558915,0.0039753416,0.0064809867,0.004401783],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9914924,0.0011677496,0.0016170227,0.0025849114,0.0012814131,0.001856488],"domain_scores_gemma":[0.9935013,0.000104772196,0.00044207668,0.0037523378,0.001474011,0.0007254719],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","research_integrity","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.002469144,0.0011975555,0.0011295619,0.0019892077,0.0039886422,0.002883968,0.005051034,0.00080295576,0.027285414],"category_scores_gemma":[0.0009464898,0.0014586728,0.00059262995,0.003845633,0.0005853572,0.0007371753,0.0069467947,0.0031810268,0.017345281],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005853345,0.001186839,0.000022540798,0.0060369098,0.0024840808,0.00016611195,0.011975244,0.030859813,0.01680652,0.003429662,0.47014022,0.45630673],"study_design_scores_gemma":[0.0013779085,0.00039208587,0.0006157877,0.0007517511,0.00024443035,0.00016522613,0.00050742266,0.021589205,0.004778651,0.0004985693,0.9675862,0.0014927478],"about_ca_topic_score_codex":0.00011074373,"about_ca_topic_score_gemma":6.902713e-7,"teacher_disagreement_score":0.8405738,"about_ca_system_score_codex":0.0014668067,"about_ca_system_score_gemma":0.000057439625,"threshold_uncertainty_score":0.9991187},"labels":[],"label_agreement":null},{"id":"W7106314049","doi":"10.5281/zenodo.17667315","title":"Harmonic Reducibility: A Cascade-Layered Numeric Topography","year":2025,"lang":"","type":"preprint","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Cascades (Canada)","funders":"","keywords":"Scalar (mathematics); Cascade; Topology (electrical circuits); Entropy (arrow of time); Harmonic; Lossless compression; Bandwidth (computing); Waveform","score_opus":0.03154817893965701,"score_gpt":0.24385482854732893,"score_spread":0.21230664960767193,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7106314049","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13665578,0.008642877,0.1266048,0.0036793093,0.009807165,0.012697518,0.0063922005,0.019950017,0.67557037],"genre_scores_gemma":[0.97722954,0.0047937403,0.00209318,0.00019868239,0.0008255809,0.0000011558915,0.0039753416,0.0064809867,0.004401783],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9914924,0.0011677496,0.0016170227,0.0025849114,0.0012814131,0.001856488],"domain_scores_gemma":[0.9935013,0.000104772196,0.00044207668,0.0037523378,0.001474011,0.0007254719],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","research_integrity","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.002469144,0.0011975555,0.0011295619,0.0019892077,0.0039886422,0.002883968,0.005051034,0.00080295576,0.027285414],"category_scores_gemma":[0.0009464898,0.0014586728,0.00059262995,0.003845633,0.0005853572,0.0007371753,0.0069467947,0.0031810268,0.017345281],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005853345,0.001186839,0.000022540798,0.0060369098,0.0024840808,0.00016611195,0.011975244,0.030859813,0.01680652,0.003429662,0.47014022,0.45630673],"study_design_scores_gemma":[0.0013779085,0.00039208587,0.0006157877,0.0007517511,0.00024443035,0.00016522613,0.00050742266,0.021589205,0.004778651,0.0004985693,0.9675862,0.0014927478],"about_ca_topic_score_codex":0.00011074373,"about_ca_topic_score_gemma":6.902713e-7,"teacher_disagreement_score":0.8405738,"about_ca_system_score_codex":0.0014668067,"about_ca_system_score_gemma":0.000057439625,"threshold_uncertainty_score":0.9991187},"labels":[],"label_agreement":null},{"id":"W7106319790","doi":"10.5281/zenodo.17666021","title":"Harmonic Reducibility: A Cascade-Layered Numeric Topography","year":2025,"lang":"","type":"preprint","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Cascades (Canada)","funders":"","keywords":"Scalar (mathematics); Cascade; Topology (electrical circuits); Entropy (arrow of time); Harmonic; Lossless compression; Bandwidth (computing); Waveform","score_opus":0.03154817893965701,"score_gpt":0.24385482854732893,"score_spread":0.21230664960767193,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7106319790","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.13665578,0.008642877,0.1266048,0.0036793093,0.009807165,0.012697518,0.0063922005,0.019950017,0.67557037],"genre_scores_gemma":[0.97722954,0.0047937403,0.00209318,0.00019868239,0.0008255809,0.0000011558915,0.0039753416,0.0064809867,0.004401783],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.9914924,0.0011677496,0.0016170227,0.0025849114,0.0012814131,0.001856488],"domain_scores_gemma":[0.9935013,0.000104772196,0.00044207668,0.0037523378,0.001474011,0.0007254719],"candidate_categories":["metaepi_narrow","sts","scholarly_communication","research_integrity","insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.002469144,0.0011975555,0.0011295619,0.0019892077,0.0039886422,0.002883968,0.005051034,0.00080295576,0.027285414],"category_scores_gemma":[0.0009464898,0.0014586728,0.00059262995,0.003845633,0.0005853572,0.0007371753,0.0069467947,0.0031810268,0.017345281],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005853345,0.001186839,0.000022540798,0.0060369098,0.0024840808,0.00016611195,0.011975244,0.030859813,0.01680652,0.003429662,0.47014022,0.45630673],"study_design_scores_gemma":[0.0013779085,0.00039208587,0.0006157877,0.0007517511,0.00024443035,0.00016522613,0.00050742266,0.021589205,0.004778651,0.0004985693,0.9675862,0.0014927478],"about_ca_topic_score_codex":0.00011074373,"about_ca_topic_score_gemma":6.902713e-7,"teacher_disagreement_score":0.8405738,"about_ca_system_score_codex":0.0014668067,"about_ca_system_score_gemma":0.000057439625,"threshold_uncertainty_score":0.9991187},"labels":[],"label_agreement":null},{"id":"W7117486568","doi":"10.36227/techrxiv.176703991.13638729/v1","title":"In-Situ Timing Diagnosis of PDN and Configuration-Upset-Induced Routing Delay Degradation in SRAM-based FPGAs","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"CMC Microsystems","keywords":"Degradation (telecommunications); Routing (electronic design automation); Field-programmable gate array; Multipath routing; Static timing analysis; Network routing","score_opus":0.01615852070036487,"score_gpt":0.24743992210095173,"score_spread":0.23128140140058687,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7117486568","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.96697,0.00039026563,0.023903757,0.0005650015,0.0006363219,0.0008407113,0.0000051588277,0.000083887826,0.0066048787],"genre_scores_gemma":[0.9968267,0.00015239968,0.0024959566,0.00017633516,0.000036685306,0.00011911176,0.000022588181,0.000043462765,0.0001267533],"study_design_codex":"observational","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9971061,0.00012776665,0.001352731,0.0005232033,0.00029975706,0.00059047923],"domain_scores_gemma":[0.99845386,0.0007594494,0.00018572541,0.0003955519,0.000116055664,0.00008936029],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0007895092,0.00044197377,0.00063159387,0.0011741051,0.0001028402,0.00011902705,0.00022587761,0.00035548295,0.00018147961],"category_scores_gemma":[0.00025455706,0.0005017278,0.00007155287,0.0015631192,0.000060112514,0.00093040115,0.00005820409,0.00047015472,0.000019129919],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00024067648,0.00073305366,0.33047006,0.0026527334,0.0002720083,0.000098334356,0.0054482347,0.3135903,0.259718,0.012047735,0.00077093655,0.07395794],"study_design_scores_gemma":[0.0022042692,0.00008717298,0.029020995,0.0010808322,0.00006095789,0.0000014609192,0.00041647942,0.4548964,0.5116415,0.000067162604,0.00008796981,0.0004347807],"about_ca_topic_score_codex":0.0007865645,"about_ca_topic_score_gemma":0.0015175098,"teacher_disagreement_score":0.30144906,"about_ca_system_score_codex":0.0004257824,"about_ca_system_score_gemma":0.00024004732,"threshold_uncertainty_score":0.99974346},"labels":[],"label_agreement":null},{"id":"W7117597911","doi":"10.18280/ts.420645","title":"Efficient Multiply-Accumulate Unit Using High-Speed and Low Power Vedic Multiplier for Digital Signal Processors Applications","year":2025,"lang":"","type":"article","venue":"Traitement du signal","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"Multiplier (economics); Digital signal processing; Digital signal; Power (physics); Unit (ring theory); Digital signal processor; Signal processing","score_opus":0.014398014090682443,"score_gpt":0.24747951108116314,"score_spread":0.2330814969904807,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7117597911","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.60741377,0.0007871707,0.38586825,0.00009541038,0.00048072942,0.004321256,0.00047095265,0.00030818916,0.00025430453],"genre_scores_gemma":[0.9945489,0.000035566467,0.003791428,0.00012170276,0.00032468943,0.0005447923,0.0001489377,0.00019285534,0.0002911115],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99498814,0.000054827018,0.0015205427,0.0012395454,0.0007345009,0.0014624115],"domain_scores_gemma":[0.9977978,0.00045709548,0.00030325452,0.00056500436,0.00043571155,0.0004411342],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0005821899,0.0011009105,0.0009064581,0.00087245397,0.00079939025,0.00070149463,0.000638935,0.00041388202,0.00037820672],"category_scores_gemma":[0.000038109018,0.0011786408,0.00027563825,0.0013510567,0.00037248066,0.000576508,0.00022885817,0.0005409561,0.000065823406],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005430398,0.0010719621,0.0014699191,0.0019974979,0.00084426533,0.00001163815,0.001798489,0.9184734,0.05730786,0.000887272,0.00019199743,0.015402613],"study_design_scores_gemma":[0.0073633627,0.0003204838,0.0021316826,0.0007507892,0.0004347624,0.0000081459475,0.00039617805,0.9736409,0.010144258,0.00012349685,0.003477769,0.001208126],"about_ca_topic_score_codex":0.000017113649,"about_ca_topic_score_gemma":0.0000025446489,"teacher_disagreement_score":0.38713518,"about_ca_system_score_codex":0.00046468558,"about_ca_system_score_gemma":0.00033202645,"threshold_uncertainty_score":0.99906635},"labels":[],"label_agreement":null},{"id":"W7123346645","doi":"10.1109/icm66518.2025.11322467","title":"On the Extension of Boundary Scan Testing for Approximate Computing","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Boundary scan; Printed circuit board; Extension (predicate logic); Circuit design; Electronic circuit; Boundary (topology); Digital electronics; Physical design","score_opus":0.02119592149359801,"score_gpt":0.24265614656096532,"score_spread":0.22146022506736732,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7123346645","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.53016883,0.0009500607,0.41507864,0.00061902776,0.0022819098,0.002186977,0.00001737627,0.00045297405,0.048244223],"genre_scores_gemma":[0.97303575,0.000015785732,0.02582319,0.00031677514,0.00011476983,0.00002617771,0.00000383538,0.000067305846,0.0005963939],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99765766,0.000058974896,0.0008465608,0.000458707,0.00028968253,0.0006884458],"domain_scores_gemma":[0.9961484,0.0025832038,0.00017299513,0.0007545651,0.00027779196,0.00006304851],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0013083162,0.00041498276,0.00050224585,0.00027631552,0.0005978942,0.00014999471,0.00047762782,0.00016247296,0.00006424335],"category_scores_gemma":[0.0006790689,0.0003098787,0.000160199,0.0009920874,0.00017156334,0.00016050263,0.0001828114,0.00038841178,0.000022224673],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0003281753,0.0004492236,0.0020490044,0.006873122,0.00072184135,0.000008846098,0.0021511407,0.3585817,0.16094975,0.17515294,0.027940637,0.2647936],"study_design_scores_gemma":[0.00071028766,0.0002533789,0.001352908,0.0017551675,0.000083488594,0.0000030369781,0.00024684053,0.9330858,0.058786217,0.002768651,0.0006372669,0.00031693192],"about_ca_topic_score_codex":0.0000361349,"about_ca_topic_score_gemma":0.0000030519634,"teacher_disagreement_score":0.57450414,"about_ca_system_score_codex":0.00017527922,"about_ca_system_score_gemma":0.00018447115,"threshold_uncertainty_score":0.9999353},"labels":[],"label_agreement":null},{"id":"W7123359749","doi":"10.1109/icm66518.2025.11322445","title":"Energy-Efficient Approximate Prewitt Filter Design","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Concordia University","funders":"","keywords":"Prewitt operator; Ranging; Filter (signal processing); Image processing; Edge detection; Image manipulation; Set (abstract data type); Filter design; Detector","score_opus":0.01194290110689203,"score_gpt":0.20699557601109986,"score_spread":0.19505267490420783,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7123359749","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.0034965635,0.0025496387,0.8949419,0.00023448384,0.0034758202,0.0007691098,0.000011693668,0.00091917894,0.09360159],"genre_scores_gemma":[0.93085706,0.00047991713,0.029040327,0.0005531037,0.00021809948,0.0002549567,0.000011432469,0.00015375858,0.038431313],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9958033,0.00016967881,0.0010585191,0.0009364417,0.000543725,0.0014883147],"domain_scores_gemma":[0.9978518,0.00027324952,0.000098936776,0.001355484,0.00015262769,0.00026792602],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0007228716,0.00090005744,0.00072668656,0.0007315543,0.00029799764,0.00035300982,0.0008806709,0.000470877,0.0023144158],"category_scores_gemma":[0.000036632035,0.0008574276,0.0002554224,0.0015499132,0.00014704274,0.00033851425,0.0003063456,0.00049406936,0.0007587483],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00012076349,0.00038309823,0.00007503936,0.00068216654,0.000544277,0.000035540153,0.0008651383,0.87147236,0.009315168,0.024495644,0.065409765,0.02660104],"study_design_scores_gemma":[0.0009997926,0.00010566174,0.00008992402,0.00031612525,0.00014731368,0.0000065037634,0.000056770456,0.8281364,0.14248225,0.00044914222,0.026414962,0.0007951729],"about_ca_topic_score_codex":0.00004703711,"about_ca_topic_score_gemma":0.0000032519365,"teacher_disagreement_score":0.92736053,"about_ca_system_score_codex":0.00047961785,"about_ca_system_score_gemma":0.0002546757,"threshold_uncertainty_score":0.9993876},"labels":[],"label_agreement":null},{"id":"W7125507810","doi":"10.1109/ojsscs.2025.3640567","title":"Special Section on Chiplet Interconnects and Architectures","year":2025,"lang":"","type":"article","venue":"IEEE Open Journal of the Solid-State Circuits Society","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Alpha Technologies (Canada)","funders":"","keywords":"Special section; Section (typography); Power (physics); Integrated circuit","score_opus":0.014789300669623454,"score_gpt":0.2636861896589525,"score_spread":0.24889688898932907,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7125507810","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9392174,0.00067525846,0.0035539235,0.0014140955,0.041284155,0.0011272593,0.000055440032,0.000036869995,0.012635584],"genre_scores_gemma":[0.98844224,0.0010047667,0.00013789526,0.0011242639,0.0072238753,0.000008824318,8.5471214e-7,0.00009160841,0.0019656937],"study_design_codex":"not_applicable","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9965254,0.00034895615,0.0012716226,0.00045119194,0.000624245,0.0007785908],"domain_scores_gemma":[0.9978271,0.0003328389,0.0006927225,0.00063909893,0.0002572193,0.00025103154],"candidate_categories":["metaepi_narrow","research_integrity"],"consensus_categories":[],"category_scores_codex":[0.0017116846,0.00063854957,0.0009482346,0.00022609351,0.00073710876,0.0009369342,0.0019887579,0.00030818977,0.00012803102],"category_scores_gemma":[0.00013561347,0.00049216574,0.0007763725,0.00083174155,0.00032572064,0.00062301464,0.00037333212,0.0024058616,0.000018292048],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0005327414,0.00048905634,0.0011629346,0.0011850703,0.004997578,0.00007777772,0.06765138,0.38359132,0.06886578,0.00032445358,0.39515117,0.075970754],"study_design_scores_gemma":[0.03661353,0.005463177,0.065645196,0.024653604,0.0036159288,0.0028109092,0.012742768,0.0458462,0.5384264,0.023489222,0.23412684,0.0065662167],"about_ca_topic_score_codex":0.000026339598,"about_ca_topic_score_gemma":0.000040808325,"teacher_disagreement_score":0.46956062,"about_ca_system_score_codex":0.0007503645,"about_ca_system_score_gemma":0.000489847,"threshold_uncertainty_score":0.99989563},"labels":[],"label_agreement":null},{"id":"W7125508699","doi":"10.1109/icces67310.2025.11336863","title":"Low-Power VLSI Accelerators for Edge AI in IoT Devices","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Artificial Intelligence in Medicine (Canada)","funders":"","keywords":"Enhanced Data Rates for GSM Evolution; Very-large-scale integration; Edge device; Internet of Things; Key (lock)","score_opus":0.008557982932482998,"score_gpt":0.251674090707579,"score_spread":0.243116107775096,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7125508699","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.85394627,0.0046850066,0.057141528,0.0018398683,0.011903687,0.0038866454,0.00005221423,0.00094971654,0.06559504],"genre_scores_gemma":[0.9888895,0.00018498018,0.0026702539,0.0019671908,0.00023199148,0.0003376393,0.000011248915,0.00014533072,0.005561858],"study_design_codex":"not_applicable","study_design_gemma":"not_applicable","domain_scores_codex":[0.99581033,0.00005935479,0.0013445693,0.0009231594,0.00034617912,0.0015163997],"domain_scores_gemma":[0.99820226,0.0003259212,0.00009822066,0.0009226429,0.00022158958,0.00022935662],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0006710163,0.0008688866,0.0009262731,0.0011649964,0.00021684336,0.00040181263,0.00095851376,0.0006465481,0.0013869382],"category_scores_gemma":[0.00010215735,0.0008897837,0.0002909795,0.0020978113,0.000104659375,0.00083621213,0.00021409737,0.000749874,0.00051401387],"study_design_candidate":"not_applicable","study_design_consensus":"not_applicable","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0013659653,0.003628515,0.087991014,0.02002618,0.0034386148,0.00014202781,0.012563957,0.11859155,0.07375231,0.06559767,0.47113472,0.14176749],"study_design_scores_gemma":[0.009333881,0.00060734246,0.034908663,0.0026824553,0.00030650405,0.0000056282774,0.0012133159,0.25998482,0.32792076,0.00091684586,0.35847217,0.003647616],"about_ca_topic_score_codex":0.000058583086,"about_ca_topic_score_gemma":0.00031959487,"teacher_disagreement_score":0.25416845,"about_ca_system_score_codex":0.00060066936,"about_ca_system_score_gemma":0.00038680458,"threshold_uncertainty_score":0.9995259},"labels":[],"label_agreement":null},{"id":"W7127365507","doi":"10.1109/ccece64018.2025.11364454","title":"A Static, Contention-Free, Low-Power, TSPC Dual-Edge Triggered Flip-Flop","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"CMOS; Power consumption; Power (physics); Clock gating; Digital clock manager; CPU multiplier","score_opus":0.007630108308919195,"score_gpt":0.22540941649632418,"score_spread":0.21777930818740499,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7127365507","genre_codex":"other","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.29153764,0.010939079,0.2437674,0.004591974,0.030194914,0.0063312044,0.0005809782,0.004146946,0.40790987],"genre_scores_gemma":[0.9061449,0.0017143842,0.005475017,0.0010655565,0.00028106678,0.00027134328,0.0000730478,0.000262032,0.08471261],"study_design_codex":"not_applicable","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99283236,0.00022732813,0.0024575614,0.0013492871,0.0010231307,0.002110338],"domain_scores_gemma":[0.9950287,0.0006443578,0.0002758519,0.0028779053,0.00060239015,0.0005707925],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["metaepi_narrow","insufficient_payload"],"category_scores_codex":[0.0010750287,0.0014206653,0.0016123737,0.0013446567,0.0004955615,0.0006334948,0.0014249719,0.0007637121,0.008496263],"category_scores_gemma":[0.0005871065,0.0014653547,0.0006392532,0.0027519385,0.00033772652,0.0013437258,0.0005601476,0.0011745215,0.0034710742],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00088014227,0.0018710768,0.0011780248,0.0038648495,0.0043932116,0.0004628487,0.0042421604,0.009782124,0.03123945,0.070880264,0.843045,0.028160831],"study_design_scores_gemma":[0.04664335,0.0016708414,0.011527947,0.005384225,0.0019726132,0.00008871967,0.004516284,0.39122877,0.13796173,0.0060627153,0.38478705,0.0081557585],"about_ca_topic_score_codex":0.00018679212,"about_ca_topic_score_gemma":0.00010041086,"teacher_disagreement_score":0.6146073,"about_ca_system_score_codex":0.0008296284,"about_ca_system_score_gemma":0.00065752544,"threshold_uncertainty_score":0.9998543},"labels":[],"label_agreement":null},{"id":"W7129770326","doi":"10.1109/incemic68930.2025.11386270","title":"Signal Integrity Optimization of LPDDR5X Memory Interface Operating at 9.6 Gbps","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Dram; Signal integrity; Bandwidth (computing); Channel (broadcasting); Cable gland; Power (physics); Power integrity; Interface (matter)","score_opus":0.01053346468776311,"score_gpt":0.23870656160311265,"score_spread":0.22817309691534954,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7129770326","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1865606,0.002498502,0.7564326,0.00022565894,0.0019867828,0.0007847489,0.00001813994,0.00034266562,0.05115031],"genre_scores_gemma":[0.94936335,0.0002252076,0.039502494,0.000079851096,0.00009369426,0.0000300646,0.000014920071,0.00007490105,0.01061553],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9967476,0.00015948541,0.0013951686,0.0006181125,0.00041324593,0.00066640234],"domain_scores_gemma":[0.99833935,0.00025636345,0.00017425758,0.0007019552,0.00038371485,0.00014435241],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.0007834094,0.000608845,0.00077131623,0.00036642168,0.00025191734,0.00014033323,0.0006425816,0.0004568371,0.0053455485],"category_scores_gemma":[0.00015251387,0.0006132223,0.00019342444,0.0010893715,0.0001726388,0.0008458945,0.00051530515,0.0008791721,0.00015892588],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00005794525,0.00010844044,0.0026372236,0.0008587507,0.00024950586,0.0000036475544,0.0012376737,0.95219344,0.03529315,0.0003375166,0.0038709461,0.003151789],"study_design_scores_gemma":[0.000754728,0.00011103576,0.00024017214,0.00064931466,0.00009080102,0.0000038065157,0.0005958559,0.6621702,0.33476165,0.000010096425,0.00023438595,0.00037796458],"about_ca_topic_score_codex":0.00016684568,"about_ca_topic_score_gemma":0.00003997249,"teacher_disagreement_score":0.7628027,"about_ca_system_score_codex":0.00078946946,"about_ca_system_score_gemma":0.0002594556,"threshold_uncertainty_score":0.99963194},"labels":[],"label_agreement":null},{"id":"W7132238172","doi":"","title":"VLSI Circuits and Systems","year":2003,"lang":"en","type":"article","venue":"NPARC","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":false,"route_ca_venue":true,"route_about_ca":false,"ca_institutions":"","funders":"","keywords":"","score_opus":0.01021974134598887,"score_gpt":0.1837829440279255,"score_spread":0.17356320268193662,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132238172","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6390296,0.0012179746,0.0045415945,0.0000150082615,0.0012710901,0.00021887115,0.000003908588,0.00048015066,0.35322177],"genre_scores_gemma":[0.99894947,0.00007649698,0.0002674287,0.000015501608,0.000052596097,0.000017083386,8.501806e-7,0.00002720777,0.00059334317],"study_design_codex":"bench_or_experimental","study_design_gemma":"not_applicable","domain_scores_codex":[0.99944884,0.000015781305,0.000112611546,0.00010531507,0.00010599712,0.0002114866],"domain_scores_gemma":[0.9997199,0.00002185328,0.000009693638,0.00016354801,0.000014635801,0.00007032323],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00012172621,0.00009937263,0.000112910806,0.000053782227,0.000034836517,0.000040240804,0.000060694383,0.000055449287,0.0001154518],"category_scores_gemma":[0.0000135027185,0.000096484684,0.000013580081,0.00010782875,0.000017659373,0.00011767522,0.000005661697,0.00008824622,0.00022182836],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000050596573,0.0000729193,0.014693188,0.0014016686,0.0002518467,0.00011236566,0.002281266,0.019679872,0.748438,0.07589857,0.10875677,0.02840849],"study_design_scores_gemma":[0.0031794102,0.00023473756,0.009982672,0.00036569798,0.00010268317,0.00048348264,0.0004932279,0.17472753,0.12776935,0.0037859932,0.67660546,0.0022697235],"about_ca_topic_score_codex":0.0000011576899,"about_ca_topic_score_gemma":5.1235634e-7,"teacher_disagreement_score":0.62066865,"about_ca_system_score_codex":0.000031719763,"about_ca_system_score_gemma":0.0000086556365,"threshold_uncertainty_score":0.39345312},"labels":[],"label_agreement":null},{"id":"W7132936938","doi":"","title":"Application of energy recovery in low-power DSP system design","year":2002,"lang":"","type":"dissertation","venue":"TSpace","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Bibliothèque et Archives nationales du Québec; Nortel (Canada)","funders":"","keywords":"Adiabatic circuit; Adiabatic process; Efficient energy use; Dissipation; Circuit design; Energy (signal processing); Electronic circuit; Digital signal processing","score_opus":0.008907690114731436,"score_gpt":0.23120849395155055,"score_spread":0.2223008038368191,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132936938","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.1820444,0.011679204,0.74137306,0.00006893829,0.005595143,0.003521595,0.000038949733,0.0007539529,0.054924734],"genre_scores_gemma":[0.9879799,0.0014637166,0.0026646971,0.0000113497745,0.0001831287,0.0005750084,0.00022042262,0.00033485095,0.00656694],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99540514,0.00024483493,0.0016553312,0.0009803842,0.000770709,0.00094361044],"domain_scores_gemma":[0.9970169,0.00036767038,0.0008169402,0.001331347,0.00026451945,0.00020263923],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00063776434,0.0010594197,0.0013938517,0.0012428134,0.00010038563,0.000076353645,0.00076192466,0.0012937159,0.00040749394],"category_scores_gemma":[0.00006174606,0.0012705072,0.00028942135,0.0016778162,0.0000595183,0.00046747536,0.000043169468,0.0006862553,0.00054764096],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00085715484,0.0005855573,0.00047674717,0.012395675,0.0005863991,0.00006388472,0.016617779,0.8681714,0.07851451,0.004975094,0.0025266798,0.014229098],"study_design_scores_gemma":[0.002621848,0.00065719447,0.0024420943,0.007713048,0.00034692054,0.000029983823,0.0052720024,0.7982785,0.17767291,0.00011762667,0.0018165067,0.0030313295],"about_ca_topic_score_codex":0.00075540383,"about_ca_topic_score_gemma":0.00011349444,"teacher_disagreement_score":0.8059355,"about_ca_system_score_codex":0.0012333522,"about_ca_system_score_gemma":0.00017008328,"threshold_uncertainty_score":0.99897444},"labels":[],"label_agreement":null},{"id":"W7132982790","doi":"","title":"Low-power asynchronous Viterbi decoder for wireless applications","year":2004,"lang":"","type":"dissertation","venue":"TSpace","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Asynchronous communication; Asynchronous circuit; Viterbi decoder; Viterbi algorithm; CMOS; Wireless; Universal asynchronous receiver/transmitter; Logic synthesis; Power (physics)","score_opus":0.00763843733915546,"score_gpt":0.2800601099765656,"score_spread":0.27242167263741013,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132982790","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.20054252,0.004193107,0.7658792,0.00034808548,0.0060084825,0.008861245,0.00018123833,0.0010465392,0.012939562],"genre_scores_gemma":[0.9640304,0.0008721016,0.010851075,0.000114735994,0.0009447773,0.0062927166,0.0018333473,0.00087351387,0.014187364],"study_design_codex":"simulation_or_modeling","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.9951396,0.000040962295,0.0011902547,0.0013846873,0.00063619204,0.0016083053],"domain_scores_gemma":[0.996671,0.00031498927,0.0004881917,0.0015677871,0.0004926602,0.0004653728],"candidate_categories":["metaepi_narrow","research_integrity","insufficient_payload"],"consensus_categories":["metaepi_narrow","insufficient_payload"],"category_scores_codex":[0.0003127973,0.0015000786,0.0012459841,0.00061620114,0.0006137384,0.00032984745,0.0010552547,0.0013839002,0.0012614655],"category_scores_gemma":[0.000037631326,0.0017811103,0.000576517,0.00091666175,0.00012464923,0.0005199231,0.0000611347,0.0010045018,0.0021219624],"study_design_candidate":"bench_or_experimental","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0020249132,0.0059031816,0.00047228494,0.045678597,0.005760154,0.00009520477,0.14891855,0.37742177,0.26595366,0.03250213,0.019285059,0.095984496],"study_design_scores_gemma":[0.02191611,0.0034422202,0.0032640132,0.010241214,0.0039939308,0.00015734018,0.015474683,0.15403865,0.61919045,0.00606107,0.14183053,0.020389797],"about_ca_topic_score_codex":0.00009547861,"about_ca_topic_score_gemma":0.00019082712,"teacher_disagreement_score":0.7634879,"about_ca_system_score_codex":0.0013661603,"about_ca_system_score_gemma":0.00074301695,"threshold_uncertainty_score":0.9999125},"labels":[],"label_agreement":null},{"id":"W7132990091","doi":"","title":"Linearly-scalable R-2R Multiply-and-accumulate Architecture for AI Edge Devices","year":2023,"lang":"","type":"dissertation","venue":"TSpace","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Toronto","funders":"","keywords":"Efficient energy use; Computation; Edge device; Enhanced Data Rates for GSM Evolution; Edge computing; CMOS; Cloud computing; Process (computing); Scheme (mathematics); Architecture","score_opus":0.02129645415717205,"score_gpt":0.3195004025511743,"score_spread":0.2982039483940022,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7132990091","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.937806,0.0087086065,0.03088195,0.0018923096,0.010179047,0.0058577685,0.00022114387,0.002234889,0.0022182555],"genre_scores_gemma":[0.85644656,0.0023978988,0.019718567,0.00035018832,0.0028430263,0.0014275379,0.0024479977,0.0017939481,0.1125743],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99550825,0.0000765669,0.00097613357,0.0012906259,0.00056763546,0.0015808109],"domain_scores_gemma":[0.99714124,0.000819961,0.0003447512,0.00091764145,0.00033671863,0.00043968964],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":["metaepi_narrow"],"category_scores_codex":[0.0005332094,0.0014292806,0.0013270326,0.000760402,0.0005356373,0.00048549008,0.00070196553,0.0012576446,0.0002490778],"category_scores_gemma":[0.00026492105,0.0014993808,0.00040509936,0.0010249339,0.00009503855,0.00042936843,0.0001228561,0.0014917387,0.0009773078],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0023483585,0.0003804258,0.0030133242,0.042332076,0.003688543,0.000120632016,0.15546137,0.5691208,0.09757413,0.0006126147,0.027370894,0.09797678],"study_design_scores_gemma":[0.006056437,0.0008701922,0.011359677,0.0040039495,0.0013682946,0.00002871161,0.005994076,0.81678885,0.04402206,0.0004606219,0.1038452,0.0052019],"about_ca_topic_score_codex":0.00048641275,"about_ca_topic_score_gemma":0.0010027161,"teacher_disagreement_score":0.24766803,"about_ca_system_score_codex":0.0001966271,"about_ca_system_score_gemma":0.0002063758,"threshold_uncertainty_score":0.99984574},"labels":[],"label_agreement":null},{"id":"W7133061818","doi":"","title":"Quasi-static energy recovery binary decision diagram logic (QSBDDL)","year":2003,"lang":"","type":"dissertation","venue":"TSpace","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":false,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Logic family; Adiabatic circuit; Pass transistor logic; Logic gate; Binary decision diagram; Multiplier (economics); Logic level; Sequential logic; CMOS","score_opus":0.013885997802443803,"score_gpt":0.2803387735244763,"score_spread":0.26645277572203246,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7133061818","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.6634353,0.032589868,0.21435712,0.00040676235,0.029187117,0.0023170104,0.00006945648,0.0013771516,0.056260213],"genre_scores_gemma":[0.8161631,0.040849965,0.02004562,0.00054440973,0.0008303846,0.000638814,0.0020592916,0.0012910361,0.11757734],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9933292,0.00033706607,0.0016338882,0.0015877236,0.0012788711,0.0018332477],"domain_scores_gemma":[0.9954763,0.0011690549,0.00064837805,0.0018054284,0.0003159985,0.00058485876],"candidate_categories":["metaepi_narrow","research_integrity","insufficient_payload"],"consensus_categories":["metaepi_narrow","insufficient_payload"],"category_scores_codex":[0.0006804272,0.0019382964,0.0017247638,0.0013266146,0.00047098196,0.00036674345,0.0010130988,0.00170703,0.003348986],"category_scores_gemma":[0.0005021633,0.0020714765,0.0006479855,0.001952197,0.00010969786,0.00081406295,0.000089722875,0.0013638053,0.0026043227],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.002784765,0.0039223717,0.0005123682,0.006944318,0.0023808705,0.0014216059,0.021936214,0.44611037,0.030837124,0.012861038,0.114593014,0.35569596],"study_design_scores_gemma":[0.014781949,0.017943962,0.0055896747,0.017772231,0.0042309696,0.00045015648,0.018971255,0.6333172,0.067263916,0.033066463,0.16008644,0.026525795],"about_ca_topic_score_codex":0.00048482357,"about_ca_topic_score_gemma":0.00025742443,"teacher_disagreement_score":0.32917017,"about_ca_system_score_codex":0.0010580762,"about_ca_system_score_gemma":0.00046572104,"threshold_uncertainty_score":0.99958897},"labels":[],"label_agreement":null},{"id":"W7140848240","doi":"10.1109/fpl68686.2025.00032","title":"Programmable Congestion Generator for Evaluating FPGA Interconnect Robustness","year":2025,"lang":"","type":"article","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Advanced Micro Devices (Canada)","funders":"","keywords":"Robustness (evolution); Field-programmable gate array; Interconnection; Generator (circuit theory); Simple programmable logic device","score_opus":0.030207905344128115,"score_gpt":0.30138665809696485,"score_spread":0.27117875275283676,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7140848240","genre_codex":"methods","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.21436283,0.0027256075,0.7675616,0.00044736388,0.0062176706,0.0036240814,0.000020124431,0.00086145377,0.0041792654],"genre_scores_gemma":[0.90353656,0.00017102857,0.085628785,0.00015971833,0.00046748796,0.0015008872,0.0000514122,0.00014931058,0.008334792],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9964328,0.0001288135,0.0010785931,0.00082451577,0.00035594022,0.0011793757],"domain_scores_gemma":[0.99793667,0.0004287831,0.00013734991,0.000730736,0.0005901045,0.00017636706],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0017666571,0.0006766984,0.00070193526,0.0004685505,0.00040212588,0.00052251195,0.00051700714,0.00044245037,0.0005099392],"category_scores_gemma":[0.00045450736,0.0006956666,0.00025579252,0.0010174694,0.00009248909,0.0007892237,0.00014199625,0.00042811764,0.00009258971],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00018119914,0.00014653454,0.00024313551,0.002136472,0.0005500702,0.0000038287963,0.00032818379,0.6653206,0.016793186,0.0052015116,0.006776394,0.3023189],"study_design_scores_gemma":[0.0024833549,0.0004703486,0.0000869156,0.00067863,0.00034308629,0.0000047705494,0.00023376799,0.895563,0.090398915,0.00018333604,0.008844825,0.00070902455],"about_ca_topic_score_codex":0.000038037473,"about_ca_topic_score_gemma":0.00005317701,"teacher_disagreement_score":0.68917376,"about_ca_system_score_codex":0.00062444375,"about_ca_system_score_gemma":0.00039607938,"threshold_uncertainty_score":0.99954945},"labels":[],"label_agreement":null},{"id":"W7164922356","doi":"10.5281/zenodo.20714571","title":"Comparative Analysis of Combinational Vs Sequential Logic Systems","year":2020,"lang":"en","type":"article","venue":"Open MIND","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Impact","funders":"","keywords":"Combinational logic; Sequential logic; Digital electronics; Logic synthesis; Logic gate; State (computer science); Register-transfer level; Programmable logic device; Logic optimization","score_opus":0.07959812548464408,"score_gpt":0.30187302519963966,"score_spread":0.2222748997149956,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7164922356","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.95330715,0.00015343212,0.007837572,0.000107255546,0.00028568026,0.00046942345,0.00013385597,0.000013156311,0.03769246],"genre_scores_gemma":[0.9987496,0.0000031653851,0.0009883448,0.00001488337,0.000027812968,0.000010792868,0.000086753185,0.000006556945,0.0001120657],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9992774,0.000031944783,0.00025079757,0.00014445932,0.00017972813,0.00011567775],"domain_scores_gemma":[0.99966514,0.00003618804,0.000054750297,0.0001224627,0.000059332215,0.00006214514],"candidate_categories":["insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00011566966,0.0001006484,0.00037895615,0.000105487525,0.00002762777,0.00007371189,0.0003197472,0.00004249005,0.0012659371],"category_scores_gemma":[0.0000056668505,0.00009612703,0.000056512305,0.00068799296,0.00003074079,0.00021809374,0.00005794048,0.00007723697,0.00031118025],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000033977016,0.000054911718,0.0017482551,0.00004630465,0.0019864386,0.000010949986,0.0037678326,0.9756723,0.012548139,0.00083109416,0.0027354998,0.0005642653],"study_design_scores_gemma":[0.00055513444,0.00009708969,0.003956521,0.000016266567,0.0004158731,0.00000110497,0.00028439303,0.9730799,0.014502842,0.000006856741,0.0068800137,0.00020400403],"about_ca_topic_score_codex":0.000016783171,"about_ca_topic_score_gemma":0.000007755435,"teacher_disagreement_score":0.045442462,"about_ca_system_score_codex":0.00003908825,"about_ca_system_score_gemma":0.000025512081,"threshold_uncertainty_score":0.999647},"labels":[],"label_agreement":null},{"id":"W7164936383","doi":"10.5281/zenodo.20714570","title":"Comparative Analysis of Combinational Vs Sequential Logic Systems","year":2020,"lang":"en","type":"article","venue":"Zenodo (CERN European Organization for Nuclear Research)","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Impact","funders":"","keywords":"Combinational logic; Sequential logic; Digital electronics; Logic synthesis; Logic gate; State (computer science); Register-transfer level; Programmable logic device; Logic optimization","score_opus":0.05751145261154025,"score_gpt":0.24752408745896926,"score_spread":0.190012634847429,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W7164936383","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.4721409,0.0007411003,0.19426616,0.0012273252,0.0008320035,0.0020483413,0.0019610256,0.0059523135,0.32083085],"genre_scores_gemma":[0.99821246,0.00002489279,0.000112561225,0.000041980562,0.000058623296,4.4043503e-8,0.0011780632,0.00031315233,0.000058249712],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99876416,0.00015262439,0.00029088746,0.00021516117,0.0003661732,0.00021097595],"domain_scores_gemma":[0.99919343,0.000021828411,0.000071783856,0.00020444565,0.0003784398,0.00013009086],"candidate_categories":["insufficient_payload"],"consensus_categories":["insufficient_payload"],"category_scores_codex":[0.000247934,0.00012329512,0.0002832692,0.0003113756,0.00037059828,0.000220372,0.0005523419,0.000047958325,0.0040634912],"category_scores_gemma":[0.00006893407,0.00013124185,0.00006889645,0.0014989432,0.000094895295,0.00022007377,0.0002242387,0.00017053436,0.0020738256],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00013595408,0.00022720214,0.000065872504,0.00052739214,0.0029387793,0.00002432445,0.00961697,0.666799,0.048835088,0.039556928,0.22819215,0.003080319],"study_design_scores_gemma":[0.00077486876,0.00034902702,0.0025257997,0.000023588089,0.00026109404,0.0000130159815,0.000466487,0.61730474,0.0027711948,0.00003222113,0.3751533,0.00032461478],"about_ca_topic_score_codex":0.0000051479956,"about_ca_topic_score_gemma":9.400859e-8,"teacher_disagreement_score":0.52607155,"about_ca_system_score_codex":0.00010325173,"about_ca_system_score_gemma":0.0000025317145,"threshold_uncertainty_score":0.9987032},"labels":[],"label_agreement":null},{"id":"W762057454","doi":"10.1016/j.mejo.2015.06.008","title":"Optimized structures of hybrid ripple carry and hierarchical carry lookahead adders","year":2015,"lang":"en","type":"article","venue":"Microelectronics Journal","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":22,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":true,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Victoria","funders":"Natural Sciences and Engineering Research Council of Canada","keywords":"Adder; Carry (investment); Carry-save adder; Serial binary adder; Computer science; Arithmetic; Parallel computing; Reduction (mathematics); Integer (computer science); Ripple; Algorithm; Mathematics; Power (physics); Telecommunications","score_opus":0.00907647644860533,"score_gpt":0.20291964450300487,"score_spread":0.19384316805439955,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W762057454","genre_codex":"empirical","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":"empirical","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.9686632,0.015862068,0.014126884,0.000103421364,0.00059376966,0.0001418143,0.000018540382,0.00009328812,0.00039702663],"genre_scores_gemma":[0.9885552,0.00095970713,0.010132969,0.00004154096,0.0001993749,0.0000034080156,0.000008473091,0.00006412909,0.000035212768],"study_design_codex":"bench_or_experimental","study_design_gemma":"bench_or_experimental","domain_scores_codex":[0.99836093,0.00006667837,0.00043517977,0.00017803958,0.00031110653,0.00064808014],"domain_scores_gemma":[0.9992086,0.00004378461,0.00009044957,0.00021700351,0.00011878464,0.00032135405],"candidate_categories":[],"consensus_categories":[],"category_scores_codex":[0.00041121687,0.00026131095,0.00039660645,0.00022593842,0.000093508745,0.000080807215,0.00027973566,0.00008792762,0.000046172318],"category_scores_gemma":[0.00003475296,0.00024040192,0.000096777374,0.00015284245,0.000119728385,0.00023026005,0.000044665238,0.0009593075,0.0000072756498],"study_design_candidate":"bench_or_experimental","study_design_consensus":"bench_or_experimental","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0011857742,0.00019187122,0.0025945958,0.0004925196,0.0020627533,0.00057113345,0.008247607,0.41704172,0.42567274,0.0025180986,0.09799605,0.041425128],"study_design_scores_gemma":[0.022118956,0.0025515582,0.0009123492,0.00028509952,0.00059188495,0.016413944,0.0010303231,0.17332304,0.6531184,0.022550387,0.10414164,0.0029624642],"about_ca_topic_score_codex":0.000009003912,"about_ca_topic_score_gemma":0.0000048582347,"teacher_disagreement_score":0.24371868,"about_ca_system_score_codex":0.00020718153,"about_ca_system_score_gemma":0.00031429442,"threshold_uncertainty_score":0.9803306},"labels":[],"label_agreement":null},{"id":"W78952351","doi":"10.1007/978-1-4615-0391-0_2","title":"Leakage Power: Challenges and Solutions","year":2003,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Waterloo","funders":"","keywords":"Microelectronics; CMOS; Transistor; Electrical engineering; Dissipation; Chip; Scaling; Electronic engineering; Subthreshold conduction; Computer science; Integrated circuit; Engineering; Voltage; Physics; Mathematics","score_opus":0.02548122119716852,"score_gpt":0.18101369596783207,"score_spread":0.15553247477066354,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W78952351","genre_codex":"other","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":"other","domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.00002370467,0.04156,0.0008000819,0.00013799634,0.00058609125,0.00019108076,0.000013336767,0.0006090067,0.9560787],"genre_scores_gemma":[0.02067652,0.09820203,0.0016275573,0.00021108832,0.00021596812,0.000028821616,0.000021387672,0.00038679346,0.87862986],"study_design_codex":"theoretical_or_conceptual","study_design_gemma":"not_applicable","domain_scores_codex":[0.9989448,0.0000049757286,0.00023606715,0.00028514702,0.00017482198,0.00035416943],"domain_scores_gemma":[0.9993888,0.000032807002,0.000028776229,0.00040377743,0.000029354307,0.0001164799],"candidate_categories":["metaepi_narrow","insufficient_payload"],"consensus_categories":[],"category_scores_codex":[0.00011043986,0.00040217603,0.00033973966,0.00019641174,0.00006827136,0.000027540937,0.0001310071,0.00040355886,0.000971568],"category_scores_gemma":[0.0000036915058,0.00039397686,0.00007495018,0.000015128777,0.00007312005,0.0001438764,0.000042287393,0.0003845318,0.00069417665],"study_design_candidate":"not_applicable","study_design_consensus":null,"about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.0000028857207,0.00001178534,0.0000011876631,0.00031065298,0.00029877224,0.000042194108,0.0005001731,0.00021419521,0.00015300923,0.91322154,0.06633436,0.018909266],"study_design_scores_gemma":[0.00021502156,0.00005718273,0.000034058085,0.000108354354,0.000049738363,0.000042097134,0.000024654826,0.00032504907,0.000093502866,0.0048000556,0.9935598,0.000690531],"about_ca_topic_score_codex":9.734176e-7,"about_ca_topic_score_gemma":0.00001809387,"teacher_disagreement_score":0.9272254,"about_ca_system_score_codex":0.00007526528,"about_ca_system_score_gemma":0.000013958682,"threshold_uncertainty_score":0.9999417},"labels":[],"label_agreement":null},{"id":"W836065957","doi":"10.1109/mper.2002.4311906","title":"The Existence of Multiple Power Flow Solutions in Unbalanced Three-Phase Circuits","year":2002,"lang":"en","type":"article","venue":"IEEE Power Engineering Review","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":0,"is_retracted":false,"has_abstract":true,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"University of Alberta","funders":"","keywords":"Merge (version control); Phenomenon; Electronic circuit; Power flow; Computer science; Flow (mathematics); Control theory (sociology); Three-phase; Voltage; Power (physics); Electric power system; Mathematics; Electrical engineering; Engineering; Physics; Control (management); Artificial intelligence","score_opus":0.025776156761162024,"score_gpt":0.2269320191881132,"score_spread":0.2011558624269512,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W836065957","genre_codex":"review","genre_gemma":"empirical","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"empirical","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.070512235,0.7932094,0.11845334,0.0005651689,0.007183209,0.003200072,0.000107498774,0.0017210857,0.0050480235],"genre_scores_gemma":[0.96935385,0.029412465,0.00085889327,0.000047903366,0.000041772342,0.00015076545,0.000003126047,0.00008167839,0.00004955916],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.99800307,0.000024242718,0.0007298048,0.00025936236,0.00030969744,0.00067385],"domain_scores_gemma":[0.9987885,0.00019181882,0.00007164597,0.00076016743,0.00007113464,0.000116768526],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.00047810914,0.00034613913,0.0005348669,0.00013689461,0.00006824587,0.000027990878,0.0005039229,0.00009776388,0.00012918298],"category_scores_gemma":[0.00019422798,0.0002895405,0.00015985344,0.0008339642,0.000055103254,0.00025708487,0.00003100001,0.00038290047,0.00017986562],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.000020138095,0.00082731276,0.0013567162,0.014797756,0.0006068751,0.00018369044,0.0022313523,0.73530334,0.06038107,0.0014044927,0.043978408,0.13890885],"study_design_scores_gemma":[0.0016333718,0.0001364126,0.001373074,0.0072984537,0.00006667908,0.000048960435,0.000012395005,0.91506183,0.002459867,0.000021537946,0.07091518,0.00097222615],"about_ca_topic_score_codex":0.0000033666606,"about_ca_topic_score_gemma":0.000011827865,"teacher_disagreement_score":0.8988416,"about_ca_system_score_codex":0.00013397736,"about_ca_system_score_gemma":0.000014208867,"threshold_uncertainty_score":0.99995565},"labels":[],"label_agreement":null},{"id":"W956605118","doi":"10.1007/978-3-319-20071-2_3","title":"Design Intelligence for Interconnection Realization in Power-Managed SoCs","year":2015,"lang":"en","type":"book-chapter","venue":"","topic":"Low-power high-performance VLSI design","field":"Engineering","cited_by":1,"is_retracted":false,"has_abstract":false,"route_ca_aff":true,"route_ca_fund":false,"route_ca_venue":false,"route_about_ca":false,"ca_institutions":"Polytechnique Montréal; Concordia University","funders":"","keywords":"Interconnection; Realization (probability); Computer science; Power (physics); Computer architecture; Embedded system; Computer network; Physics; Mathematics","score_opus":0.05644898111091135,"score_gpt":0.24730514379266838,"score_spread":0.19085616268175704,"validation_status":"score_only:v0-immature-baseline","prediction":{"id":"W956605118","genre_codex":"methods","genre_gemma":"other","domain_codex":null,"domain_gemma":null,"model_version":"codex-gemma-dda1882f352a","genre_candidate":"other","genre_consensus":null,"domain_candidate":null,"domain_consensus":null,"prediction_status":"machine_predicted_unvalidated","genre_scores_codex":[0.000009790901,0.00032074397,0.7530399,0.000014656669,0.00093419413,0.00090842054,0.000007491663,0.00056274136,0.24420208],"genre_scores_gemma":[0.24877597,0.0026543953,0.04186981,0.00025565785,0.00082538556,0.00065155973,0.0006045719,0.0013317743,0.7030309],"study_design_codex":"simulation_or_modeling","study_design_gemma":"simulation_or_modeling","domain_scores_codex":[0.9984948,0.000017287624,0.0005762829,0.00036666336,0.00022882437,0.00031615223],"domain_scores_gemma":[0.99916923,0.00013188597,0.000087360895,0.000378039,0.00015141709,0.000082051825],"candidate_categories":["metaepi_narrow"],"consensus_categories":[],"category_scores_codex":[0.0006096912,0.00042928258,0.0004080039,0.00057097996,0.000035192268,0.00005566784,0.0002708468,0.00049768836,0.00034955863],"category_scores_gemma":[0.00004640722,0.0004466766,0.00008498541,0.000097108816,0.000034520148,0.0003308887,0.000035679845,0.00033006395,0.0002623009],"study_design_candidate":"simulation_or_modeling","study_design_consensus":"simulation_or_modeling","about_ca_topic_candidate":false,"about_ca_topic_consensus":false,"about_ca_system_candidate":false,"about_ca_system_consensus":false,"study_design_scores_codex":[0.00023864188,0.00004534108,0.000008769219,0.0008695398,0.00031701536,0.000030644074,0.0025302055,0.44038308,0.0006145733,0.36269704,0.13442756,0.057837598],"study_design_scores_gemma":[0.0011339422,0.00084784906,0.000009964368,0.0012068619,0.00015291231,0.000027124224,0.00022531893,0.54906726,0.007672368,0.15131551,0.28555983,0.0027810636],"about_ca_topic_score_codex":0.000013510362,"about_ca_topic_score_gemma":0.000086126456,"teacher_disagreement_score":0.7111701,"about_ca_system_score_codex":0.0005774508,"about_ca_system_score_gemma":0.000050720282,"threshold_uncertainty_score":0.9997985},"labels":[],"label_agreement":null}]}